Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jul 19 15:08:16 2024
| Host         : LAPTOP-PAWEL running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebit_z7010_top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_rx_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_tx_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.972        0.000                      0                15894       -0.360       -0.486                      2                15877        3.750        0.000                       0                  7362  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                    ------------       ----------      --------------
CLK                                                                                                      {0.000 5.000}      10.000          100.000         
S_AXI_ACLK                                                                                               {0.000 5.000}      10.000          100.000         
clk_fpga_0                                                                                               {0.000 5.000}      10.000          100.000         
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 {0.000 40.000}     80.000          12.500          
    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {40.000 80.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                             1.215        0.000                      0                 7163        0.051        0.000                      0                 7163        4.500        0.000                       0                  3110  
S_AXI_ACLK                                                                      3.986        0.000                      0                 1403        0.057        0.000                      0                 1403        4.020        0.000                       0                   868  
clk_fpga_0                                                                      0.972        0.000                      0                 5490        0.058        0.000                      0                 5490        3.750        0.000                       0                  2876  
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       33.981        0.000                      0                 1045        0.084        0.000                      0                 1045       38.750        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
S_AXI_ACLK                                                                                           CLK                                                                                                        4.329        0.000                      0                  335        0.046        0.000                      0                  335  
clk_fpga_0                                                                                           CLK                                                                                                        6.000        0.000                      0                   20        0.484        0.000                      0                   20  
CLK                                                                                                  S_AXI_ACLK                                                                                                 4.046        0.000                      0                  159       -0.360       -0.486                      2                  159  
clk_fpga_0                                                                                           S_AXI_ACLK                                                                                                 2.113        0.000                      0                  313        0.444        0.000                      0                  313  
S_AXI_ACLK                                                                                           clk_fpga_0                                                                                                 5.790        0.000                      0                   77        0.126        0.000                      0                   77  
ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_fpga_0                                                                                                78.632        0.000                      0                    8                                                                        
clk_fpga_0                                                                                           ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                     8.636        0.000                      0                   17                                                                        
ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    36.512        0.000                      0                   10        0.524        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       clk_fpga_0                                                              clk_fpga_0                                                                    6.298        0.000                      0                  105        0.339        0.000                      0                  105  
**async_default**                                                       ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       37.310        0.000                      0                  106        0.156        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 3.157ns (36.397%)  route 5.517ns (63.603%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.670    10.269    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.393 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][11]_i_1/O
                         net (fo=1, routed)           0.000    10.393    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_9
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.035    11.579    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.029    11.608    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 3.157ns (36.431%)  route 5.509ns (63.569%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.662    10.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.385 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000    10.385    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_19
    SLICE_X14Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][1]/C
                         clock pessimism              0.115    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)        0.031    11.601    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.157ns (36.479%)  route 5.497ns (63.521%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.650    10.249    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.373 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][12]_i_1/O
                         net (fo=1, routed)           0.000    10.373    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_8
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.035    11.579    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031    11.610    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 3.157ns (36.549%)  route 5.481ns (63.451%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.634    10.233    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.000    10.357    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_6
    SLICE_X11Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.035    11.579    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.029    11.608    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 3.157ns (36.375%)  route 5.522ns (63.625%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.675    10.274    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.398 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.000    10.398    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_5
    SLICE_X10Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X10Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.035    11.580    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.077    11.657    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 3.157ns (36.975%)  route 5.381ns (63.025%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.534    10.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.257 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][13]_i_1/O
                         net (fo=1, routed)           0.000    10.257    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_7
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.035    11.579    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031    11.610    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 3.157ns (37.029%)  route 5.369ns (62.971%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.522    10.121    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.245 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][10]_i_1/O
                         net (fo=1, routed)           0.000    10.245    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_10
    SLICE_X11Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]/C
                         clock pessimism              0.115    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.029    11.606    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][10]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 3.157ns (37.042%)  route 5.366ns (62.958%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.519    10.118    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.242 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    10.242    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_15
    SLICE_X11Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]/C
                         clock pessimism              0.115    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.031    11.608    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 3.157ns (37.090%)  route 5.355ns (62.910%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.508    10.107    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.231 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000    10.231    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_18
    SLICE_X13Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.035    11.576    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.029    11.605    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 3.157ns (37.103%)  route 5.352ns (62.897%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.719     1.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X3Y32          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.138 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[6][43]/Q
                         net (fo=2, routed)           0.669     2.807    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[6][43]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.324     3.131 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23/O
                         net (fo=2, routed)           0.566     3.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_23_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.318     4.014 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10/O
                         net (fo=1, routed)           0.709     4.724    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_10_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.328     5.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4/O
                         net (fo=35, routed)          1.086     6.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_4_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.000     6.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.794 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.794    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.351 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[1]
                         net (fo=2, routed)           1.000     8.351    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_36
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.306     8.657 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_13/O
                         net (fo=2, routed)           0.818     9.475    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=16, routed)          0.505    10.104    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.228 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.000    10.228    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_17
    SLICE_X13Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X13Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.035    11.576    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.031    11.607    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  1.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.623%)  route 0.255ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/CLK
    SLICE_X33Y50         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[39]/Q
                         net (fo=1, routed)           0.255     0.958    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[39]
    SLICE_X32Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X32Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism              0.000     0.831    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.076     0.907    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.error_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/A_reg_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.919%)  route 0.189ns (56.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X20Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.error_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.error_reg[-9]/Q
                         net (fo=3, routed)           0.189     0.896    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/vec_error[8]
    SLICE_X22Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/A_reg_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X22Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/A_reg_reg[6][8]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.023     0.845    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/A_reg_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_negatedLastError_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/D_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.101%)  route 0.220ns (60.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_negatedLastError_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_negatedLastError_reg[1]/Q
                         net (fo=1, routed)           0.220     0.921    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/vec_negatedLastError[1]
    SLICE_X23Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/D_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X23Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/D_reg_reg[4][1]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.047     0.868    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/D_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[7][47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[8][47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.537%)  route 0.245ns (63.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X18Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[7][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[7][47]/Q
                         net (fo=1, routed)           0.245     0.939    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/P_reg[7][47]
    SLICE_X23Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[8][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X23Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[8][47]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X23Y27         FDRE (Hold_fdre_C_D)         0.075     0.885    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[8][47]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_lastError_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.397%)  route 0.205ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X21Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_lastError_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_lastError_reg[9]/Q
                         net (fo=1, routed)           0.205     0.886    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/vec_lastError[9]
    SLICE_X25Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X25Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][9]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X25Y31         FDRE (Hold_fdre_C_D)         0.018     0.832    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_negatedLastError_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.600%)  route 0.234ns (62.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X21Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_negatedLastError_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_negatedLastError_reg[11]/Q
                         net (fo=1, routed)           0.234     0.928    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/vec_negatedLastError[11]
    SLICE_X22Y30         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.818     0.818    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X22Y30         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[4][11]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.059     0.872    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/RDY_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.operationSelector_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.465%)  route 0.263ns (58.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/CLK
    SLICE_X31Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/RDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/RDY_reg/Q
                         net (fo=4, routed)           0.263     0.964    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/RDY
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.009 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/PID_mpDSP.operationSelector[1]_i_1/O
                         net (fo=1, routed)           0.000     1.009    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_133
    SLICE_X28Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.operationSelector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.832     0.832    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.operationSelector_reg[1]/C
                         clock pessimism              0.000     0.832    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.121     0.953    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.operationSelector_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.error_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_lastError_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.692%)  route 0.191ns (56.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X20Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.error_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.error_reg[-5]/Q
                         net (fo=3, routed)           0.191     0.897    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/vec_error[12]
    SLICE_X23Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_lastError_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X23Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_lastError_reg[12]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.016     0.839    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PID_mpDSP.vec_lastError_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_lastError_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.811%)  route 0.211ns (62.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X21Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_lastError_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.vec_lastError_reg[14]/Q
                         net (fo=1, routed)           0.211     0.893    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/vec_lastError[14]
    SLICE_X22Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X22Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][14]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.017     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[40]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.877%)  route 0.237ns (59.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/CLK
    SLICE_X34Y50         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDSE (Prop_fdse_C_Q)         0.164     0.726 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/C_reg[40]/Q
                         net (fo=1, routed)           0.237     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[40]
    SLICE_X33Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X33Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism              0.000     0.831    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.071     0.902    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y12  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y16  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        3.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.994ns (19.165%)  route 4.193ns (80.835%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.836     6.851    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y13         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.994ns (19.165%)  route 4.193ns (80.835%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.836     6.851    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y13         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.994ns (19.165%)  route 4.193ns (80.835%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.836     6.851    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y13         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.994ns (19.165%)  route 4.193ns (80.835%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.836     6.851    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y13         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y13         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.994ns (19.696%)  route 4.053ns (80.304%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.696     6.711    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y14         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.994ns (19.696%)  route 4.053ns (80.304%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.696     6.711    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y14         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.994ns (19.696%)  route 4.053ns (80.304%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.696     6.711    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y14         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.994ns (19.696%)  route 4.053ns (80.304%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.696     6.711    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X19Y14         FDRE (Setup_fdre_C_R)       -0.637    10.837    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.994ns (20.298%)  route 3.903ns (79.702%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.547     6.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y15         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y15         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X19Y15         FDRE (Setup_fdre_C_R)       -0.637    10.836    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.994ns (20.298%)  route 3.903ns (79.702%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     1.664    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     2.083 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.871     2.954    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/I_YESLUT6.U_SRLC16E
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.299     3.253 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.541     4.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X16Y16         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.919 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.944     5.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.152     6.014 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.547     6.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X19Y15         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y15         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X19Y15         FDRE (Setup_fdre_C_R)       -0.637    10.836    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  4.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.108     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.843%)  route 0.264ns (65.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X17Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]/Q
                         net (fo=9, routed)           0.264     0.962    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[7]
    SLICE_X25Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.078     0.894    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[12]/Q
                         net (fo=15, routed)          0.263     0.967    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[12]
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][12]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.059     0.883    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][12]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.753%)  route 0.277ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[9]/Q
                         net (fo=15, routed)          0.277     0.981    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][17]_1[9]
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X23Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[11][9]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.070     0.893    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.855%)  route 0.237ns (53.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.237     0.960    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[21]
    SLICE_X22Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.005 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.005    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/reg_data_out[21]
    SLICE_X22Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X22Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[21]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.092     0.915    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.381%)  route 0.281ns (66.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X17Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/Q
                         net (fo=9, routed)           0.281     0.980    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[5]
    SLICE_X25Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.071     0.887    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][72]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][72]/Q
                         net (fo=1, routed)           0.144     0.857    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][123]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.815%)  route 0.165ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y7           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][123]/Q
                         net (fo=1, routed)           0.165     0.894    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y1          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.875     0.875    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.642    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.797    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][139]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.514%)  route 0.167ns (50.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y30          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][139]/Q
                         net (fo=1, routed)           0.167     0.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.869     0.869    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.636    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.791    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.815%)  route 0.165ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.567     0.567    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y2           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][58]/Q
                         net (fo=1, routed)           0.165     0.896    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.876     0.876    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.643    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.798    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/S_AXI_ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 4.178ns (47.750%)  route 4.572ns (52.250%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.401    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.735 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.735    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[30]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.083ns (47.176%)  route 4.572ns (52.824%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.401    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.640 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.640    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[31]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 4.067ns (47.078%)  route 4.572ns (52.922%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.401 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.401    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.624 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.624    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[29]
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.636ns  (logic 4.064ns (47.060%)  route 4.572ns (52.940%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.621 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.621    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[26]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.043ns (46.931%)  route 4.572ns (53.069%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.600 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.600    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[28]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 4.158ns (48.494%)  route 4.416ns (51.506%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.682     2.990    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X13Y48         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[1]/Q
                         net (fo=5, routed)           1.151     4.597    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[1]
    SLICE_X12Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.234 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.352 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.352    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.469 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.586 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.216     6.802    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.556     7.482    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.008 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.008    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.122    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.027     9.377    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     9.501 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.465     9.966    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.546 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.546    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.660 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    10.660    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.774 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.774    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.888 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.888    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.002 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.002    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.116    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.230    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.564 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.564    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_6
    SLICE_X13Y55         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.497    12.689    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X13Y55         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    12.713    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 3.969ns (46.471%)  route 4.572ns (53.529%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.526 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.526    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[27]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 3.953ns (46.371%)  route 4.572ns (53.629%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.510 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.510    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[25]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491    12.683    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.062    12.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 3.950ns (46.352%)  route 4.572ns (53.648%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[22]
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 3.929ns (46.219%)  route 4.572ns (53.781%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.677     2.985    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[2]/Q
                         net (fo=5, routed)           1.210     4.651    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.001     5.309    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.049     6.709    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.645     7.478    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.004 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.004    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.172     9.519    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.493    10.136    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.716 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.716    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.945    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.059 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.059    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.173 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.173    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.486 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.486    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[24]
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y52         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.486    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.227ns (54.500%)  route 0.190ns (45.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.586     0.927    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.190     1.244    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[26]
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.099     1.343 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.343    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X5Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.853     1.223    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.797%)  route 0.262ns (67.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.905    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y55         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.262     1.295    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X8Y48          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.835     1.205    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.232    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.571%)  route 0.240ns (59.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.240     1.306    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/gpio_io_o[10]
    SLICE_X22Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     1.199    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[21]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.076     1.241    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.584     0.925    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.566     0.907    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.056     1.103    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y46          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/PWM_CH_V/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/PWM_CH_V/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.484%)  route 0.213ns (50.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.554     0.895    ebit_z7010_top_i/PWM_CH_V/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y63         FDRE                                         r  ebit_z7010_top_i/PWM_CH_V/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/PWM_CH_V/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[31]/Q
                         net (fo=1, routed)           0.213     1.272    ebit_z7010_top_i/PWM_CH_V/U0/gpio_core_1/reg1[31]
    SLICE_X22Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.317 r  ebit_z7010_top_i/PWM_CH_V/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.317    ebit_z7010_top_i/PWM_CH_V/U0/ip2bus_data[31]
    SLICE_X22Y63         FDRE                                         r  ebit_z7010_top_i/PWM_CH_V/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.822     1.192    ebit_z7010_top_i/PWM_CH_V/U0/s_axi_aclk
    SLICE_X22Y63         FDRE                                         r  ebit_z7010_top_i/PWM_CH_V/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.092     1.250    ebit_z7010_top_i/PWM_CH_V/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.229%)  route 0.400ns (75.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDCE (Prop_fdce_C_Q)         0.128     1.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.400     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.827     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.229%)  route 0.400ns (75.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDCE (Prop_fdce_C_Q)         0.128     1.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.400     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.827     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.229%)  route 0.400ns (75.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDCE (Prop_fdce_C_Q)         0.128     1.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.400     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.827     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.229%)  route 0.400ns (75.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDCE (Prop_fdce_C_Q)         0.128     1.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.400     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.827     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       33.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.390ns  (logic 1.250ns (23.190%)  route 4.140ns (76.810%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.577    50.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608    51.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X34Y4          FDRE (Setup_fdre_C_R)       -0.524    85.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         85.161    
                         arrival time                         -51.180    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.390ns  (logic 1.250ns (23.190%)  route 4.140ns (76.810%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.577    50.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608    51.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X34Y4          FDRE (Setup_fdre_C_R)       -0.524    85.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         85.161    
                         arrival time                         -51.180    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.390ns  (logic 1.250ns (23.190%)  route 4.140ns (76.810%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.577    50.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608    51.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X34Y4          FDRE (Setup_fdre_C_R)       -0.524    85.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         85.161    
                         arrival time                         -51.180    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.390ns  (logic 1.250ns (23.190%)  route 4.140ns (76.810%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.577    50.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608    51.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X34Y4          FDRE (Setup_fdre_C_R)       -0.524    85.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         85.161    
                         arrival time                         -51.180    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.390ns  (logic 1.250ns (23.190%)  route 4.140ns (76.810%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.577    50.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608    51.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X34Y4          FDRE (Setup_fdre_C_R)       -0.524    85.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         85.161    
                         arrival time                         -51.180    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             33.981ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.390ns  (logic 1.250ns (23.190%)  route 4.140ns (76.810%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.577    50.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608    51.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X34Y4          FDRE (Setup_fdre_C_R)       -0.524    85.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         85.161    
                         arrival time                         -51.180    
  -------------------------------------------------------------------
                         slack                                 33.981    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.673ns  (logic 1.354ns (23.869%)  route 4.319ns (76.131%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.403    48.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X38Y1          LUT5 (Prop_lut5_I0_O)        0.350    49.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.875    51.135    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X31Y2          LUT4 (Prop_lut4_I2_O)        0.328    51.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[3]_i_1/O
                         net (fo=1, routed)           0.000    51.463    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[3]
    SLICE_X31Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X31Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[3]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.031    85.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[3]
  -------------------------------------------------------------------
                         required time                         85.716    
                         arrival time                         -51.463    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.334ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.930ns  (logic 1.154ns (23.406%)  route 3.776ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.152    49.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.821    50.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.631    85.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         85.054    
                         arrival time                         -50.721    
  -------------------------------------------------------------------
                         slack                                 34.334    

Slack (MET) :             34.334ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.930ns  (logic 1.154ns (23.406%)  route 3.776ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.152    49.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.821    50.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.631    85.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         85.054    
                         arrival time                         -50.721    
  -------------------------------------------------------------------
                         slack                                 34.334    

Slack (MET) :             34.334ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.930ns  (logic 1.154ns (23.406%)  route 3.776ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X34Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.524    46.314 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           1.041    47.355    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.507 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.326    48.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068    49.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.152    49.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.821    50.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.455    85.839    
                         clock uncertainty           -0.154    85.685    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.631    85.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         85.054    
                         arrival time                         -50.721    
  -------------------------------------------------------------------
                         slack                                 34.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.268     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y8          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.129     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X34Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.598     1.939    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.112     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.618     1.946    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/I
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X31Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X28Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X28Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X28Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X28Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X29Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X34Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.799ns (32.472%)  route 3.741ns (67.528%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.500     7.085    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.209 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-8]_i_1/O
                         net (fo=1, routed)           0.000     7.209    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_269
    SLICE_X28Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.079    11.538    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.799ns (33.469%)  route 3.576ns (66.531%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.335     6.920    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.044 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-16]_i_1/O
                         net (fo=1, routed)           0.000     7.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_277
    SLICE_X27Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X27Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X27Y35         FDRE (Setup_fdre_C_D)        0.031    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.799ns (33.240%)  route 3.613ns (66.760%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.372     6.957    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.081 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-10]_i_1/O
                         net (fo=1, routed)           0.000     7.081    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_271
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.079    11.538    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 2.029ns (37.949%)  route 3.318ns (62.051%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           0.941     5.398    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X28Y39         LUT2 (Prop_lut2_I0_O)        0.150     5.548 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4/O
                         net (fo=18, routed)          1.139     6.688    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_4_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I1_O)        0.328     7.016 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-14]_i_1/O
                         net (fo=1, routed)           0.000     7.016    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_275
    SLICE_X27Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X27Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X27Y35         FDRE (Setup_fdre_C_D)        0.031    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.799ns (33.357%)  route 3.594ns (66.643%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.353     6.938    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.062 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-15]_i_1/O
                         net (fo=1, routed)           0.000     7.062    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_276
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.079    11.538    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.799ns (33.688%)  route 3.541ns (66.312%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.300     6.885    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.009 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-17]_i_1/O
                         net (fo=1, routed)           0.000     7.009    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_278
    SLICE_X27Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X27Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X27Y35         FDRE (Setup_fdre_C_D)        0.032    11.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-17]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.799ns (33.824%)  route 3.520ns (66.176%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.278     6.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.988 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-11]_i_1/O
                         net (fo=1, routed)           0.000     6.988    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_272
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-11]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.077    11.536    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-11]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.799ns (33.843%)  route 3.517ns (66.157%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.275     6.861    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-12]_i_1/O
                         net (fo=1, routed)           0.000     6.985    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_273
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.081    11.540    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.799ns (34.465%)  route 3.421ns (65.535%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.180     6.765    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.889 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[-4]_i_1/O
                         net (fo=1, routed)           0.000     6.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_265
    SLICE_X25Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X25Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]/C
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)        0.029    11.484    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-4]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.799ns (34.516%)  route 3.413ns (65.484%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X29Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][7]/Q
                         net (fo=3, routed)           1.238     3.363    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/max_pid_pid[-10]
    SLICE_X26Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.487 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71/O
                         net (fo=1, routed)           0.000     3.487    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_71_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_58_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_49_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.116    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_40_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_31_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.344 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_15_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out_reg[0]_i_8/CO[3]
                         net (fo=2, routed)           1.003     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/gtOp
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.585 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7/O
                         net (fo=18, routed)          1.172     6.757    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_7_n_0
    SLICE_X27Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.881 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance/pid_out[0]_i_2/O
                         net (fo=1, routed)           0.000     6.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/DSP_instance_n_261
    SLICE_X27Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X27Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[0]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X27Y36         FDRE (Setup_fdre_C_D)        0.032    11.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  4.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.343%)  route 0.275ns (62.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][8]/Q
                         net (fo=1, routed)           0.275     0.999    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/kp[-14]
    SLICE_X24Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X24Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.035     0.863    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.089     0.952    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.708%)  route 0.271ns (59.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.551     0.551    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X22Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][5]/Q
                         net (fo=1, routed)           0.271     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[5]
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.008 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[5]_i_1/O
                         net (fo=1, routed)           0.000     1.008    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[5]
    SLICE_X22Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X22Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X22Y22         FDRE (Hold_fdre_C_D)         0.092     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[13][13]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.317%)  route 0.309ns (68.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X25Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[13][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[13][13]/Q
                         net (fo=1, routed)           0.309     1.010    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/kd[-9]
    SLICE_X28Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][13]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.053     0.919    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.828%)  route 0.293ns (61.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X26Y30         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][11]/Q
                         net (fo=1, routed)           0.293     0.989    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[11]
    SLICE_X26Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.034 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[11]_i_1/O
                         net (fo=1, routed)           0.000     1.034    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[11]
    SLICE_X26Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X26Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.091     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][13]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.778%)  route 0.294ns (64.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X24Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[9][13]/Q
                         net (fo=1, routed)           0.294     1.019    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/kp[-9]
    SLICE_X28Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][13]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.060     0.926    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.876%)  route 0.301ns (68.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.583     0.583    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X36Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[5][1]/Q
                         net (fo=1, routed)           0.301     1.025    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/kd[-21]
    SLICE_X35Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X35Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[3][1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.070     0.930    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.717%)  route 0.307ns (62.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.551     0.551    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X22Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][2]/Q
                         net (fo=1, routed)           0.307     0.999    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[2]
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.044 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[2]_i_1/O
                         net (fo=1, routed)           0.000     1.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[2]
    SLICE_X22Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X22Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X22Y22         FDRE (Hold_fdre_C_D)         0.092     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.917%)  route 0.305ns (62.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X26Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][8]/Q
                         net (fo=1, routed)           0.305     1.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[8]
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.047 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[8]_i_1/O
                         net (fo=1, routed)           0.000     1.047    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[8]
    SLICE_X26Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X26Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[8]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.092     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.404ns (74.387%)  route 0.139ns (25.613%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]/Q
                         net (fo=1, routed)           0.139     0.836    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-4]
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.881 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[0]_i_8/O
                         net (fo=1, routed)           0.000     0.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[0]_i_8_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.033 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.099 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[2]
                         net (fo=18, routed)          0.000     1.099    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1_n_5
    SLICE_X20Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X20Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.035     0.861    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.130     0.991    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[13][1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.603%)  route 0.335ns (70.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[13][1]/Q
                         net (fo=1, routed)           0.335     1.036    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/kd[-21]
    SLICE_X19Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X19Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.035     0.864    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.061     0.925    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/B_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.642ns (26.154%)  route 1.813ns (73.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.665     2.973    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y63          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.813     5.304    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.428 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.428    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.077    11.427    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.642ns (26.186%)  route 1.810ns (73.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.665     2.973    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y63          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.810     5.301    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.425 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.425    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.081    11.431    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.668ns (26.928%)  route 1.813ns (73.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.665     2.973    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y63          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.813     5.304    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.150     5.454 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.454    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.118    11.468    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.668ns (26.961%)  route 1.810ns (73.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.665     2.973    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y63          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.810     5.301    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.150     5.451 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.451    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.118    11.468    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.642ns (29.620%)  route 1.525ns (70.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.667     2.975    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.525     5.018    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.142 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.142    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.154    11.331    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.077    11.408    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.642ns (29.661%)  route 1.522ns (70.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.667     2.975    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.522     5.015    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.139 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.139    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.154    11.331    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.081    11.412    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.668ns (30.454%)  route 1.525ns (69.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.667     2.975    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.525     5.018    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.150     5.168 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.168    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.154    11.331    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.118    11.449    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.668ns (30.495%)  route 1.522ns (69.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.667     2.975    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.522     5.015    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.150     5.165 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.165    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.154    11.331    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)        0.118    11.449    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.642ns (29.672%)  route 1.522ns (70.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.665     2.973    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y63          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.522     5.013    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.137 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     5.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.504    11.504    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X10Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.079    11.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.642ns (31.010%)  route 1.428ns (68.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.662     2.970    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           1.428     4.916    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.040 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.040    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]
    SLICE_X23Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X23Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/C
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.154    11.336    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029    11.365    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  6.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.578%)  route 0.474ns (69.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.474     1.541    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.586 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.586    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.121     1.102    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.479%)  route 0.477ns (69.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.477     1.539    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X22Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.584 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.584    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1_n_0
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.154     0.978    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.092     1.070    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.015%)  route 0.487ns (69.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.487     1.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X23Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.595 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.595    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X23Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.092     1.069    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.211ns (27.385%)  route 0.559ns (72.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.559     1.626    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.047     1.673 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.131     1.112    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.210ns (27.255%)  route 0.560ns (72.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.560     1.627    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.046     1.673 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.131     1.112    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.196%)  route 0.559ns (72.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.559     1.626    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.671 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.121     1.102    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.161%)  route 0.560ns (72.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y61         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.560     1.627    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X24Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.672 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.672    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X24Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.120     1.101    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.344%)  route 0.555ns (72.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.555     1.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X22Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.663 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.663    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.154     0.978    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.107     1.085    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.210ns (27.112%)  route 0.565ns (72.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.565     1.627    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X22Y37         LUT5 (Prop_lut5_I0_O)        0.046     1.673 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.673    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.154     0.978    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.107     1.085    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.344%)  route 0.555ns (72.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.555     1.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X22Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.663 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.663    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.154     0.978    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.092     1.070    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.046ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.360ns,  Total Violation       -0.486ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        2.440ns  (logic 0.124ns (5.082%)  route 2.316ns (94.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        2.316     7.316    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.440 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     7.440    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X33Y18         FDRE                                         f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X33Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)        0.031    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        1.856ns  (logic 0.000ns (0.000%)  route 1.856ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.856     6.856    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X8Y30          SRL16E                                       f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X8Y30          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.417    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.090ns (21.670%)  route 3.940ns (78.330%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.655     1.655    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X27Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.419     2.074 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          2.358     4.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_sfixed[-3]
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.299     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2/O
                         net (fo=1, routed)           0.670     5.401    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2_n_0
    SLICE_X16Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.525 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_1/O
                         net (fo=8, routed)           0.479     6.004    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_electricBrake
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_2/O
                         net (fo=1, routed)           0.433     6.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_2_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.685 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.685    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[0]
    SLICE_X19Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.451    
    SLICE_X19Y22         FDRE (Setup_fdre_C_D)        0.029    11.480    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.842ns (18.110%)  route 3.807ns (81.890%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.655     1.655    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X27Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.419     2.074 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          2.358     4.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_sfixed[-3]
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.299     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2/O
                         net (fo=1, routed)           0.670     5.401    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2_n_0
    SLICE_X16Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.525 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_1/O
                         net (fo=8, routed)           0.779     6.304    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[129]
    SLICE_X24Y28         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.483    11.483    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y28         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/CLK
                         clock pessimism              0.000    11.483    
                         clock uncertainty           -0.035    11.448    
    SLICE_X24Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    11.396    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.518ns (12.248%)  route 3.711ns (87.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.656     1.656    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X34Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     2.174 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=52, routed)          3.711     5.885    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[57]
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X8Y2           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    11.421    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.518ns (12.679%)  route 3.568ns (87.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.656     1.656    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X34Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     2.174 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=52, routed)          3.568     5.742    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[59]
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X8Y2           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    11.434    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.518ns (12.711%)  route 3.557ns (87.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.656     1.656    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X34Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     2.174 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=52, routed)          3.557     5.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[60]
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X8Y2           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.518ns (12.714%)  route 3.556ns (87.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.656     1.656    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X34Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     2.174 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=52, routed)          3.556     5.730    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[61]
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y2           SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X8Y2           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    11.443    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.766ns (19.004%)  route 3.265ns (80.996%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.518     2.187 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-8]/Q
                         net (fo=4, routed)           2.350     4.537    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-8]
    SLICE_X17Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.661 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2/O
                         net (fo=1, routed)           0.915     5.576    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.700 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_1/O
                         net (fo=1, routed)           0.000     5.700    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[9]
    SLICE_X17Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.488    11.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)        0.031    11.484    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.766ns (19.049%)  route 3.255ns (80.951%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X28Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.518     2.187 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-12]/Q
                         net (fo=4, routed)           2.070     4.257    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-12]
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_2/O
                         net (fo=1, routed)           1.185     5.566    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_2_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.690 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_1/O
                         net (fo=1, routed)           0.000     5.690    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[5]
    SLICE_X18Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.451    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)        0.031    11.482    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.360ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.000ns (0.000%)  route 0.616ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.616     0.616    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X8Y30          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.976    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.126ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.045ns (5.465%)  route 0.778ns (94.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.778     0.778    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.823 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X33Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X33Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.092     0.949    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.482%)  route 0.269ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/CLK
    SLICE_X16Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.148     0.710 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][8]/Q
                         net (fo=4, routed)           0.269     0.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[8]
    SLICE_X20Y12         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X20Y12         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.035     0.861    
    SLICE_X20Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     0.909    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.054%)  route 0.287ns (65.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/CLK
    SLICE_X16Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.148     0.710 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[2][1]/Q
                         net (fo=4, routed)           0.287     0.996    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[27]
    SLICE_X24Y10         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y10         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.035     0.861    
    SLICE_X24Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     0.916    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.916%)  route 0.251ns (52.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.551     0.551    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-13]/Q
                         net (fo=3, routed)           0.192     0.884    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PIDout[-13]
    SLICE_X18Y21         LUT5 (Prop_lut5_I0_O)        0.045     0.929 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_2/O
                         net (fo=1, routed)           0.059     0.988    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_2_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.033 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.033    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[4]
    SLICE_X18Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.091     0.945    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.254ns (52.444%)  route 0.230ns (47.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X16Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-7]/Q
                         net (fo=3, routed)           0.172     0.885    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PIDout[-7]
    SLICE_X18Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_3/O
                         net (fo=1, routed)           0.059     0.989    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_3_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.034 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_1/O
                         net (fo=1, routed)           0.000     1.034    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[10]
    SLICE_X18Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.091     0.942    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.291ns (56.881%)  route 0.221ns (43.119%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X20Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.148     0.698 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[6]/Q
                         net (fo=2, routed)           0.169     0.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_position[6]
    SLICE_X17Y21         LUT5 (Prop_lut5_I2_O)        0.098     0.965 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_3/O
                         net (fo=1, routed)           0.051     1.016    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_3_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.061 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.061    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[6]
    SLICE_X17Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.091     0.945    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_W_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][139]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.148ns (30.884%)  route 0.331ns (69.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/CLK
    SLICE_X8Y17          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_W_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.148     0.708 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_W_reg[1]/Q
                         net (fo=9, routed)           0.331     1.039    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[139]
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][139]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][139]_srl8/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X8Y30          SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.913    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][139]_srl8
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.700%)  route 0.337ns (59.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.551     0.551    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-16]/Q
                         net (fo=3, routed)           0.197     0.888    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PIDout[-16]
    SLICE_X16Y21         LUT5 (Prop_lut5_I0_O)        0.045     0.933 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[1]_i_2/O
                         net (fo=1, routed)           0.140     1.073    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[1]_i_2_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.118 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.118    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[1]
    SLICE_X16Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.120     0.974    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.647%)  route 0.409ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=3114, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/CLK
    SLICE_X9Y16          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC/PWM_CH_V_reg[0]/Q
                         net (fo=9, routed)           0.409     1.110    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[136]
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y30          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X8Y30          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.961    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][136]_srl8
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.935ns (32.806%)  route 3.963ns (67.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.791     7.792    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y52         LUT4 (Prop_lut4_I0_O)        0.324     8.116 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.855     8.971    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.376    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.935ns (32.806%)  route 3.963ns (67.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.791     7.792    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y52         LUT4 (Prop_lut4_I0_O)        0.324     8.116 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.855     8.971    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.376    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.935ns (32.806%)  route 3.963ns (67.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.791     7.792    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y52         LUT4 (Prop_lut4_I0_O)        0.324     8.116 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.855     8.971    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.376    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.935ns (32.806%)  route 3.963ns (67.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.791     7.792    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y52         LUT4 (Prop_lut4_I0_O)        0.324     8.116 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.855     8.971    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.376    11.084    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 1.935ns (34.020%)  route 3.753ns (65.980%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.791     7.792    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y52         LUT4 (Prop_lut4_I0_O)        0.324     8.116 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.645     8.761    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[28]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.154    11.335    
    SLICE_X20Y55         FDRE (Setup_fdre_C_CE)      -0.376    10.959    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 1.935ns (34.020%)  route 3.753ns (65.980%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.791     7.792    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y52         LUT4 (Prop_lut4_I0_O)        0.324     8.116 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.645     8.761    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.154    11.335    
    SLICE_X20Y55         FDRE (Setup_fdre_C_CE)      -0.376    10.959    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.938ns (33.870%)  route 3.784ns (66.130%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.832     7.833    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.327     8.160 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.634     8.795    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.408    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.938ns (33.870%)  route 3.784ns (66.130%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.832     7.833    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.327     8.160 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.634     8.795    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.408    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.938ns (33.870%)  route 3.784ns (66.130%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.832     7.833    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.327     8.160 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.634     8.795    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.408    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.938ns (33.870%)  route 3.784ns (66.130%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.633     6.040    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.684     6.848    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X16Y56         LUT4 (Prop_lut4_I3_O)        0.153     7.001 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.832     7.833    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.327     8.160 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.634     8.795    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.408    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.570%)  route 0.433ns (75.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y53         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.433     1.472    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[0]
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.154     0.982    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.046     1.028    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.784%)  route 0.303ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.303     1.348    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[2]
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]/C
                         clock pessimism             -0.233     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.070     0.816    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.986%)  route 0.329ns (70.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.329     1.375    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[3]
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/C
                         clock pessimism             -0.233     0.595    
                         clock uncertainty            0.154     0.749    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.070     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.837%)  route 0.294ns (64.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.294     1.359    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[6]
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/C
                         clock pessimism             -0.254     0.574    
                         clock uncertainty            0.154     0.728    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.072     0.800    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.446%)  route 0.299ns (64.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.299     1.364    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[8]
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/C
                         clock pessimism             -0.254     0.574    
                         clock uncertainty            0.154     0.728    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.075     0.803    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.484%)  route 0.337ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.337     1.383    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[5]
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]/C
                         clock pessimism             -0.233     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.072     0.818    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.858%)  route 0.331ns (70.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.331     1.377    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[15]
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.047     0.794    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.876%)  route 0.384ns (73.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.905    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.384     1.429    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[9]
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.076     0.823    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.329%)  route 0.343ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.343     1.409    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[7]
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/C
                         clock pessimism             -0.254     0.572    
                         clock uncertainty            0.154     0.726    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.071     0.797    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.766%)  route 0.322ns (66.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.902    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.322     1.387    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[10]
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/C
                         clock pessimism             -0.254     0.572    
                         clock uncertainty            0.154     0.726    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.046     0.772    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.145ns (26.685%)  route 3.146ns (73.315%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.663     1.663    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y56         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.478     2.141 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.902     3.043    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.295     3.338 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.299     3.637    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.761 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.166     3.926    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     4.050 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.655     4.705    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.124     4.829 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.125     5.954    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.589    12.781    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.000    12.781    
                         clock uncertainty           -0.154    12.627    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.744    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.828ns (18.616%)  route 3.620ns (81.384%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.957     3.087    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[57]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.211 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6/O
                         net (fo=1, routed)           1.099     4.310    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6_n_0
    SLICE_X23Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.434 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2/O
                         net (fo=1, routed)           0.745     5.180    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2_n_0
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.304 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.818     6.122    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.498    12.690    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.000    12.690    
                         clock uncertainty           -0.154    12.536    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)       -0.061    12.475    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.361ns (30.197%)  route 3.146ns (69.803%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.662     1.662    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.467     2.647    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X16Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.771 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.856     3.628    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X16Y60         LUT5 (Prop_lut5_I1_O)        0.124     3.752 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.588     4.339    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.828     5.291    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.118     5.409 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.407     5.816    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.353     6.169 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.169    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.494    12.686    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y60          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.114    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.077    12.723    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.056ns (24.852%)  route 3.193ns (75.148%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.919     3.049    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.124     3.173 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6/O
                         net (fo=1, routed)           0.807     3.981    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6_n_0
    SLICE_X24Y53         LUT4 (Prop_lut4_I0_O)        0.148     4.129 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2/O
                         net (fo=1, routed)           0.591     4.719    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I2_O)        0.328     5.047 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.876     5.923    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.498    12.690    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.000    12.690    
                         clock uncertainty           -0.154    12.536    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)       -0.058    12.478    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.361ns (30.217%)  route 3.143ns (69.783%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.662     1.662    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.467     2.647    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X16Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.771 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.856     3.628    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X16Y60         LUT5 (Prop_lut5_I1_O)        0.124     3.752 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.588     4.339    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.828     5.291    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.118     5.409 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.404     5.813    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X6Y60          LUT4 (Prop_lut4_I2_O)        0.353     6.166 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.166    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.494    12.686    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y60          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.114    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.081    12.727    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.138ns (25.557%)  route 3.315ns (74.443%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.662     1.662    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/Q
                         net (fo=7, routed)           0.855     3.035    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.124     3.159 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9/O
                         net (fo=1, routed)           0.607     3.766    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9_n_0
    SLICE_X16Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.890 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=1, routed)           0.587     4.477    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.643     5.244    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.368 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.622     5.991    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.115    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y59          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.031    12.678    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.856ns (19.768%)  route 3.474ns (80.232%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X22Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.583     2.698    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[52]
    SLICE_X22Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.822 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_5/O
                         net (fo=1, routed)           1.079     3.901    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_5_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.025 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           1.812     5.837    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.152     5.989 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     5.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X9Y46          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.154    12.545    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.075    12.620    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.132ns (25.781%)  route 3.259ns (74.219%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.662     1.662    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y57         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.518     2.180 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_awready_reg/Q
                         net (fo=7, routed)           0.855     3.035    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.124     3.159 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9/O
                         net (fo=1, routed)           0.607     3.766    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_9_n_0
    SLICE_X16Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.890 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=1, routed)           0.587     4.477    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.601 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.643     5.244    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.368 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.566     5.935    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.118     6.053 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     6.053    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X11Y59         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y59         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.114    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.047    12.694    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.890ns (21.406%)  route 3.268ns (78.594%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.947     3.139    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[47]
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6/O
                         net (fo=1, routed)           1.029     4.292    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6_n_0
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.416 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2/O
                         net (fo=1, routed)           0.670     5.086    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I2_O)        0.124     5.210 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.622     5.832    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X10Y51         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.498    12.690    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y51         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.000    12.690    
                         clock uncertainty           -0.154    12.536    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)       -0.031    12.505    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.856ns (20.179%)  route 3.386ns (79.821%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.663     1.663    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     2.119 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.845     2.964    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[48]
    SLICE_X21Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.088 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_5/O
                         net (fo=1, routed)           1.200     4.288    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_5_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.412 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=2, routed)           1.341     5.753    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.152     5.905 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     5.905    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X11Y44         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.154    12.545    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.075    12.620    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  6.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.567ns (29.866%)  route 1.331ns (70.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500     1.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.508     2.376    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.100     2.476 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           0.540     3.016    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.100     3.116 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.283     3.399    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X10Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.682     2.990    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                         clock pessimism             -0.115     2.875    
                         clock uncertainty            0.154     3.030    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.243     3.273    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.567ns (29.397%)  route 1.362ns (70.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.491     1.491    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.367     1.858 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.454     2.312    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[49]
    SLICE_X19Y52         LUT6 (Prop_lut6_I5_O)        0.100     2.412 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_5/O
                         net (fo=1, routed)           0.907     3.319    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_5_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I3_O)        0.100     3.419 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=2, routed)           0.000     3.419    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism             -0.114     2.864    
                         clock uncertainty            0.154     3.018    
    SLICE_X11Y54         FDRE (Hold_fdre_C_D)         0.269     3.287    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.567ns (28.174%)  route 1.445ns (71.826%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.490     1.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y54         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.367     1.857 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.660     2.517    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.100     2.617 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=1, routed)           0.785     3.402    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I2_O)        0.100     3.502 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000     3.502    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X12Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism             -0.114     2.864    
                         clock uncertainty            0.154     3.018    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.330     3.348    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.688ns (33.934%)  route 1.339ns (66.066%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501     1.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.367     1.868 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.337     2.206    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[38]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.100     2.306 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5/O
                         net (fo=1, routed)           0.621     2.927    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.100     3.027 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.381     3.408    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.121     3.529 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000     3.529    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X12Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.681     2.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism             -0.115     2.874    
                         clock uncertainty            0.154     3.029    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.343     3.372    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.567ns (29.356%)  route 1.364ns (70.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501     1.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.367     1.868 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.337     2.206    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[38]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.100     2.306 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5/O
                         net (fo=1, routed)           0.621     2.927    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.100     3.027 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.406     3.433    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.681     2.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.115     2.874    
                         clock uncertainty            0.154     3.029    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.232     3.261    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.231ns (22.095%)  route 0.814ns (77.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.165     0.869    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[33]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5/O
                         net (fo=1, routed)           0.385     1.299    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.344 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           0.264     1.608    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.154     1.357    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.052     1.409    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.567ns (28.140%)  route 1.448ns (71.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501     1.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.367     1.868 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.621     2.490    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.100     2.590 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_3/O
                         net (fo=1, routed)           0.827     3.416    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.100     3.516 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.000     3.516    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X11Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.681     2.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism             -0.115     2.874    
                         clock uncertainty            0.154     3.029    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.269     3.298    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.667ns (33.058%)  route 1.351ns (66.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.490     1.490    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y56         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.367     1.857 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/Q
                         net (fo=6, routed)           0.703     2.560    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X18Y58         LUT5 (Prop_lut5_I3_O)        0.100     2.660 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_5/O
                         net (fo=2, routed)           0.506     3.166    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_1
    SLICE_X13Y59         LUT6 (Prop_lut6_I2_O)        0.100     3.266 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_2__0/O
                         net (fo=2, routed)           0.142     3.407    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.100     3.507 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.507    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1_n_0
    SLICE_X13Y59         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     2.976    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X13Y59         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism             -0.114     2.862    
                         clock uncertainty            0.154     3.016    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.269     3.285    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.567ns (28.120%)  route 1.449ns (71.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500     1.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.508     2.376    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.100     2.476 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           0.540     3.016    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.100     3.116 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.401     3.517    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X10Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.681     2.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism             -0.115     2.874    
                         clock uncertainty            0.154     3.029    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.243     3.272    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.277ns (23.538%)  route 0.900ns (76.462%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.165     0.869    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[33]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5/O
                         net (fo=1, routed)           0.385     1.299    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.344 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           0.350     1.693    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.046     1.739 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.739    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X10Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.154     1.357    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.131     1.488    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       78.632ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.370%)  route 0.624ns (56.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X20Y6          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.624     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X18Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X18Y5          FDCE (Setup_fdce_C_D)       -0.266    79.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.734    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 78.632    

Slack (MET) :             78.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.244%)  route 0.597ns (58.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X40Y7          FDCE (Setup_fdce_C_D)       -0.267    79.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.733    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 78.717    

Slack (MET) :             78.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.288%)  route 0.596ns (58.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.596     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)       -0.266    79.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.734    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 78.719    

Slack (MET) :             78.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.107%)  route 0.602ns (56.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X18Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 78.847    

Slack (MET) :             78.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.017ns  (logic 0.456ns (44.841%)  route 0.561ns (55.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.561     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 78.888    

Slack (MET) :             78.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.453%)  route 0.451ns (46.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X20Y6          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X18Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X18Y5          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                 78.938    

Slack (MET) :             78.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 78.961    

Slack (MET) :             78.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.215%)  route 0.452ns (49.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.452     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X18Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 78.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        8.636ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.419ns (38.225%)  route 0.677ns (61.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X18Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.677     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X19Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y7          FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.230ns  (logic 0.456ns (37.084%)  route 0.774ns (62.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.774     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.935%)  route 0.580ns (58.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X18Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.580     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X19Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y7          FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.456ns (39.323%)  route 0.704ns (60.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X18Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.704     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X19Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y7          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.747    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.391%)  route 0.465ns (52.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X39Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.199%)  route 0.450ns (51.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.322%)  route 0.450ns (49.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X18Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X19Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y8          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  8.999    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.646%)  route 0.444ns (49.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             38.322ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.530%)  route 1.115ns (63.470%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.115     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X38Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.079    40.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.079    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 38.322    

Slack (MET) :             38.400ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.631ns  (logic 0.642ns (39.372%)  route 0.989ns (60.628%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           0.989     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X41Y3          LUT5 (Prop_lut5_I2_O)        0.124     1.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X41Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)        0.031    40.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                 38.400    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.512ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.029ns  (logic 0.496ns (16.373%)  route 2.533ns (83.627%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 85.461 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.377    48.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.124    48.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.318    48.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I4_O)        0.124    48.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.433    49.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I5_O)        0.124    49.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    49.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.455    85.915    
                         clock uncertainty           -0.154    85.761    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)        0.029    85.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.790    
                         arrival time                         -49.278    
  -------------------------------------------------------------------
                         slack                                 36.512    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.017ns  (logic 0.372ns (12.328%)  route 2.645ns (87.672%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.045    47.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.947 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.195    49.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124    49.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    49.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X38Y5          FDRE (Setup_fdre_C_D)        0.077    85.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         85.837    
                         arrival time                         -49.267    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.698ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.842ns  (logic 0.372ns (13.087%)  route 2.470ns (86.913%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.377    48.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.124    48.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.688    48.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    49.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    49.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.029    85.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.789    
                         arrival time                         -49.092    
  -------------------------------------------------------------------
                         slack                                 36.698    

Slack (MET) :             36.698ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.844ns  (logic 0.372ns (13.078%)  route 2.472ns (86.922%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.377    48.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.124    48.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.690    48.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    49.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    49.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.031    85.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.791    
                         arrival time                         -49.094    
  -------------------------------------------------------------------
                         slack                                 36.698    

Slack (MET) :             36.741ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.847ns  (logic 0.372ns (13.067%)  route 2.475ns (86.933%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.045    47.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.947 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.025    48.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    49.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    49.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.077    85.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.837    
                         arrival time                         -49.096    
  -------------------------------------------------------------------
                         slack                                 36.741    

Slack (MET) :             36.891ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.699ns  (logic 0.372ns (13.783%)  route 2.327ns (86.217%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.045    47.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.947 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.877    48.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    48.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.079    85.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         85.839    
                         arrival time                         -48.948    
  -------------------------------------------------------------------
                         slack                                 36.891    

Slack (MET) :             36.910ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.680ns  (logic 0.372ns (13.881%)  route 2.308ns (86.119%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.045    47.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.947 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.858    48.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    48.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.079    85.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         85.839    
                         arrival time                         -48.929    
  -------------------------------------------------------------------
                         slack                                 36.910    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.529ns  (logic 0.372ns (14.709%)  route 2.157ns (85.291%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.045    47.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.947 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.707    48.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    48.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.081    85.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.841    
                         arrival time                         -48.778    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.139ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.453ns  (logic 0.372ns (15.165%)  route 2.081ns (84.835%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.045    47.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.947 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.631    48.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124    48.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    48.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X38Y5          FDRE (Setup_fdre_C_D)        0.081    85.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.841    
                         arrival time                         -48.702    
  -------------------------------------------------------------------
                         slack                                 37.139    

Slack (MET) :             37.378ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.162ns  (logic 0.248ns (11.472%)  route 1.914ns (88.528%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 85.460 - 80.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 46.249 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.459    46.249 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.405    46.654    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124    46.778 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.509    48.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124    48.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000    48.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X36Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.455    85.914    
                         clock uncertainty           -0.154    85.760    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.029    85.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         85.789    
                         arrival time                         -48.411    
  -------------------------------------------------------------------
                         slack                                 37.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.090ns (10.885%)  route 0.737ns (89.115%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.600     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     2.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X36Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.359     2.207    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.091     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.135ns (15.341%)  route 0.745ns (84.659%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.182     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.092     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.135ns (14.078%)  route 0.824ns (85.922%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.261     2.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.121     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.135ns (14.062%)  route 0.825ns (85.938%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.262     2.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.121     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.135ns (13.622%)  route 0.856ns (86.378%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.293     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.121     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.135ns (13.948%)  route 0.833ns (86.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.423     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.273     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.091     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.135ns (13.209%)  route 0.887ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.324     2.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.045     3.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.121     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.135ns (12.307%)  route 0.962ns (87.693%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.399     3.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.045     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.120     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.135ns (11.724%)  route 1.016ns (88.276%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.426     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.453     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.045     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.359     2.207    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.120     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.180ns (15.757%)  route 0.962ns (84.243%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.564     1.849    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.146     1.995 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.137     2.132    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.177 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.561     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.045     2.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.129     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.135     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I5_O)        0.045     3.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.359     2.209    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.091     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.518ns (17.353%)  route 2.467ns (82.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.467     5.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X14Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.518ns (17.379%)  route 2.463ns (82.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.463     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.518ns (17.379%)  route 2.463ns (82.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.463     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.518ns (17.379%)  route 2.463ns (82.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.463     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.518ns (17.379%)  route 2.463ns (82.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.463     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.518ns (17.353%)  route 2.467ns (82.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.467     5.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X14Y1          FDPE (Recov_fdpe_C_PRE)     -0.359    12.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.518ns (18.204%)  route 2.327ns (81.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.327     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.518ns (18.204%)  route 2.327ns (81.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.327     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.518ns (18.204%)  route 2.327ns (81.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.327     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.518ns (17.968%)  route 2.365ns (82.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.674     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.518     3.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.365     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X16Y2          FDCE (Recov_fdce_C_CLR)     -0.319    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X18Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X18Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X18Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X18Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.130%)  route 0.129ns (47.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDCE (Prop_fdce_C_Q)         0.141     1.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.129     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X23Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X23Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.281     0.917    
    SLICE_X23Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.426%)  route 0.149ns (47.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.589     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X40Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.262     0.968    
    SLICE_X40Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.426%)  route 0.149ns (47.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.589     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X40Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.262     0.968    
    SLICE_X40Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.426%)  route 0.149ns (47.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.589     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.149     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.262     0.968    
    SLICE_X40Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.996%)  route 0.129ns (44.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.589     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.282     0.946    
    SLICE_X37Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.996%)  route 0.129ns (44.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.589     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.282     0.946    
    SLICE_X37Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       37.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.310ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X35Y1          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.459    46.249 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          1.657    47.906    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y1          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.501    85.162    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y1          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.569    85.731    
                         clock uncertainty           -0.154    85.577    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    85.216    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         85.216    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.310    

Slack (MET) :             37.310ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X35Y1          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.459    46.249 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          1.657    47.906    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y1          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.501    85.162    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y1          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.569    85.731    
                         clock uncertainty           -0.154    85.577    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    85.216    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         85.216    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.310    

Slack (MET) :             37.310ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X35Y1          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.459    46.249 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          1.657    47.906    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.501    85.162    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.569    85.731    
                         clock uncertainty           -0.154    85.577    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.361    85.216    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         85.216    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.310    

Slack (MET) :             37.310ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X35Y1          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.459    46.249 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          1.657    47.906    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.501    85.162    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.569    85.731    
                         clock uncertainty           -0.154    85.577    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.361    85.216    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         85.216    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.310    

Slack (MET) :             37.352ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X35Y1          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.459    46.249 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          1.657    47.906    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.501    85.162    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.569    85.731    
                         clock uncertainty           -0.154    85.577    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.319    85.258    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         85.258    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.352    

Slack (MET) :             37.352ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.790ns = ( 45.790 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    43.433 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581    44.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.115 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.675    45.790    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X35Y1          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.459    46.249 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          1.657    47.906    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X32Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.501    85.162    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X32Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.569    85.731    
                         clock uncertainty           -0.154    85.577    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.319    85.258    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         85.258    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.352    

Slack (MET) :             74.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.064ns (23.845%)  route 3.398ns (76.155%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581     4.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.115 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     6.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.456     6.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.808     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[3]
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.031     8.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.755     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.332     9.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.804    10.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.592    85.977    
                         clock uncertainty           -0.154    85.823    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    85.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         85.418    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 74.842    

Slack (MET) :             74.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.064ns (23.845%)  route 3.398ns (76.155%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581     4.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.115 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     6.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.456     6.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.808     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[3]
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.031     8.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.755     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.332     9.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.804    10.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.592    85.977    
                         clock uncertainty           -0.154    85.823    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    85.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         85.418    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 74.842    

Slack (MET) :             74.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.064ns (23.845%)  route 3.398ns (76.155%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581     4.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.115 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     6.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.456     6.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.808     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[3]
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.031     8.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.755     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.332     9.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.804    10.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.592    85.977    
                         clock uncertainty           -0.154    85.823    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    85.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         85.418    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 74.842    

Slack (MET) :             74.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.064ns (23.845%)  route 3.398ns (76.155%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 85.385 - 80.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.581     4.014    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.115 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.752     6.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.456     6.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.808     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[3]
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.031     8.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.755     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.332     9.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.804    10.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.367    83.054 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.515    83.570    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.661 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.592    85.977    
                         clock uncertainty           -0.154    85.823    
    SLICE_X33Y3          FDCE (Recov_fdce_C_CLR)     -0.405    85.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         85.418    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 74.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.067%)  route 0.186ns (56.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.186     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.370     2.165    
    SLICE_X22Y6          FDCE (Remov_fdce_C_CLR)     -0.092     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.067%)  route 0.186ns (56.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.186     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.370     2.165    
    SLICE_X22Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.067%)  route 0.186ns (56.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.186     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y6          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.370     2.165    
    SLICE_X22Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X22Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X22Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X22Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X22Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.026%)  route 0.240ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.260    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.286 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.240     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X22Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.175     1.373 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.615    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.644 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X22Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.370     2.164    
    SLICE_X22Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.213    





