#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56386e5c8a00 .scope module, "tx_tb" "tx_tb" 2 3;
 .timescale 0 0;
v0x56386e5e6220_0 .net "D1_high", 4 0, v0x56386e5961c0_0;  1 drivers
v0x56386e5f9930_0 .net "D1_low", 4 0, v0x56386e594800_0;  1 drivers
v0x56386e5f99f0_0 .net "DATA_IN_TX", 5 0, v0x56386e5c6740_0;  1 drivers
v0x56386e5f9a90_0 .net "DATA_OUT_D0", 5 0, v0x56386e5e9940_0;  1 drivers
v0x56386e5f9b50_0 .net "DATA_OUT_D1", 5 0, v0x56386e5ec050_0;  1 drivers
v0x56386e5f9c10_0 .net "Do_high", 4 0, v0x56386e5c7360_0;  1 drivers
v0x56386e5f9cd0_0 .net "Do_low", 4 0, v0x56386e5c7760_0;  1 drivers
v0x56386e5f9d90_0 .net "POP_D0", 0 0, v0x56386e5c7a30_0;  1 drivers
v0x56386e5f9e30_0 .net "POP_D1", 0 0, v0x56386e54bfb0_0;  1 drivers
v0x56386e5f9f60_0 .net "PUSH_MAIN", 0 0, v0x56386e5e5620_0;  1 drivers
v0x56386e5fa000_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  1 drivers
v0x56386e5fa0a0_0 .net "Vc1_high", 4 0, v0x56386e5e57a0_0;  1 drivers
v0x56386e5fa160_0 .net "Vc1_low", 4 0, v0x56386e5e5880_0;  1 drivers
v0x56386e5fa220_0 .net "Vco_high", 4 0, v0x56386e5e5960_0;  1 drivers
v0x56386e5fa2e0_0 .net "Vco_low", 4 0, v0x56386e5e5a40_0;  1 drivers
v0x56386e5fa3a0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  1 drivers
v0x56386e5fa440_0 .net "init", 0 0, v0x56386e5e5be0_0;  1 drivers
v0x56386e5fa4e0_0 .net "main_fifo_high", 4 0, v0x56386e5e5ca0_0;  1 drivers
v0x56386e5fa5a0_0 .net "main_fifo_low", 4 0, v0x56386e5e5d80_0;  1 drivers
S_0x56386e5c9130 .scope module, "probador" "tx_t" 2 51, 3 2 0, S_0x56386e5c8a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "RESET_L"
    .port_info 2 /OUTPUT 1 "PUSH_MAIN"
    .port_info 3 /OUTPUT 1 "init"
    .port_info 4 /OUTPUT 1 "POP_D0"
    .port_info 5 /OUTPUT 1 "POP_D1"
    .port_info 6 /OUTPUT 6 "DATA_IN_TX"
    .port_info 7 /OUTPUT 5 "main_fifo_low"
    .port_info 8 /OUTPUT 5 "main_fifo_high"
    .port_info 9 /OUTPUT 5 "Vco_low"
    .port_info 10 /OUTPUT 5 "Vco_high"
    .port_info 11 /OUTPUT 5 "Vc1_low"
    .port_info 12 /OUTPUT 5 "Vc1_high"
    .port_info 13 /OUTPUT 5 "Do_low"
    .port_info 14 /OUTPUT 5 "Do_high"
    .port_info 15 /OUTPUT 5 "D1_low"
    .port_info 16 /OUTPUT 5 "D1_high"
v0x56386e5961c0_0 .var "D1_high", 4 0;
v0x56386e594800_0 .var "D1_low", 4 0;
v0x56386e5c6740_0 .var "DATA_IN_TX", 5 0;
v0x56386e5c7360_0 .var "Do_high", 4 0;
v0x56386e5c7760_0 .var "Do_low", 4 0;
v0x56386e5c7a30_0 .var "POP_D0", 0 0;
v0x56386e54bfb0_0 .var "POP_D1", 0 0;
v0x56386e5e5620_0 .var "PUSH_MAIN", 0 0;
v0x56386e5e56e0_0 .var "RESET_L", 0 0;
v0x56386e5e57a0_0 .var "Vc1_high", 4 0;
v0x56386e5e5880_0 .var "Vc1_low", 4 0;
v0x56386e5e5960_0 .var "Vco_high", 4 0;
v0x56386e5e5a40_0 .var "Vco_low", 4 0;
v0x56386e5e5b20_0 .var "clk", 0 0;
v0x56386e5e5be0_0 .var "init", 0 0;
v0x56386e5e5ca0_0 .var "main_fifo_high", 4 0;
v0x56386e5e5d80_0 .var "main_fifo_low", 4 0;
E_0x56386e529d10 .event posedge, v0x56386e5e5b20_0;
S_0x56386e5e6080 .scope module, "proyecto" "tx" 2 27, 4 4 0, S_0x56386e5c8a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 1 "PUSH_MAIN"
    .port_info 3 /INPUT 1 "init"
    .port_info 4 /INPUT 1 "POP_D0"
    .port_info 5 /INPUT 1 "POP_D1"
    .port_info 6 /INPUT 6 "DATA_IN_TX"
    .port_info 7 /INPUT 5 "main_fifo_low"
    .port_info 8 /INPUT 5 "main_fifo_high"
    .port_info 9 /INPUT 5 "Vco_low"
    .port_info 10 /INPUT 5 "Vco_high"
    .port_info 11 /INPUT 5 "Vc1_low"
    .port_info 12 /INPUT 5 "Vc1_high"
    .port_info 13 /INPUT 5 "Do_low"
    .port_info 14 /INPUT 5 "Do_high"
    .port_info 15 /INPUT 5 "D1_low"
    .port_info 16 /INPUT 5 "D1_high"
    .port_info 17 /OUTPUT 6 "DATA_OUT_D0"
    .port_info 18 /OUTPUT 6 "DATA_OUT_D1"
v0x56386e5f56b0_0 .net "D0_EMPTY", 0 0, v0x56386e5ea810_0;  1 drivers
v0x56386e5f57a0_0 .net "D0_ERR", 0 0, v0x56386e5ea6a0_0;  1 drivers
v0x56386e5f5870_0 .net "D0_FULL", 0 0, v0x56386e5ea8b0_0;  1 drivers
v0x56386e5f5970_0 .net "D0_HIGH", 4 0, v0x56386e5e7740_0;  1 drivers
v0x56386e5f5a10_0 .net "D0_LOW", 4 0, v0x56386e5e7820_0;  1 drivers
v0x56386e5f5b50_0 .net "D0_PAUSE", 0 0, v0x56386e5eaae0_0;  1 drivers
v0x56386e5f5bf0_0 .net "D0_VALID", 0 0, v0x56386e5e9d40_0;  1 drivers
v0x56386e5f5ce0_0 .net "D1_EMPTY", 0 0, v0x56386e5ed070_0;  1 drivers
v0x56386e5f5d80_0 .net "D1_ERR", 0 0, v0x56386e5ecf00_0;  1 drivers
v0x56386e5f5e20_0 .net "D1_FULL", 0 0, v0x56386e5ed110_0;  1 drivers
v0x56386e5f5ec0_0 .net "D1_HIGH", 4 0, v0x56386e5e75c0_0;  1 drivers
v0x56386e5f5f60_0 .net "D1_LOW", 4 0, v0x56386e5e7660_0;  1 drivers
v0x56386e5f6050_0 .net "D1_PAUSE", 0 0, v0x56386e5ed340_0;  1 drivers
v0x56386e5f60f0_0 .net "D1_VALID", 0 0, v0x56386e5ec4e0_0;  1 drivers
v0x56386e5f61e0_0 .net "D1_high", 4 0, v0x56386e5961c0_0;  alias, 1 drivers
v0x56386e5f62d0_0 .net "D1_low", 4 0, v0x56386e594800_0;  alias, 1 drivers
v0x56386e5f63c0_0 .net "DATA_IN_TX", 5 0, v0x56386e5c6740_0;  alias, 1 drivers
v0x56386e5f6570_0 .net "DATA_OUT_D0", 5 0, v0x56386e5e9940_0;  alias, 1 drivers
v0x56386e5f6660_0 .net "DATA_OUT_D1", 5 0, v0x56386e5ec050_0;  alias, 1 drivers
v0x56386e5f6750_0 .net "DATA_OUT_MAIN", 5 0, v0x56386e5ee950_0;  1 drivers
v0x56386e5f6860_0 .net "DATA_OUT_VC0", 5 0, v0x56386e5f1490_0;  1 drivers
v0x56386e5f6970_0 .net "DATA_OUT_VC1", 5 0, v0x56386e5f3c60_0;  1 drivers
v0x56386e5f6a80_0 .net "Do_high", 4 0, v0x56386e5c7360_0;  alias, 1 drivers
v0x56386e5f6b90_0 .net "Do_low", 4 0, v0x56386e5c7760_0;  alias, 1 drivers
v0x56386e5f6ca0_0 .net "FSM_ACTIVE_OUT", 0 0, v0x56386e5e7450_0;  1 drivers
v0x56386e5f6d40_0 .net "FSM_ERROR_OUT", 0 0, v0x56386e5e79e0_0;  1 drivers
v0x56386e5f6de0_0 .net "FSM_IDLE_OUT", 0 0, v0x56386e5e7c90_0;  1 drivers
v0x56386e5f6e80_0 .net "MAIN_EMPTY", 0 0, v0x56386e5ef900_0;  1 drivers
v0x56386e5f6f20_0 .net "MAIN_ERROR", 0 0, v0x56386e5ef790_0;  1 drivers
v0x56386e5f6fc0_0 .net "MAIN_FULL", 0 0, v0x56386e5ef9a0_0;  1 drivers
v0x56386e5f7060_0 .net "MAIN_HIGH", 4 0, v0x56386e5e8080_0;  1 drivers
v0x56386e5f7150_0 .net "MAIN_LOW", 4 0, v0x56386e5e8140_0;  1 drivers
v0x56386e5f7240_0 .net "MAIN_PAUSE", 0 0, v0x56386e5efbf0_0;  1 drivers
v0x56386e5f72e0_0 .net "MAIN_VALID", 0 0, v0x56386e5eed30_0;  1 drivers
v0x56386e5f73d0_0 .net "POP_D0", 0 0, v0x56386e5c7a30_0;  alias, 1 drivers
v0x56386e5f74c0_0 .net "POP_D1", 0 0, v0x56386e54bfb0_0;  alias, 1 drivers
v0x56386e5f75b0_0 .var "POP_MAIN", 0 0;
v0x56386e5f7650_0 .var "POP_VC0", 0 0;
v0x56386e5f76f0_0 .var "POP_VC1", 0 0;
v0x56386e5f7790_0 .var "PUSH_D0", 0 0;
v0x56386e5f7830_0 .var "PUSH_D1", 0 0;
v0x56386e5f78d0_0 .net "PUSH_MAIN", 0 0, v0x56386e5e5620_0;  alias, 1 drivers
v0x56386e5f79c0_0 .var "PUSH_VC0", 0 0;
v0x56386e5f7a60_0 .var "PUSH_VC1", 0 0;
v0x56386e5f7b00_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5f7ba0_0 .net "VC0_EMPTY", 0 0, v0x56386e5f2390_0;  1 drivers
v0x56386e5f7c40_0 .net "VC0_ERR", 0 0, v0x56386e5f2220_0;  1 drivers
v0x56386e5f7ce0_0 .net "VC0_FULL", 0 0, v0x56386e5f2430_0;  1 drivers
v0x56386e5f7d80_0 .net "VC0_HIGH", 4 0, v0x56386e5e8650_0;  1 drivers
v0x56386e5f7e70_0 .net "VC0_LOW", 4 0, v0x56386e5e8730_0;  1 drivers
v0x56386e5f7f60_0 .net "VC0_PAUSE", 0 0, v0x56386e5f2670_0;  1 drivers
v0x56386e5f8000_0 .net "VC0_VALID", 0 0, v0x56386e5f1890_0;  1 drivers
v0x56386e5f80f0_0 .net "VC1_EMPTY", 0 0, v0x56386e5f4bf0_0;  1 drivers
v0x56386e5f8190_0 .net "VC1_ERR", 0 0, v0x56386e5f4a80_0;  1 drivers
v0x56386e5f8230_0 .net "VC1_FULL", 0 0, v0x56386e5f4c90_0;  1 drivers
v0x56386e5f8300_0 .net "VC1_HIGH", 4 0, v0x56386e5e8490_0;  1 drivers
v0x56386e5f83f0_0 .net "VC1_LOW", 4 0, v0x56386e5e8570_0;  1 drivers
v0x56386e5f84e0_0 .net "VC1_PAUSE", 0 0, v0x56386e5f4ed0_0;  1 drivers
v0x56386e5f8580_0 .net "VC1_VALID", 0 0, v0x56386e5f4060_0;  1 drivers
v0x56386e5f8670_0 .net "Vc1_high", 4 0, v0x56386e5e57a0_0;  alias, 1 drivers
v0x56386e5f8760_0 .net "Vc1_low", 4 0, v0x56386e5e5880_0;  alias, 1 drivers
v0x56386e5f8850_0 .net "Vco_high", 4 0, v0x56386e5e5960_0;  alias, 1 drivers
v0x56386e5f8940_0 .net "Vco_low", 4 0, v0x56386e5e5a40_0;  alias, 1 drivers
v0x56386e5f8a30_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5f8ad0_0 .var "data_to_D0", 5 0;
v0x56386e5f8fd0_0 .var "data_to_D1", 5 0;
v0x56386e5f90c0_0 .var "data_to_VC0", 5 0;
v0x56386e5f91b0_0 .var "data_to_VC1", 5 0;
v0x56386e5f92a0_0 .var "fifo_empties", 4 0;
v0x56386e5f9340_0 .var "fifo_errors", 4 0;
v0x56386e5f93e0_0 .net "init", 0 0, v0x56386e5e5be0_0;  alias, 1 drivers
v0x56386e5f94d0_0 .net "main_fifo_high", 4 0, v0x56386e5e5ca0_0;  alias, 1 drivers
v0x56386e5f95c0_0 .net "main_fifo_low", 4 0, v0x56386e5e5d80_0;  alias, 1 drivers
E_0x56386e529330/0 .event edge, v0x56386e5ef900_0, v0x56386e5f2390_0, v0x56386e5f4bf0_0, v0x56386e5ea810_0;
E_0x56386e529330/1 .event edge, v0x56386e5ed070_0, v0x56386e5ef790_0, v0x56386e5f2220_0, v0x56386e5f4a80_0;
E_0x56386e529330/2 .event edge, v0x56386e5ea6a0_0, v0x56386e5ecf00_0, v0x56386e5eed30_0, v0x56386e5ee950_0;
E_0x56386e529330 .event/or E_0x56386e529330/0, E_0x56386e529330/1, E_0x56386e529330/2;
S_0x56386e5e6500 .scope module, "CONTROL_MACHINE" "fsm" 4 165, 5 1 0, S_0x56386e5e6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "init"
    .port_info 3 /INPUT 5 "main_fifo_low"
    .port_info 4 /INPUT 5 "main_fifo_high"
    .port_info 5 /INPUT 5 "Vco_low"
    .port_info 6 /INPUT 5 "Vco_high"
    .port_info 7 /INPUT 5 "Vc1_low"
    .port_info 8 /INPUT 5 "Vc1_high"
    .port_info 9 /INPUT 5 "Do_low"
    .port_info 10 /INPUT 5 "Do_high"
    .port_info 11 /INPUT 5 "D1_low"
    .port_info 12 /INPUT 5 "D1_high"
    .port_info 13 /INPUT 5 "empties"
    .port_info 14 /INPUT 5 "errors"
    .port_info 15 /OUTPUT 1 "error_out"
    .port_info 16 /OUTPUT 1 "active_out"
    .port_info 17 /OUTPUT 1 "idle_out"
    .port_info 18 /OUTPUT 5 "mf_l"
    .port_info 19 /OUTPUT 5 "mf_h"
    .port_info 20 /OUTPUT 5 "vco_l"
    .port_info 21 /OUTPUT 5 "vco_h"
    .port_info 22 /OUTPUT 5 "vc1_l"
    .port_info 23 /OUTPUT 5 "vc1_h"
    .port_info 24 /OUTPUT 5 "do_l"
    .port_info 25 /OUTPUT 5 "do_h"
    .port_info 26 /OUTPUT 5 "d1_l"
    .port_info 27 /OUTPUT 5 "d1_h"
P_0x56386e5e66f0 .param/l "ACTIVE" 0 5 38, C4<01000>;
P_0x56386e5e6730 .param/l "ERROR" 0 5 39, C4<10000>;
P_0x56386e5e6770 .param/l "IDLE" 0 5 37, C4<00100>;
P_0x56386e5e67b0 .param/l "INIT" 0 5 36, C4<00010>;
P_0x56386e5e67f0 .param/l "RESET" 0 5 35, C4<00001>;
P_0x56386e5e6830 .param/l "SIZE" 0 5 34, +C4<00000000000000000000000000000101>;
v0x56386e5e6e00_0 .net "D1_high", 4 0, v0x56386e5961c0_0;  alias, 1 drivers
v0x56386e5e6ee0_0 .net "D1_low", 4 0, v0x56386e594800_0;  alias, 1 drivers
v0x56386e5e6f80_0 .net "Do_high", 4 0, v0x56386e5c7360_0;  alias, 1 drivers
v0x56386e5e7020_0 .net "Do_low", 4 0, v0x56386e5c7760_0;  alias, 1 drivers
v0x56386e5e70f0_0 .net "Vc1_high", 4 0, v0x56386e5e57a0_0;  alias, 1 drivers
v0x56386e5e71e0_0 .net "Vc1_low", 4 0, v0x56386e5e5880_0;  alias, 1 drivers
v0x56386e5e72b0_0 .net "Vco_high", 4 0, v0x56386e5e5960_0;  alias, 1 drivers
v0x56386e5e7380_0 .net "Vco_low", 4 0, v0x56386e5e5a40_0;  alias, 1 drivers
v0x56386e5e7450_0 .var "active_out", 0 0;
v0x56386e5e74f0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5e75c0_0 .var "d1_h", 4 0;
v0x56386e5e7660_0 .var "d1_l", 4 0;
v0x56386e5e7740_0 .var "do_h", 4 0;
v0x56386e5e7820_0 .var "do_l", 4 0;
v0x56386e5e7900_0 .net "empties", 4 0, v0x56386e5f92a0_0;  1 drivers
v0x56386e5e79e0_0 .var "error_out", 0 0;
v0x56386e5e7aa0_0 .net "errors", 4 0, v0x56386e5f9340_0;  1 drivers
v0x56386e5e7c90_0 .var "idle_out", 0 0;
v0x56386e5e7d50_0 .net "init", 0 0, v0x56386e5e5be0_0;  alias, 1 drivers
v0x56386e5e7e20_0 .var "lol", 0 0;
v0x56386e5e7ec0_0 .net "main_fifo_high", 4 0, v0x56386e5e5ca0_0;  alias, 1 drivers
v0x56386e5e7fb0_0 .net "main_fifo_low", 4 0, v0x56386e5e5d80_0;  alias, 1 drivers
v0x56386e5e8080_0 .var "mf_h", 4 0;
v0x56386e5e8140_0 .var "mf_l", 4 0;
v0x56386e5e8220_0 .var "next_state", 4 0;
v0x56386e5e8300_0 .net "reset", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5e83d0_0 .var "state", 4 0;
v0x56386e5e8490_0 .var "vc1_h", 4 0;
v0x56386e5e8570_0 .var "vc1_l", 4 0;
v0x56386e5e8650_0 .var "vco_h", 4 0;
v0x56386e5e8730_0 .var "vco_l", 4 0;
E_0x56386e52a2c0/0 .event edge, v0x56386e5e83d0_0, v0x56386e5e56e0_0, v0x56386e5e5be0_0, v0x56386e5e7900_0;
E_0x56386e52a2c0/1 .event edge, v0x56386e5e7aa0_0;
E_0x56386e52a2c0 .event/or E_0x56386e52a2c0/0, E_0x56386e52a2c0/1;
S_0x56386e5e8b90 .scope module, "D0" "fifo" 4 234, 6 3 0, S_0x56386e5e6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /INPUT 5 "al_empty_in"
    .port_info 6 /INPUT 5 "al_full_in"
    .port_info 7 /OUTPUT 1 "fifo_empty"
    .port_info 8 /OUTPUT 1 "fifo_full"
    .port_info 9 /OUTPUT 6 "data_out"
    .port_info 10 /OUTPUT 1 "err_fifo"
    .port_info 11 /OUTPUT 1 "pause"
    .port_info 12 /OUTPUT 1 "valid_out"
P_0x56386e528810 .param/l "FIFO_SIZE" 0 6 18, +C4<00000000000000000000000000000100>;
P_0x56386e528850 .param/l "PTR_ADRESS" 0 6 19, +C4<00000000000000000000000000000010>;
v0x56386e5ea000_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5ea0c0_0 .var "al_empty", 0 0;
v0x56386e5ea180_0 .net "al_empty_in", 4 0, v0x56386e5e7820_0;  alias, 1 drivers
v0x56386e5ea220_0 .var "al_full", 0 0;
v0x56386e5ea2c0_0 .net "al_full_in", 4 0, v0x56386e5e7740_0;  alias, 1 drivers
v0x56386e5ea380_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5ea420_0 .var "counter", 3 0;
v0x56386e5ea4e0_0 .net "data_in", 5 0, v0x56386e5f8ad0_0;  1 drivers
v0x56386e5ea5d0_0 .net "data_out", 5 0, v0x56386e5e9940_0;  alias, 1 drivers
v0x56386e5ea6a0_0 .var "err_fifo", 0 0;
v0x56386e5ea740_0 .net "err_mem", 0 0, v0x56386e5e9a20_0;  1 drivers
v0x56386e5ea810_0 .var "fifo_empty", 0 0;
v0x56386e5ea8b0_0 .var "fifo_full", 0 0;
v0x56386e5ea970_0 .net "fifo_rd", 0 0, v0x56386e5c7a30_0;  alias, 1 drivers
v0x56386e5eaa40_0 .net "fifo_wr", 0 0, v0x56386e5f7790_0;  1 drivers
v0x56386e5eaae0_0 .var "pause", 0 0;
v0x56386e5eaba0_0 .var "pause_reg", 0 0;
v0x56386e5ead70_0 .var "rd", 0 0;
v0x56386e5eae40_0 .var "rd_ptr", 1 0;
v0x56386e5eaf10_0 .net "valid_out", 0 0, v0x56386e5e9d40_0;  alias, 1 drivers
v0x56386e5eafe0_0 .var "wr", 0 0;
v0x56386e5eb0b0_0 .var "wr_ptr", 1 0;
E_0x56386e529940/0 .event edge, v0x56386e5eaba0_0, v0x56386e5ea420_0, v0x56386e5e7740_0, v0x56386e5e7820_0;
E_0x56386e529940/1 .event edge, v0x56386e5eaa40_0, v0x56386e5ea8b0_0, v0x56386e5c7a30_0, v0x56386e5ea810_0;
E_0x56386e529940 .event/or E_0x56386e529940/0, E_0x56386e529940/1;
S_0x56386e5e8fc0 .scope module, "SPACE" "mem" 6 32, 7 2 0, S_0x56386e5e8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "address_read"
    .port_info 2 /INPUT 2 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x56386e595240 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000000010>;
P_0x56386e595280 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000000110>;
P_0x56386e5952c0 .param/l "RAM_DEPTH" 0 7 18, +C4<00000000000000000000000000000100>;
v0x56386e5e9470_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5e9580_0 .net "address_read", 1 0, v0x56386e5eae40_0;  1 drivers
v0x56386e5e9660_0 .net "address_write", 1 0, v0x56386e5eb0b0_0;  1 drivers
v0x56386e5e9720_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5e9810_0 .net "data", 5 0, v0x56386e5f8ad0_0;  alias, 1 drivers
v0x56386e5e9940_0 .var "data_out", 5 0;
v0x56386e5e9a20_0 .var "err", 0 0;
v0x56386e5e9ae0_0 .var/i "i", 31 0;
v0x56386e5e9bc0 .array "mem", 3 0, 5 0;
v0x56386e5e9c80_0 .net "read", 0 0, v0x56386e5ead70_0;  1 drivers
v0x56386e5e9d40_0 .var "valid_out", 0 0;
v0x56386e5e9e00_0 .net "write", 0 0, v0x56386e5eafe0_0;  1 drivers
E_0x56386e5c79a0/0 .event negedge, v0x56386e5e56e0_0;
E_0x56386e5c79a0/1 .event posedge, v0x56386e5e5b20_0;
E_0x56386e5c79a0 .event/or E_0x56386e5c79a0/0, E_0x56386e5c79a0/1;
S_0x56386e5eb2c0 .scope module, "D1" "fifo" 4 247, 6 3 0, S_0x56386e5e6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /INPUT 5 "al_empty_in"
    .port_info 6 /INPUT 5 "al_full_in"
    .port_info 7 /OUTPUT 1 "fifo_empty"
    .port_info 8 /OUTPUT 1 "fifo_full"
    .port_info 9 /OUTPUT 6 "data_out"
    .port_info 10 /OUTPUT 1 "err_fifo"
    .port_info 11 /OUTPUT 1 "pause"
    .port_info 12 /OUTPUT 1 "valid_out"
P_0x56386e5c5520 .param/l "FIFO_SIZE" 0 6 18, +C4<00000000000000000000000000000100>;
P_0x56386e5c5560 .param/l "PTR_ADRESS" 0 6 19, +C4<00000000000000000000000000000010>;
v0x56386e5ec7a0_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5ec860_0 .var "al_empty", 0 0;
v0x56386e5ec920_0 .net "al_empty_in", 4 0, v0x56386e5e7660_0;  alias, 1 drivers
v0x56386e5ec9f0_0 .var "al_full", 0 0;
v0x56386e5eca90_0 .net "al_full_in", 4 0, v0x56386e5e75c0_0;  alias, 1 drivers
v0x56386e5ecb50_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5ecbf0_0 .var "counter", 3 0;
v0x56386e5eccb0_0 .net "data_in", 5 0, v0x56386e5f8fd0_0;  1 drivers
v0x56386e5ecda0_0 .net "data_out", 5 0, v0x56386e5ec050_0;  alias, 1 drivers
v0x56386e5ecf00_0 .var "err_fifo", 0 0;
v0x56386e5ecfa0_0 .net "err_mem", 0 0, v0x56386e5ec130_0;  1 drivers
v0x56386e5ed070_0 .var "fifo_empty", 0 0;
v0x56386e5ed110_0 .var "fifo_full", 0 0;
v0x56386e5ed1d0_0 .net "fifo_rd", 0 0, v0x56386e54bfb0_0;  alias, 1 drivers
v0x56386e5ed2a0_0 .net "fifo_wr", 0 0, v0x56386e5f7830_0;  1 drivers
v0x56386e5ed340_0 .var "pause", 0 0;
v0x56386e5ed400_0 .var "pause_reg", 0 0;
v0x56386e5ed5d0_0 .var "rd", 0 0;
v0x56386e5ed6a0_0 .var "rd_ptr", 1 0;
v0x56386e5ed770_0 .net "valid_out", 0 0, v0x56386e5ec4e0_0;  alias, 1 drivers
v0x56386e5ed840_0 .var "wr", 0 0;
v0x56386e5ed910_0 .var "wr_ptr", 1 0;
E_0x56386e5c80f0/0 .event edge, v0x56386e5ed400_0, v0x56386e5ecbf0_0, v0x56386e5e75c0_0, v0x56386e5e7660_0;
E_0x56386e5c80f0/1 .event edge, v0x56386e5ed2a0_0, v0x56386e5ed110_0, v0x56386e54bfb0_0, v0x56386e5ed070_0;
E_0x56386e5c80f0 .event/or E_0x56386e5c80f0/0, E_0x56386e5c80f0/1;
S_0x56386e5eb700 .scope module, "SPACE" "mem" 6 32, 7 2 0, S_0x56386e5eb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "address_read"
    .port_info 2 /INPUT 2 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x56386e5eb8f0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000000010>;
P_0x56386e5eb930 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000000110>;
P_0x56386e5eb970 .param/l "RAM_DEPTH" 0 7 18, +C4<00000000000000000000000000000100>;
v0x56386e5ebc40_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5ebd00_0 .net "address_read", 1 0, v0x56386e5ed6a0_0;  1 drivers
v0x56386e5ebde0_0 .net "address_write", 1 0, v0x56386e5ed910_0;  1 drivers
v0x56386e5ebed0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5ebf70_0 .net "data", 5 0, v0x56386e5f8fd0_0;  alias, 1 drivers
v0x56386e5ec050_0 .var "data_out", 5 0;
v0x56386e5ec130_0 .var "err", 0 0;
v0x56386e5ec1f0_0 .var/i "i", 31 0;
v0x56386e5ec2d0 .array "mem", 3 0, 5 0;
v0x56386e5ec420_0 .net "read", 0 0, v0x56386e5ed5d0_0;  1 drivers
v0x56386e5ec4e0_0 .var "valid_out", 0 0;
v0x56386e5ec5a0_0 .net "write", 0 0, v0x56386e5ed840_0;  1 drivers
S_0x56386e5edb20 .scope module, "MAIN" "fifo" 4 195, 6 3 0, S_0x56386e5e6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /INPUT 5 "al_empty_in"
    .port_info 6 /INPUT 5 "al_full_in"
    .port_info 7 /OUTPUT 1 "fifo_empty"
    .port_info 8 /OUTPUT 1 "fifo_full"
    .port_info 9 /OUTPUT 6 "data_out"
    .port_info 10 /OUTPUT 1 "err_fifo"
    .port_info 11 /OUTPUT 1 "pause"
    .port_info 12 /OUTPUT 1 "valid_out"
P_0x56386e5ece40 .param/l "FIFO_SIZE" 0 6 18, +C4<00000000000000000000000000000100>;
P_0x56386e5ece80 .param/l "PTR_ADRESS" 0 6 19, +C4<00000000000000000000000000000010>;
v0x56386e5eeff0_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5ef0b0_0 .var "al_empty", 0 0;
v0x56386e5ef170_0 .net "al_empty_in", 4 0, v0x56386e5e8140_0;  alias, 1 drivers
v0x56386e5ef270_0 .var "al_full", 0 0;
v0x56386e5ef310_0 .net "al_full_in", 4 0, v0x56386e5e8080_0;  alias, 1 drivers
v0x56386e5ef3d0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5ef470_0 .var "counter", 3 0;
v0x56386e5ef530_0 .net "data_in", 5 0, v0x56386e5c6740_0;  alias, 1 drivers
v0x56386e5ef640_0 .net "data_out", 5 0, v0x56386e5ee950_0;  alias, 1 drivers
v0x56386e5ef790_0 .var "err_fifo", 0 0;
v0x56386e5ef830_0 .net "err_mem", 0 0, v0x56386e5eea10_0;  1 drivers
v0x56386e5ef900_0 .var "fifo_empty", 0 0;
v0x56386e5ef9a0_0 .var "fifo_full", 0 0;
v0x56386e5efa60_0 .net "fifo_rd", 0 0, v0x56386e5f75b0_0;  1 drivers
v0x56386e5efb20_0 .net "fifo_wr", 0 0, v0x56386e5e5620_0;  alias, 1 drivers
v0x56386e5efbf0_0 .var "pause", 0 0;
v0x56386e5efc90_0 .var "pause_reg", 0 0;
v0x56386e5efe60_0 .var "rd", 0 0;
v0x56386e5eff30_0 .var "rd_ptr", 1 0;
v0x56386e5f0000_0 .net "valid_out", 0 0, v0x56386e5eed30_0;  alias, 1 drivers
v0x56386e5f00d0_0 .var "wr", 0 0;
v0x56386e5f01a0_0 .var "wr_ptr", 1 0;
E_0x56386e5edf70/0 .event edge, v0x56386e5efc90_0, v0x56386e5ef470_0, v0x56386e5e8080_0, v0x56386e5e8140_0;
E_0x56386e5edf70/1 .event edge, v0x56386e5e5620_0, v0x56386e5ef9a0_0, v0x56386e5efa60_0, v0x56386e5ef900_0;
E_0x56386e5edf70 .event/or E_0x56386e5edf70/0, E_0x56386e5edf70/1;
S_0x56386e5ee020 .scope module, "SPACE" "mem" 6 32, 7 2 0, S_0x56386e5edb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "address_read"
    .port_info 2 /INPUT 2 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x56386e5ee1c0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000000010>;
P_0x56386e5ee200 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000000110>;
P_0x56386e5ee240 .param/l "RAM_DEPTH" 0 7 18, +C4<00000000000000000000000000000100>;
v0x56386e5ee510_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5ee5d0_0 .net "address_read", 1 0, v0x56386e5eff30_0;  1 drivers
v0x56386e5ee6b0_0 .net "address_write", 1 0, v0x56386e5f01a0_0;  1 drivers
v0x56386e5ee7a0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5ee840_0 .net "data", 5 0, v0x56386e5c6740_0;  alias, 1 drivers
v0x56386e5ee950_0 .var "data_out", 5 0;
v0x56386e5eea10_0 .var "err", 0 0;
v0x56386e5eead0_0 .var/i "i", 31 0;
v0x56386e5eebb0 .array "mem", 3 0, 5 0;
v0x56386e5eec70_0 .net "read", 0 0, v0x56386e5efe60_0;  1 drivers
v0x56386e5eed30_0 .var "valid_out", 0 0;
v0x56386e5eedf0_0 .net "write", 0 0, v0x56386e5f00d0_0;  1 drivers
S_0x56386e5f03b0 .scope module, "VC0" "fifo" 4 208, 6 3 0, S_0x56386e5e6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /INPUT 5 "al_empty_in"
    .port_info 6 /INPUT 5 "al_full_in"
    .port_info 7 /OUTPUT 1 "fifo_empty"
    .port_info 8 /OUTPUT 1 "fifo_full"
    .port_info 9 /OUTPUT 6 "data_out"
    .port_info 10 /OUTPUT 1 "err_fifo"
    .port_info 11 /OUTPUT 1 "pause"
    .port_info 12 /OUTPUT 1 "valid_out"
P_0x56386e5ef6e0 .param/l "FIFO_SIZE" 0 6 18, +C4<00000000000000000000000000010000>;
P_0x56386e5ef720 .param/l "PTR_ADRESS" 0 6 19, +C4<00000000000000000000000000000100>;
v0x56386e5f1b50_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5f1c10_0 .var "al_empty", 0 0;
v0x56386e5f1cd0_0 .net "al_empty_in", 4 0, v0x56386e5e8730_0;  alias, 1 drivers
v0x56386e5f1da0_0 .var "al_full", 0 0;
v0x56386e5f1e40_0 .net "al_full_in", 4 0, v0x56386e5e8650_0;  alias, 1 drivers
v0x56386e5f1f00_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5f1fa0_0 .var "counter", 15 0;
v0x56386e5f2060_0 .net "data_in", 5 0, v0x56386e5f90c0_0;  1 drivers
v0x56386e5f2150_0 .net "data_out", 5 0, v0x56386e5f1490_0;  alias, 1 drivers
v0x56386e5f2220_0 .var "err_fifo", 0 0;
v0x56386e5f22c0_0 .net "err_mem", 0 0, v0x56386e5f1570_0;  1 drivers
v0x56386e5f2390_0 .var "fifo_empty", 0 0;
v0x56386e5f2430_0 .var "fifo_full", 0 0;
v0x56386e5f24f0_0 .net "fifo_rd", 0 0, v0x56386e5f7650_0;  1 drivers
v0x56386e5f25b0_0 .net "fifo_wr", 0 0, v0x56386e5f79c0_0;  1 drivers
v0x56386e5f2670_0 .var "pause", 0 0;
v0x56386e5f2730_0 .var "pause_reg", 0 0;
v0x56386e5f2900_0 .var "rd", 0 0;
v0x56386e5f29d0_0 .var "rd_ptr", 3 0;
v0x56386e5f2aa0_0 .net "valid_out", 0 0, v0x56386e5f1890_0;  alias, 1 drivers
v0x56386e5f2b70_0 .var "wr", 0 0;
v0x56386e5f2c40_0 .var "wr_ptr", 3 0;
E_0x56386e5f0820/0 .event edge, v0x56386e5f2730_0, v0x56386e5f1fa0_0, v0x56386e5e8650_0, v0x56386e5e8730_0;
E_0x56386e5f0820/1 .event edge, v0x56386e5f25b0_0, v0x56386e5f2430_0, v0x56386e5f24f0_0, v0x56386e5f2390_0;
E_0x56386e5f0820 .event/or E_0x56386e5f0820/0, E_0x56386e5f0820/1;
S_0x56386e5f08d0 .scope module, "SPACE" "mem" 6 32, 7 2 0, S_0x56386e5f03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "address_read"
    .port_info 2 /INPUT 4 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x56386e5f0ac0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x56386e5f0b00 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000000110>;
P_0x56386e5f0b40 .param/l "RAM_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
v0x56386e5f0e10_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5f0fe0_0 .net "address_read", 3 0, v0x56386e5f29d0_0;  1 drivers
v0x56386e5f10c0_0 .net "address_write", 3 0, v0x56386e5f2c40_0;  1 drivers
v0x56386e5f11b0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5f1360_0 .net "data", 5 0, v0x56386e5f90c0_0;  alias, 1 drivers
v0x56386e5f1490_0 .var "data_out", 5 0;
v0x56386e5f1570_0 .var "err", 0 0;
v0x56386e5f1630_0 .var/i "i", 31 0;
v0x56386e5f1710 .array "mem", 15 0, 5 0;
v0x56386e5f17d0_0 .net "read", 0 0, v0x56386e5f2900_0;  1 drivers
v0x56386e5f1890_0 .var "valid_out", 0 0;
v0x56386e5f1950_0 .net "write", 0 0, v0x56386e5f2b70_0;  1 drivers
S_0x56386e5f2e50 .scope module, "VC1" "fifo" 4 221, 6 3 0, S_0x56386e5e6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET_L"
    .port_info 2 /INPUT 6 "data_in"
    .port_info 3 /INPUT 1 "fifo_rd"
    .port_info 4 /INPUT 1 "fifo_wr"
    .port_info 5 /INPUT 5 "al_empty_in"
    .port_info 6 /INPUT 5 "al_full_in"
    .port_info 7 /OUTPUT 1 "fifo_empty"
    .port_info 8 /OUTPUT 1 "fifo_full"
    .port_info 9 /OUTPUT 6 "data_out"
    .port_info 10 /OUTPUT 1 "err_fifo"
    .port_info 11 /OUTPUT 1 "pause"
    .port_info 12 /OUTPUT 1 "valid_out"
P_0x56386e5c5490 .param/l "FIFO_SIZE" 0 6 18, +C4<00000000000000000000000000010000>;
P_0x56386e5c54d0 .param/l "PTR_ADRESS" 0 6 19, +C4<00000000000000000000000000000100>;
v0x56386e5f4320_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5f43e0_0 .var "al_empty", 0 0;
v0x56386e5f44a0_0 .net "al_empty_in", 4 0, v0x56386e5e8570_0;  alias, 1 drivers
v0x56386e5f4570_0 .var "al_full", 0 0;
v0x56386e5f4610_0 .net "al_full_in", 4 0, v0x56386e5e8490_0;  alias, 1 drivers
v0x56386e5f46d0_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5f4770_0 .var "counter", 15 0;
v0x56386e5f4830_0 .net "data_in", 5 0, v0x56386e5f91b0_0;  1 drivers
v0x56386e5f4920_0 .net "data_out", 5 0, v0x56386e5f3c60_0;  alias, 1 drivers
v0x56386e5f4a80_0 .var "err_fifo", 0 0;
v0x56386e5f4b20_0 .net "err_mem", 0 0, v0x56386e5f3d40_0;  1 drivers
v0x56386e5f4bf0_0 .var "fifo_empty", 0 0;
v0x56386e5f4c90_0 .var "fifo_full", 0 0;
v0x56386e5f4d50_0 .net "fifo_rd", 0 0, v0x56386e5f76f0_0;  1 drivers
v0x56386e5f4e10_0 .net "fifo_wr", 0 0, v0x56386e5f7a60_0;  1 drivers
v0x56386e5f4ed0_0 .var "pause", 0 0;
v0x56386e5f4f90_0 .var "pause_reg", 0 0;
v0x56386e5f5160_0 .var "rd", 0 0;
v0x56386e5f5230_0 .var "rd_ptr", 3 0;
v0x56386e5f5300_0 .net "valid_out", 0 0, v0x56386e5f4060_0;  alias, 1 drivers
v0x56386e5f53d0_0 .var "wr", 0 0;
v0x56386e5f54a0_0 .var "wr_ptr", 3 0;
E_0x56386e5f3210/0 .event edge, v0x56386e5f4f90_0, v0x56386e5f4770_0, v0x56386e5e8490_0, v0x56386e5e8570_0;
E_0x56386e5f3210/1 .event edge, v0x56386e5f4e10_0, v0x56386e5f4c90_0, v0x56386e5f4d50_0, v0x56386e5f4bf0_0;
E_0x56386e5f3210 .event/or E_0x56386e5f3210/0, E_0x56386e5f3210/1;
S_0x56386e5f32c0 .scope module, "SPACE" "mem" 6 32, 7 2 0, S_0x56386e5f2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "address_read"
    .port_info 2 /INPUT 4 "address_write"
    .port_info 3 /INPUT 6 "data"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 1 "read"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /OUTPUT 6 "data_out"
    .port_info 8 /INPUT 1 "RESET_L"
    .port_info 9 /OUTPUT 1 "err"
P_0x56386e5f34b0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x56386e5f34f0 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000000110>;
P_0x56386e5f3530 .param/l "RAM_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
v0x56386e5f3800_0 .net "RESET_L", 0 0, v0x56386e5e56e0_0;  alias, 1 drivers
v0x56386e5f38c0_0 .net "address_read", 3 0, v0x56386e5f5230_0;  1 drivers
v0x56386e5f39a0_0 .net "address_write", 3 0, v0x56386e5f54a0_0;  1 drivers
v0x56386e5f3a90_0 .net "clk", 0 0, v0x56386e5e5b20_0;  alias, 1 drivers
v0x56386e5f3b30_0 .net "data", 5 0, v0x56386e5f91b0_0;  alias, 1 drivers
v0x56386e5f3c60_0 .var "data_out", 5 0;
v0x56386e5f3d40_0 .var "err", 0 0;
v0x56386e5f3e00_0 .var/i "i", 31 0;
v0x56386e5f3ee0 .array "mem", 15 0, 5 0;
v0x56386e5f3fa0_0 .net "read", 0 0, v0x56386e5f5160_0;  1 drivers
v0x56386e5f4060_0 .var "valid_out", 0 0;
v0x56386e5f4120_0 .net "write", 0 0, v0x56386e5f53d0_0;  1 drivers
    .scope S_0x56386e5e6500;
T_0 ;
    %wait E_0x56386e529d10;
    %load/vec4 v0x56386e5e8300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56386e5e83d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e7e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56386e5e8220_0;
    %assign/vec4 v0x56386e5e83d0_0, 0;
    %load/vec4 v0x56386e5e83d0_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 50;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e75c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e7660_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e7740_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e7820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e8490_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e8570_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e8650_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e8730_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e8080_0, 0;
    %assign/vec4 v0x56386e5e8140_0, 0;
T_0.2 ;
    %load/vec4 v0x56386e5e83d0_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x56386e5e7fb0_0;
    %assign/vec4 v0x56386e5e8140_0, 0;
    %load/vec4 v0x56386e5e7ec0_0;
    %assign/vec4 v0x56386e5e8080_0, 0;
    %load/vec4 v0x56386e5e7380_0;
    %assign/vec4 v0x56386e5e8730_0, 0;
    %load/vec4 v0x56386e5e72b0_0;
    %assign/vec4 v0x56386e5e8650_0, 0;
    %load/vec4 v0x56386e5e71e0_0;
    %assign/vec4 v0x56386e5e8570_0, 0;
    %load/vec4 v0x56386e5e70f0_0;
    %assign/vec4 v0x56386e5e8490_0, 0;
    %load/vec4 v0x56386e5e7020_0;
    %assign/vec4 v0x56386e5e7820_0, 0;
    %load/vec4 v0x56386e5e6f80_0;
    %assign/vec4 v0x56386e5e7740_0, 0;
    %load/vec4 v0x56386e5e6ee0_0;
    %assign/vec4 v0x56386e5e7660_0, 0;
    %load/vec4 v0x56386e5e6e00_0;
    %assign/vec4 v0x56386e5e75c0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56386e5e6500;
T_1 ;
    %wait E_0x56386e52a2c0;
    %load/vec4 v0x56386e5e83d0_0;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5e79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5e7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5e7450_0, 0, 1;
    %load/vec4 v0x56386e5e83d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x56386e5e8300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x56386e5e8300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56386e5e7d50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
T_1.9 ;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x56386e5e8300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x56386e5e7d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
T_1.14 ;
T_1.12 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x56386e5e8300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x56386e5e7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x56386e5e7900_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5e7c90_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5e7c90_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
T_1.20 ;
T_1.18 ;
T_1.16 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x56386e5e8300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x56386e5e7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x56386e5e7aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5e7450_0, 0, 1;
    %jmp T_1.26;
T_1.25 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x56386e5e7aa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.27, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5e7450_0, 0, 1;
T_1.27 ;
T_1.26 ;
T_1.24 ;
T_1.22 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x56386e5e8300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5e79e0_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56386e5e8220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5e79e0_0, 0, 1;
T_1.30 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56386e5ee020;
T_2 ;
    %wait E_0x56386e5c79a0;
    %load/vec4 v0x56386e5ee510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56386e5eead0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x56386e5eead0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x56386e5eead0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5eebb0, 0, 4;
    %load/vec4 v0x56386e5eead0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56386e5eead0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5ee950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eea10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56386e5eedf0_0;
    %load/vec4 v0x56386e5eec70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x56386e5ee840_0;
    %load/vec4 v0x56386e5ee6b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5eebb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eea10_0, 0;
T_2.4 ;
    %load/vec4 v0x56386e5eec70_0;
    %load/vec4 v0x56386e5eedf0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x56386e5ee5d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56386e5eebb0, 4;
    %assign/vec4 v0x56386e5ee950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5eed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eea10_0, 0;
T_2.6 ;
    %load/vec4 v0x56386e5eedf0_0;
    %load/vec4 v0x56386e5eec70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x56386e5ee5d0_0;
    %load/vec4 v0x56386e5ee6b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x56386e5ee5d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56386e5eebb0, 4;
    %assign/vec4 v0x56386e5ee950_0, 0;
    %load/vec4 v0x56386e5ee840_0;
    %load/vec4 v0x56386e5ee6b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5eebb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5eed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eea10_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eed30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5ee950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5eea10_0, 0;
T_2.11 ;
T_2.8 ;
    %load/vec4 v0x56386e5eedf0_0;
    %inv;
    %load/vec4 v0x56386e5eec70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eed30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5ee950_0, 0;
T_2.12 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56386e5edb20;
T_3 ;
    %wait E_0x56386e529d10;
    %load/vec4 v0x56386e5eeff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5f01a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5ef470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5efc90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56386e5efbf0_0;
    %assign/vec4 v0x56386e5efc90_0, 0;
    %load/vec4 v0x56386e5efb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56386e5ef900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5f01a0_0, 0;
    %load/vec4 v0x56386e5ef470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ef470_0, 0;
T_3.4 ;
    %load/vec4 v0x56386e5ef470_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x56386e5ef470_0;
    %assign/vec4 v0x56386e5ef470_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x56386e5f01a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5f01a0_0, 0;
    %load/vec4 v0x56386e5ef470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ef470_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x56386e5f01a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56386e5f01a0_0, 0;
    %load/vec4 v0x56386e5ef470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ef470_0, 0;
T_3.9 ;
T_3.7 ;
T_3.2 ;
    %load/vec4 v0x56386e5efa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x56386e5ef470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x56386e5ef470_0;
    %assign/vec4 v0x56386e5ef470_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x56386e5eff30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eff30_0, 0;
    %load/vec4 v0x56386e5ef470_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x56386e5ef470_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x56386e5eff30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56386e5eff30_0, 0;
    %load/vec4 v0x56386e5ef470_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x56386e5ef470_0, 0;
T_3.15 ;
T_3.13 ;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56386e5edb20;
T_4 ;
    %wait E_0x56386e5edf70;
    %load/vec4 v0x56386e5efc90_0;
    %store/vec4 v0x56386e5efbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ef900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ef9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ef0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ef270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f00d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5efe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ef790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56386e5ef470_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ef900_0, 0, 1;
    %load/vec4 v0x56386e5ef310_0;
    %load/vec4 v0x56386e5ef470_0;
    %pad/u 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ef270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5efbf0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56386e5ef470_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ef9a0_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x56386e5ef470_0;
    %pad/u 5;
    %load/vec4 v0x56386e5ef170_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ef0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5efbf0_0, 0, 1;
T_4.6 ;
T_4.0 ;
    %load/vec4 v0x56386e5efb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x56386e5ef9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f00d0_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f00d0_0, 0, 1;
T_4.11 ;
T_4.8 ;
    %load/vec4 v0x56386e5efa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x56386e5ef900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ef790_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5efe60_0, 0, 1;
T_4.15 ;
T_4.12 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56386e5f08d0;
T_5 ;
    %wait E_0x56386e5c79a0;
    %load/vec4 v0x56386e5f0e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56386e5f1630_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x56386e5f1630_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x56386e5f1630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5f1710, 0, 4;
    %load/vec4 v0x56386e5f1630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56386e5f1630_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5f1490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56386e5f1950_0;
    %load/vec4 v0x56386e5f17d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x56386e5f1360_0;
    %load/vec4 v0x56386e5f10c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5f1710, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1570_0, 0;
T_5.4 ;
    %load/vec4 v0x56386e5f17d0_0;
    %load/vec4 v0x56386e5f1950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x56386e5f0fe0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56386e5f1710, 4;
    %assign/vec4 v0x56386e5f1490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5f1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1570_0, 0;
T_5.6 ;
    %load/vec4 v0x56386e5f1950_0;
    %load/vec4 v0x56386e5f17d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x56386e5f0fe0_0;
    %load/vec4 v0x56386e5f10c0_0;
    %cmp/ne;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x56386e5f0fe0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56386e5f1710, 4;
    %assign/vec4 v0x56386e5f1490_0, 0;
    %load/vec4 v0x56386e5f1360_0;
    %load/vec4 v0x56386e5f10c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5f1710, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5f1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1570_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5f1490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5f1570_0, 0;
T_5.11 ;
T_5.8 ;
    %load/vec4 v0x56386e5f1950_0;
    %inv;
    %load/vec4 v0x56386e5f17d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f1890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5f1490_0, 0;
T_5.12 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56386e5f03b0;
T_6 ;
    %wait E_0x56386e529d10;
    %load/vec4 v0x56386e5f1b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f2c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f29d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f2730_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56386e5f2670_0;
    %assign/vec4 v0x56386e5f2730_0, 0;
    %load/vec4 v0x56386e5f25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56386e5f2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f2c40_0, 0;
    %load/vec4 v0x56386e5f1fa0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
T_6.4 ;
    %load/vec4 v0x56386e5f1fa0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x56386e5f1fa0_0;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x56386e5f2c40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f2c40_0, 0;
    %load/vec4 v0x56386e5f1fa0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x56386e5f2c40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5f2c40_0, 0;
    %load/vec4 v0x56386e5f1fa0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
T_6.9 ;
T_6.7 ;
T_6.2 ;
    %load/vec4 v0x56386e5f24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x56386e5f1fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x56386e5f1fa0_0;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x56386e5f29d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f29d0_0, 0;
    %load/vec4 v0x56386e5f1fa0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x56386e5f29d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5f29d0_0, 0;
    %load/vec4 v0x56386e5f1fa0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x56386e5f1fa0_0, 0;
T_6.15 ;
T_6.13 ;
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56386e5f03b0;
T_7 ;
    %wait E_0x56386e5f0820;
    %load/vec4 v0x56386e5f2730_0;
    %store/vec4 v0x56386e5f2670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56386e5f1fa0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2390_0, 0, 1;
    %load/vec4 v0x56386e5f1e40_0;
    %pad/u 16;
    %load/vec4 v0x56386e5f1fa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f1da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2670_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x56386e5f1fa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2430_0, 0, 1;
T_7.4 ;
T_7.2 ;
    %load/vec4 v0x56386e5f1fa0_0;
    %load/vec4 v0x56386e5f1cd0_0;
    %pad/u 16;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2670_0, 0, 1;
T_7.6 ;
T_7.0 ;
    %load/vec4 v0x56386e5f25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x56386e5f2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f2b70_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2b70_0, 0, 1;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x56386e5f24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x56386e5f2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2220_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f2900_0, 0, 1;
T_7.15 ;
T_7.12 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56386e5f32c0;
T_8 ;
    %wait E_0x56386e5c79a0;
    %load/vec4 v0x56386e5f3800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56386e5f3e00_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x56386e5f3e00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x56386e5f3e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5f3ee0, 0, 4;
    %load/vec4 v0x56386e5f3e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56386e5f3e00_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5f3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f4060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f3d40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56386e5f4120_0;
    %load/vec4 v0x56386e5f3fa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x56386e5f3b30_0;
    %load/vec4 v0x56386e5f39a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5f3ee0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f4060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f3d40_0, 0;
T_8.4 ;
    %load/vec4 v0x56386e5f3fa0_0;
    %load/vec4 v0x56386e5f4120_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x56386e5f38c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56386e5f3ee0, 4;
    %assign/vec4 v0x56386e5f3c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5f4060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f3d40_0, 0;
T_8.6 ;
    %load/vec4 v0x56386e5f4120_0;
    %load/vec4 v0x56386e5f3fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x56386e5f38c0_0;
    %load/vec4 v0x56386e5f39a0_0;
    %cmp/ne;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x56386e5f38c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56386e5f3ee0, 4;
    %assign/vec4 v0x56386e5f3c60_0, 0;
    %load/vec4 v0x56386e5f3b30_0;
    %load/vec4 v0x56386e5f39a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5f3ee0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5f4060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f3d40_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f4060_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5f3c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5f3d40_0, 0;
T_8.11 ;
T_8.8 ;
    %load/vec4 v0x56386e5f4120_0;
    %inv;
    %load/vec4 v0x56386e5f3fa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f3d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f4060_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5f3c60_0, 0;
T_8.12 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56386e5f2e50;
T_9 ;
    %wait E_0x56386e529d10;
    %load/vec4 v0x56386e5f4320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f54a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56386e5f4770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f5230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5f4f90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56386e5f4ed0_0;
    %assign/vec4 v0x56386e5f4f90_0, 0;
    %load/vec4 v0x56386e5f4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x56386e5f4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f54a0_0, 0;
    %load/vec4 v0x56386e5f4770_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56386e5f4770_0, 0;
T_9.4 ;
    %load/vec4 v0x56386e5f4770_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x56386e5f4770_0;
    %assign/vec4 v0x56386e5f4770_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x56386e5f54a0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f54a0_0, 0;
    %load/vec4 v0x56386e5f4770_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56386e5f4770_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x56386e5f54a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5f54a0_0, 0;
    %load/vec4 v0x56386e5f4770_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x56386e5f4770_0, 0;
T_9.9 ;
T_9.7 ;
T_9.2 ;
    %load/vec4 v0x56386e5f4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x56386e5f4770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x56386e5f4770_0;
    %assign/vec4 v0x56386e5f4770_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x56386e5f5230_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5f5230_0, 0;
    %load/vec4 v0x56386e5f4770_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x56386e5f4770_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x56386e5f5230_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5f5230_0, 0;
    %load/vec4 v0x56386e5f4770_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x56386e5f4770_0, 0;
T_9.15 ;
T_9.13 ;
T_9.10 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56386e5f2e50;
T_10 ;
    %wait E_0x56386e5f3210;
    %load/vec4 v0x56386e5f4f90_0;
    %store/vec4 v0x56386e5f4ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f43e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f4570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f53d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f5160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f4a80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56386e5f4770_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_10.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f4bf0_0, 0, 1;
    %load/vec4 v0x56386e5f4610_0;
    %pad/u 16;
    %load/vec4 v0x56386e5f4770_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f4570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f4ed0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x56386e5f4770_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f4c90_0, 0, 1;
T_10.4 ;
T_10.2 ;
    %load/vec4 v0x56386e5f4770_0;
    %load/vec4 v0x56386e5f44a0_0;
    %pad/u 16;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f43e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f4ed0_0, 0, 1;
T_10.6 ;
T_10.0 ;
    %load/vec4 v0x56386e5f4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x56386e5f4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f4a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f53d0_0, 0, 1;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f53d0_0, 0, 1;
T_10.11 ;
T_10.8 ;
    %load/vec4 v0x56386e5f4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x56386e5f4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f4a80_0, 0, 1;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f5160_0, 0, 1;
T_10.15 ;
T_10.12 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56386e5e8fc0;
T_11 ;
    %wait E_0x56386e5c79a0;
    %load/vec4 v0x56386e5e9470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56386e5e9ae0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x56386e5e9ae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x56386e5e9ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5e9bc0, 0, 4;
    %load/vec4 v0x56386e5e9ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56386e5e9ae0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5e9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9a20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56386e5e9e00_0;
    %load/vec4 v0x56386e5e9c80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x56386e5e9810_0;
    %load/vec4 v0x56386e5e9660_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5e9bc0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9a20_0, 0;
T_11.4 ;
    %load/vec4 v0x56386e5e9c80_0;
    %load/vec4 v0x56386e5e9e00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x56386e5e9580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56386e5e9bc0, 4;
    %assign/vec4 v0x56386e5e9940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9a20_0, 0;
T_11.6 ;
    %load/vec4 v0x56386e5e9e00_0;
    %load/vec4 v0x56386e5e9c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x56386e5e9580_0;
    %load/vec4 v0x56386e5e9660_0;
    %cmp/ne;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x56386e5e9580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56386e5e9bc0, 4;
    %assign/vec4 v0x56386e5e9940_0, 0;
    %load/vec4 v0x56386e5e9810_0;
    %load/vec4 v0x56386e5e9660_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5e9bc0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9a20_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5e9940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5e9a20_0, 0;
T_11.11 ;
T_11.8 ;
    %load/vec4 v0x56386e5e9e00_0;
    %inv;
    %load/vec4 v0x56386e5e9c80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e9d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5e9940_0, 0;
T_11.12 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56386e5e8b90;
T_12 ;
    %wait E_0x56386e529d10;
    %load/vec4 v0x56386e5ea000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eb0b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5ea420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5eaba0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56386e5eaae0_0;
    %assign/vec4 v0x56386e5eaba0_0, 0;
    %load/vec4 v0x56386e5eaa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x56386e5ea810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eb0b0_0, 0;
    %load/vec4 v0x56386e5ea420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ea420_0, 0;
T_12.4 ;
    %load/vec4 v0x56386e5ea420_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x56386e5ea420_0;
    %assign/vec4 v0x56386e5ea420_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x56386e5eb0b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eb0b0_0, 0;
    %load/vec4 v0x56386e5ea420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ea420_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x56386e5eb0b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56386e5eb0b0_0, 0;
    %load/vec4 v0x56386e5ea420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ea420_0, 0;
T_12.9 ;
T_12.7 ;
T_12.2 ;
    %load/vec4 v0x56386e5ea970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x56386e5ea420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x56386e5ea420_0;
    %assign/vec4 v0x56386e5ea420_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x56386e5eae40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5eae40_0, 0;
    %load/vec4 v0x56386e5ea420_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x56386e5ea420_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x56386e5eae40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56386e5eae40_0, 0;
    %load/vec4 v0x56386e5ea420_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x56386e5ea420_0, 0;
T_12.15 ;
T_12.13 ;
T_12.10 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56386e5e8b90;
T_13 ;
    %wait E_0x56386e529940;
    %load/vec4 v0x56386e5eaba0_0;
    %store/vec4 v0x56386e5eaae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ea810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ea8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ea0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ea220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5eafe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ead70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ea6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56386e5ea420_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_13.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ea810_0, 0, 1;
    %load/vec4 v0x56386e5ea2c0_0;
    %load/vec4 v0x56386e5ea420_0;
    %pad/u 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ea220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5eaae0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56386e5ea420_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ea8b0_0, 0, 1;
T_13.4 ;
T_13.2 ;
    %load/vec4 v0x56386e5ea420_0;
    %pad/u 5;
    %load/vec4 v0x56386e5ea180_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ea0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5eaae0_0, 0, 1;
T_13.6 ;
T_13.0 ;
    %load/vec4 v0x56386e5eaa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x56386e5ea8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ea6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5eafe0_0, 0, 1;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5eafe0_0, 0, 1;
T_13.11 ;
T_13.8 ;
    %load/vec4 v0x56386e5ea970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x56386e5ea810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ea6a0_0, 0, 1;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ead70_0, 0, 1;
T_13.15 ;
T_13.12 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56386e5eb700;
T_14 ;
    %wait E_0x56386e5c79a0;
    %load/vec4 v0x56386e5ebc40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56386e5ec1f0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x56386e5ec1f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x56386e5ec1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5ec2d0, 0, 4;
    %load/vec4 v0x56386e5ec1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56386e5ec1f0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5ec050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec130_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56386e5ec5a0_0;
    %load/vec4 v0x56386e5ec420_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x56386e5ebf70_0;
    %load/vec4 v0x56386e5ebde0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5ec2d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec130_0, 0;
T_14.4 ;
    %load/vec4 v0x56386e5ec420_0;
    %load/vec4 v0x56386e5ec5a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x56386e5ebd00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56386e5ec2d0, 4;
    %assign/vec4 v0x56386e5ec050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5ec4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec130_0, 0;
T_14.6 ;
    %load/vec4 v0x56386e5ec5a0_0;
    %load/vec4 v0x56386e5ec420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x56386e5ebd00_0;
    %load/vec4 v0x56386e5ebde0_0;
    %cmp/ne;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x56386e5ebd00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56386e5ec2d0, 4;
    %assign/vec4 v0x56386e5ec050_0, 0;
    %load/vec4 v0x56386e5ebf70_0;
    %load/vec4 v0x56386e5ebde0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56386e5ec2d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5ec4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec130_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec4e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5ec050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5ec130_0, 0;
T_14.11 ;
T_14.8 ;
    %load/vec4 v0x56386e5ec5a0_0;
    %inv;
    %load/vec4 v0x56386e5ec420_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ec4e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5ec050_0, 0;
T_14.12 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56386e5eb2c0;
T_15 ;
    %wait E_0x56386e529d10;
    %load/vec4 v0x56386e5ec7a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5ed910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5ed6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5ed400_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56386e5ed340_0;
    %assign/vec4 v0x56386e5ed400_0, 0;
    %load/vec4 v0x56386e5ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x56386e5ed070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5ed910_0, 0;
    %load/vec4 v0x56386e5ecbf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
T_15.4 ;
    %load/vec4 v0x56386e5ecbf0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x56386e5ecbf0_0;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x56386e5ed910_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5ed910_0, 0;
    %load/vec4 v0x56386e5ecbf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x56386e5ed910_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56386e5ed910_0, 0;
    %load/vec4 v0x56386e5ecbf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
T_15.9 ;
T_15.7 ;
T_15.2 ;
    %load/vec4 v0x56386e5ed1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x56386e5ecbf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x56386e5ecbf0_0;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x56386e5ed6a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56386e5ed6a0_0, 0;
    %load/vec4 v0x56386e5ecbf0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x56386e5ed6a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56386e5ed6a0_0, 0;
    %load/vec4 v0x56386e5ecbf0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x56386e5ecbf0_0, 0;
T_15.15 ;
T_15.13 ;
T_15.10 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56386e5eb2c0;
T_16 ;
    %wait E_0x56386e5c80f0;
    %load/vec4 v0x56386e5ed400_0;
    %store/vec4 v0x56386e5ed340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ed070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ed110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ec860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ec9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ed840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ed5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56386e5ecbf0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_16.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ed070_0, 0, 1;
    %load/vec4 v0x56386e5eca90_0;
    %load/vec4 v0x56386e5ecbf0_0;
    %pad/u 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ec9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ed340_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56386e5ecbf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ed110_0, 0, 1;
T_16.4 ;
T_16.2 ;
    %load/vec4 v0x56386e5ecbf0_0;
    %pad/u 5;
    %load/vec4 v0x56386e5ec920_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ec860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ed340_0, 0, 1;
T_16.6 ;
T_16.0 ;
    %load/vec4 v0x56386e5ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x56386e5ed110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ecf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5ed840_0, 0, 1;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ed840_0, 0, 1;
T_16.11 ;
T_16.8 ;
    %load/vec4 v0x56386e5ed1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x56386e5ed070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ecf00_0, 0, 1;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5ed5d0_0, 0, 1;
T_16.15 ;
T_16.12 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56386e5e6080;
T_17 ;
    %wait E_0x56386e529330;
    %load/vec4 v0x56386e5f6e80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f92a0_0, 4, 1;
    %load/vec4 v0x56386e5f7ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f92a0_0, 4, 1;
    %load/vec4 v0x56386e5f80f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f92a0_0, 4, 1;
    %load/vec4 v0x56386e5f56b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f92a0_0, 4, 1;
    %load/vec4 v0x56386e5f5ce0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f92a0_0, 4, 1;
    %load/vec4 v0x56386e5f6f20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f9340_0, 4, 1;
    %load/vec4 v0x56386e5f7c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f9340_0, 4, 1;
    %load/vec4 v0x56386e5f8190_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f9340_0, 4, 1;
    %load/vec4 v0x56386e5f57a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f9340_0, 4, 1;
    %load/vec4 v0x56386e5f5d80_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56386e5f9340_0, 4, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56386e5f90c0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56386e5f91b0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f75b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f79c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56386e5f7a60_0, 0, 1;
    %load/vec4 v0x56386e5f72e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x56386e5f6750_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x56386e5f6750_0;
    %store/vec4 v0x56386e5f90c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f79c0_0, 0, 1;
T_17.2 ;
    %load/vec4 v0x56386e5f6750_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x56386e5f6750_0;
    %store/vec4 v0x56386e5f91b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56386e5f7a60_0, 0, 1;
T_17.4 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56386e5c9130;
T_18 ;
    %vpi_call 3 22 "$dumpfile", "result_tx.vcd" {0 0 0};
    %vpi_call 3 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x56386e54bfb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56386e5c7a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56386e5e5be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56386e5e5620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56386e5e56e0_0, 0;
    %assign/vec4 v0x56386e5e5b20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56386e5c6740_0, 0;
    %pushi/vec4 0, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e5880_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e57a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e5a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e5960_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5e5d80_0, 0;
    %assign/vec4 v0x56386e5e5ca0_0, 0;
    %pushi/vec4 0, 0, 20;
    %split/vec4 5;
    %assign/vec4 v0x56386e5c7360_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e5c7760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x56386e594800_0, 0;
    %assign/vec4 v0x56386e5961c0_0, 0;
    %wait E_0x56386e529d10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5e56e0_0, 0;
    %wait E_0x56386e529d10;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56386e5e5d80_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x56386e5e5ca0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x56386e5e5a40_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x56386e5e5960_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x56386e5e5880_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x56386e5e57a0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56386e5c7760_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x56386e5c7360_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56386e594800_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x56386e5961c0_0, 0;
    %wait E_0x56386e529d10;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v0x56386e5c6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56386e5e5620_0, 0;
    %wait E_0x56386e529d10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e5620_0, 0;
    %wait E_0x56386e529d10;
    %wait E_0x56386e529d10;
    %vpi_call 3 52 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x56386e5c9130;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56386e5e5b20_0, 0;
    %end;
    .thread T_19;
    .scope S_0x56386e5c9130;
T_20 ;
    %delay 2, 0;
    %load/vec4 v0x56386e5e5b20_0;
    %inv;
    %assign/vec4 v0x56386e5e5b20_0, 0;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tx_tb.v";
    "./tx_t.v";
    "./tx.v";
    "./../FSM/fsm.v";
    "./../Fifo/fifo.v";
    "./../Mem/mem.v";
