// Seed: 3396651140
module module_0;
  static string id_1;
  ;
  reg id_2;
  assign id_1 = "";
  always id_2 <= #(1) 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_15,
    output uwire id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13
);
  logic id_16;
  ;
  logic id_17, id_18, id_19;
  module_0 modCall_1 ();
  assign id_16[1'b0] = id_6 | 1 | 1;
  assign id_18[1] = !id_17;
endmodule
