

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Jan 23 14:07:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.561 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                      |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                       Instance                                       |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341          |dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366       |relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384         |dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s   |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402      |relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414        |dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426       |relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437  |dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      152|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     50|     1455|    16324|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|     1219|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     50|     2674|    16512|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                       Instance                                       |                                Module                               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341          |dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s    |        0|  35|  956|  8169|    0|
    |grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384         |dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s   |        0|  14|  390|  3969|    0|
    |call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437  |dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s  |        0|   0|    0|   858|    0|
    |grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414        |dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s  |        0|   1|  109|  2299|    0|
    |call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402      |relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s      |        0|   0|    0|   280|    0|
    |call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366       |relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s       |        0|   0|    0|   490|    0|
    |call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426       |relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s      |        0|   0|    0|   259|    0|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                 |                                                                     |        0|  50| 1455| 16324|    0|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_470_p2                         |         +|   0|  0|  12|           4|           4|
    |add_ln32_fu_498_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln33_fu_526_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln34_fu_554_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln39_fu_648_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln49_fu_676_p2                         |         +|   0|  0|  12|           5|           5|
    |add_ln56_fu_704_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln61_fu_798_p2                         |         +|   0|  0|  10|           3|           3|
    |add_ln77_fu_848_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln78_fu_876_p2                         |         +|   0|  0|  10|           3|           3|
    |add_ln79_fu_904_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln80_fu_932_p2                         |         +|   0|  0|   9|           2|           2|
    |add_ln81_fu_960_p2                         |         +|   0|  0|  10|           3|           3|
    |ap_block_pp0_stage0_01001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp107  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp165  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp198  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    |layer2_out_20_fu_820_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_fu_576_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_fu_598_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_fu_620_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln57_fu_726_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln58_fu_748_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln60_fu_770_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln82_fu_982_p2                         |       xor|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 152|          47|          48|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |input_1_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_1_ap_vld_preg    |   9|          2|    1|          2|
    |input_1_blk_n          |   9|          2|    1|          2|
    |input_1_in_sig         |   9|          2|  848|       1696|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|  851|       1702|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                            |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln31_reg_1949                                                                            |    4|   0|    4|          0|
    |add_ln32_reg_1954                                                                            |    2|   0|    2|          0|
    |add_ln33_reg_1959                                                                            |    2|   0|    2|          0|
    |add_ln34_reg_1964                                                                            |    2|   0|    2|          0|
    |add_ln39_reg_1984                                                                            |    2|   0|    2|          0|
    |add_ln49_reg_1989                                                                            |    5|   0|    5|          0|
    |add_ln56_reg_1994                                                                            |    2|   0|    2|          0|
    |add_ln61_reg_2014                                                                            |    3|   0|    3|          0|
    |add_ln77_reg_2024                                                                            |    2|   0|    2|          0|
    |add_ln78_reg_2029                                                                            |    3|   0|    3|          0|
    |add_ln79_reg_2034                                                                            |    2|   0|    2|          0|
    |add_ln80_reg_2039                                                                            |    2|   0|    2|          0|
    |add_ln81_reg_2044                                                                            |    3|   0|    3|          0|
    |ap_CS_fsm                                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                      |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341_ap_start_reg    |    1|   0|    1|          0|
    |grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384_ap_start_reg   |    1|   0|    1|          0|
    |grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414_ap_start_reg  |    1|   0|    1|          0|
    |input_1_ap_vld_preg                                                                          |    1|   0|    1|          0|
    |input_1_preg                                                                                 |  848|   0|  848|          0|
    |layer13_out_1_reg_2169                                                                       |   17|   0|   17|          0|
    |layer13_out_2_reg_2174                                                                       |   17|   0|   17|          0|
    |layer13_out_3_reg_2179                                                                       |   17|   0|   17|          0|
    |layer13_out_4_reg_2184                                                                       |   17|   0|   17|          0|
    |layer13_out_5_reg_2189                                                                       |   17|   0|   17|          0|
    |layer13_out_6_reg_2194                                                                       |   17|   0|   17|          0|
    |layer13_out_reg_2164                                                                         |   17|   0|   17|          0|
    |layer17_out_2_reg_2209                                                                       |    6|   0|    6|          0|
    |layer17_out_3_reg_2214                                                                       |    6|   0|    6|          0|
    |layer17_out_6_reg_2229                                                                       |    3|   0|    3|          0|
    |layer2_out_20_reg_2019                                                                       |    1|   0|    1|          0|
    |layer7_out_12_reg_2069                                                                       |    9|   0|    9|          0|
    |layer8_out_1_reg_2129                                                                        |   15|   0|   15|          0|
    |layer8_out_2_reg_2134                                                                        |   15|   0|   15|          0|
    |layer8_out_3_reg_2139                                                                        |   15|   0|   15|          0|
    |layer8_out_4_reg_2144                                                                        |   15|   0|   15|          0|
    |layer8_out_5_reg_2149                                                                        |   15|   0|   15|          0|
    |layer8_out_6_reg_2154                                                                        |   15|   0|   15|          0|
    |layer8_out_7_reg_2159                                                                        |   15|   0|   15|          0|
    |layer8_out_reg_2124                                                                          |   15|   0|   15|          0|
    |tmp_21_reg_2064                                                                              |    6|   0|    6|          0|
    |tmp_22_reg_2094                                                                              |    6|   0|    6|          0|
    |tmp_27_reg_2104                                                                              |    2|   0|    2|          0|
    |tmp_29_reg_2109                                                                              |    5|   0|    5|          0|
    |tmp_30_reg_2119                                                                              |    6|   0|    6|          0|
    |tmp_39_reg_2199                                                                              |    4|   0|    4|          0|
    |tmp_40_reg_2204                                                                              |    2|   0|    2|          0|
    |tmp_41_reg_2224                                                                              |    3|   0|    3|          0|
    |tmp_50_reg_2074                                                                              |    1|   0|    1|          0|
    |tmp_51_reg_2079                                                                              |    1|   0|    1|          0|
    |tmp_52_reg_2084                                                                              |    1|   0|    1|          0|
    |tmp_53_reg_2089                                                                              |    1|   0|    1|          0|
    |tmp_54_reg_2099                                                                              |    1|   0|    1|          0|
    |tmp_55_reg_2114                                                                              |    1|   0|    1|          0|
    |tmp_56_reg_2219                                                                              |    1|   0|    1|          0|
    |tmp_reg_2054                                                                                 |    7|   0|    7|          0|
    |tmp_s_reg_2059                                                                               |    5|   0|    5|          0|
    |xor_ln35_reg_1969                                                                            |    1|   0|    1|          0|
    |xor_ln36_reg_1974                                                                            |    1|   0|    1|          0|
    |xor_ln37_reg_1979                                                                            |    1|   0|    1|          0|
    |xor_ln57_reg_1999                                                                            |    1|   0|    1|          0|
    |xor_ln58_reg_2004                                                                            |    1|   0|    1|          0|
    |xor_ln60_reg_2009                                                                            |    1|   0|    1|          0|
    |xor_ln82_reg_2049                                                                            |    1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                        | 1219|   0| 1219|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|input_1_ap_vld        |   in|    1|      ap_vld|        input_1|       pointer|
|input_1               |   in|  848|      ap_vld|        input_1|       pointer|
|layer20_out_0         |  out|   14|      ap_vld|  layer20_out_0|       pointer|
|layer20_out_0_ap_vld  |  out|    1|      ap_vld|  layer20_out_0|       pointer|
|layer20_out_1         |  out|   14|      ap_vld|  layer20_out_1|       pointer|
|layer20_out_1_ap_vld  |  out|    1|      ap_vld|  layer20_out_1|       pointer|
|layer20_out_2         |  out|   14|      ap_vld|  layer20_out_2|       pointer|
|layer20_out_2_ap_vld  |  out|    1|      ap_vld|  layer20_out_2|       pointer|
|layer20_out_3         |  out|   14|      ap_vld|  layer20_out_3|       pointer|
|layer20_out_3_ap_vld  |  out|    1|      ap_vld|  layer20_out_3|       pointer|
|layer20_out_4         |  out|   14|      ap_vld|  layer20_out_4|       pointer|
|layer20_out_4_ap_vld  |  out|    1|      ap_vld|  layer20_out_4|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

