Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jan 14 10:36:16 2024
| Host         : LAPTOP-2022R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.294        0.000                      0                 4782        0.029        0.000                      0                 4782        9.500        0.000                       0                  2525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.294        0.000                      0                 4782        0.029        0.000                      0                 4782        9.500        0.000                       0                  2525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 2.639ns (19.766%)  route 10.712ns (80.234%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 26.029 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.765    18.454    design_1_i/Top_0/inst/cpu/cpu/axi4_master/ctrl_io_jump_flag
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/reg_[31]_i_3__2/O
                         net (fo=32, routed)          0.804    19.382    design_1_i/Top_0/inst/cpu/cpu/axi4_master/reg_[31]_i_3__2_n_0
    SLICE_X18Y77         LUT4 (Prop_lut4_I1_O)        0.119    19.501 r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/reg_[21]_i_1__1/O
                         net (fo=1, routed)           0.635    20.136    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[31]_7[21]
    SLICE_X18Y77         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.476    26.029    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X18Y77         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[21]/C
                         clock pessimism              0.702    26.731    
                         clock uncertainty           -0.035    26.696    
    SLICE_X18Y77         FDRE (Setup_fdre_C_D)       -0.266    26.430    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[21]
  -------------------------------------------------------------------
                         required time                         26.430    
                         arrival time                         -20.136    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 2.636ns (20.132%)  route 10.458ns (79.868%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.787ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.646     6.787    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X16Y77         FDSE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDSE (Prop_fdse_C_Q)         0.478     7.265 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[1]/Q
                         net (fo=10, routed)          1.060     8.325    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[1]
    SLICE_X21Y80         LUT6 (Prop_lut6_I1_O)        0.295     8.620 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.221    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.345 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.947    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.071 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.743    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.867 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.827    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.951 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.479    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.005 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.005    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.119 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.119    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.492    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.616 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.775    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.899 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.540    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.664 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.765    18.428    design_1_i/Top_0/inst/cpu/cpu/axi4_master/ctrl_io_jump_flag
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.552 r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/reg_[31]_i_3__2/O
                         net (fo=32, routed)          0.829    19.381    design_1_i/Top_0/inst/cpu/cpu/axi4_master/reg_[31]_i_3__2_n_0
    SLICE_X20Y76         LUT4 (Prop_lut4_I1_O)        0.117    19.498 r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/reg_[22]_i_1__1/O
                         net (fo=1, routed)           0.383    19.881    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[31]_7[22]
    SLICE_X21Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.474    26.027    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X21Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[22]/C
                         clock pessimism              0.702    26.729    
                         clock uncertainty           -0.035    26.694    
    SLICE_X21Y76         FDRE (Setup_fdre_C_D)       -0.305    26.389    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[22]
  -------------------------------------------------------------------
                         required time                         26.389    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.846ns  (logic 2.515ns (19.577%)  route 10.331ns (80.423%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 26.041 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.957    19.632    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.488    26.041    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[26]/C
                         clock pessimism              0.702    26.743    
                         clock uncertainty           -0.035    26.708    
    SLICE_X14Y88         FDRE (Setup_fdre_C_CE)      -0.413    26.295    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[26]
  -------------------------------------------------------------------
                         required time                         26.295    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.846ns  (logic 2.515ns (19.577%)  route 10.331ns (80.423%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 26.041 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.957    19.632    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.488    26.041    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[27]/C
                         clock pessimism              0.702    26.743    
                         clock uncertainty           -0.035    26.708    
    SLICE_X14Y88         FDRE (Setup_fdre_C_CE)      -0.413    26.295    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[27]
  -------------------------------------------------------------------
                         required time                         26.295    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.846ns  (logic 2.515ns (19.577%)  route 10.331ns (80.423%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 26.041 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.957    19.632    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.488    26.041    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[28]/C
                         clock pessimism              0.702    26.743    
                         clock uncertainty           -0.035    26.708    
    SLICE_X14Y88         FDRE (Setup_fdre_C_CE)      -0.413    26.295    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[28]
  -------------------------------------------------------------------
                         required time                         26.295    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.846ns  (logic 2.515ns (19.577%)  route 10.331ns (80.423%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 26.041 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.957    19.632    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.488    26.041    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[29]/C
                         clock pessimism              0.702    26.743    
                         clock uncertainty           -0.035    26.708    
    SLICE_X14Y88         FDRE (Setup_fdre_C_CE)      -0.413    26.295    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[29]
  -------------------------------------------------------------------
                         required time                         26.295    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 2.515ns (19.581%)  route 10.329ns (80.419%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 26.040 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.955    19.630    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.487    26.040    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[20]/C
                         clock pessimism              0.702    26.742    
                         clock uncertainty           -0.035    26.707    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.413    26.294    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[20]
  -------------------------------------------------------------------
                         required time                         26.294    
                         arrival time                         -19.630    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 2.515ns (19.581%)  route 10.329ns (80.419%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 26.040 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.955    19.630    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.487    26.040    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[21]/C
                         clock pessimism              0.702    26.742    
                         clock uncertainty           -0.035    26.707    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.413    26.294    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[21]
  -------------------------------------------------------------------
                         required time                         26.294    
                         arrival time                         -19.630    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 2.515ns (19.581%)  route 10.329ns (80.419%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 26.040 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.955    19.630    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.487    26.040    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[22]/C
                         clock pessimism              0.702    26.742    
                         clock uncertainty           -0.035    26.707    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.413    26.294    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[22]
  -------------------------------------------------------------------
                         required time                         26.294    
                         arrival time                         -19.630    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 2.515ns (19.581%)  route 10.329ns (80.419%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 26.040 - 20.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.326    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.450 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.590     5.040    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.141 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.644     6.785    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X20Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.478     7.263 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[5]/Q
                         net (fo=28, routed)          1.086     8.350    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[5]
    SLICE_X21Y80         LUT6 (Prop_lut6_I3_O)        0.296     8.646 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27/O
                         net (fo=9, routed)           0.601     9.247    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_27_n_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_4/O
                         net (fo=35, routed)          1.602    10.972    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/ctrl_io_rs1_id[4]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124    11.096 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_7/O
                         net (fo=32, routed)          1.672    12.768    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs/_io_read_data1_T
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[9]_i_2/O
                         net (fo=9, routed)           0.960    13.852    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/regs_io_read_data1[9]
    SLICE_X26Y80         LUT4 (Prop_lut4_I2_O)        0.124    13.976 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115/O
                         net (fo=2, routed)           0.528    14.504    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_115_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.030 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.030    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_86_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.144 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.144    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_53_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.258 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           1.259    16.517    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/data1
    SLICE_X22Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.641 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25/O
                         net (fo=1, routed)           0.159    16.800    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_25_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.924 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_10/O
                         net (fo=1, routed)           0.641    17.565    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/id/p_0_in1_in
    SLICE_X16Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/pc[31]_i_3/O
                         net (fo=68, routed)          0.866    18.556    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/interrupt_assert_reg
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.119    18.675 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[31]_i_1__2/O
                         net (fo=66, routed)          0.955    19.630    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/E[0]
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  io_clock (IN)
                         net (fo=0)                   0.000    20.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           2.420    23.841    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.100    23.941 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.521    24.463    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.554 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        1.487    26.040    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/clock
    SLICE_X14Y87         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[23]/C
                         clock pessimism              0.702    26.742    
                         clock uncertainty           -0.035    26.707    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.413    26.294    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction_address__0/reg__reg[23]
  -------------------------------------------------------------------
                         required time                         26.294    
                         arrival time                         -19.630    
  -------------------------------------------------------------------
                         slack                                  6.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/timer/slave/write_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/timer/limit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.714%)  route 0.223ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.552     2.367    design_1_i/Top_0/inst/timer/slave/clock
    SLICE_X22Y67         FDRE                                         r  design_1_i/Top_0/inst/timer/slave/write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.141     2.508 r  design_1_i/Top_0/inst/timer/slave/write_data_reg[2]/Q
                         net (fo=2, routed)           0.223     2.731    design_1_i/Top_0/inst/timer/write_data[2]
    SLICE_X21Y68         FDRE                                         r  design_1_i/Top_0/inst/timer/limit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.820     3.049    design_1_i/Top_0/inst/timer/clock
    SLICE_X21Y68         FDRE                                         r  design_1_i/Top_0/inst/timer/limit_reg[2]/C
                         clock pessimism             -0.419     2.630    
    SLICE_X21Y68         FDRE (Hold_fdre_C_D)         0.072     2.702    design_1_i/Top_0/inst/timer/limit_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/timer/slave/write_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/timer/limit_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.148%)  route 0.229ns (61.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.548     2.363    design_1_i/Top_0/inst/timer/slave/clock
    SLICE_X22Y72         FDRE                                         r  design_1_i/Top_0/inst/timer/slave/write_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDRE (Prop_fdre_C_Q)         0.141     2.504 r  design_1_i/Top_0/inst/timer/slave/write_data_reg[26]/Q
                         net (fo=2, routed)           0.229     2.732    design_1_i/Top_0/inst/timer/write_data[26]
    SLICE_X19Y72         FDSE                                         r  design_1_i/Top_0/inst/timer/limit_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.817     3.046    design_1_i/Top_0/inst/timer/clock
    SLICE_X19Y72         FDSE                                         r  design_1_i/Top_0/inst/timer/limit_reg[26]/C
                         clock pessimism             -0.419     2.627    
    SLICE_X19Y72         FDSE (Hold_fdse_C_D)         0.070     2.697    design_1_i/Top_0/inst/timer/limit_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/id2ex/regs_write_enable/reg__reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/ex2mem/regs_write_enable/reg__reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.487%)  route 0.196ns (60.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.559     2.374    design_1_i/Top_0/inst/cpu/cpu/id2ex/regs_write_enable/clock
    SLICE_X18Y88         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/id2ex/regs_write_enable/reg__reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_fdre_C_Q)         0.128     2.502 r  design_1_i/Top_0/inst/cpu/cpu/id2ex/regs_write_enable/reg__reg/Q
                         net (fo=1, routed)           0.196     2.698    design_1_i/Top_0/inst/cpu/cpu/ex2mem/regs_write_enable/id2ex_io_output_regs_write_enable
    SLICE_X23Y85         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/regs_write_enable/reg__reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.822     3.051    design_1_i/Top_0/inst/cpu/cpu/ex2mem/regs_write_enable/clock
    SLICE_X23Y85         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/regs_write_enable/reg__reg/C
                         clock pessimism             -0.419     2.632    
    SLICE_X23Y85         FDRE (Hold_fdre_C_D)         0.016     2.648    design_1_i/Top_0/inst/cpu/cpu/ex2mem/regs_write_enable/reg__reg
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/mem/slave/write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.922%)  route 0.287ns (67.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.557     2.372    design_1_i/Top_0/inst/mem/slave/clock
    SLICE_X26Y63         FDRE                                         r  design_1_i/Top_0/inst/mem/slave/write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y63         FDRE (Prop_fdre_C_Q)         0.141     2.513 r  design_1_i/Top_0/inst/mem/slave/write_data_reg[9]/Q
                         net (fo=1, routed)           0.287     2.800    design_1_i/Top_0/inst/mem/mem/mem_3_reg_1_0[9]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.871     3.100    design_1_i/Top_0/inst/mem/mem/clock
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/CLKARDCLK
                         clock pessimism             -0.667     2.433    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.729    design_1_i/Top_0/inst/mem/mem/mem_1_reg_0
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/mem/slave/write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.689%)  route 0.290ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.557     2.372    design_1_i/Top_0/inst/mem/slave/clock
    SLICE_X26Y63         FDRE                                         r  design_1_i/Top_0/inst/mem/slave/write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y63         FDRE (Prop_fdre_C_Q)         0.141     2.513 r  design_1_i/Top_0/inst/mem/slave/write_data_reg[8]/Q
                         net (fo=1, routed)           0.290     2.803    design_1_i/Top_0/inst/mem/mem/mem_3_reg_1_0[8]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.871     3.100    design_1_i/Top_0/inst/mem/mem/clock
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/CLKARDCLK
                         clock pessimism             -0.667     2.433    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.729    design_1_i/Top_0/inst/mem/mem/mem_1_reg_0
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/reg__reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.900%)  route 0.248ns (57.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.548     2.363    design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/clock
    SLICE_X25Y77         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/reg__reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.141     2.504 f  design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/reg__reg/Q
                         net (fo=20, routed)          0.248     2.751    design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_write_enable/write_data_reg[16]
    SLICE_X21Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.796 r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_write_enable/write_data[27]_i_1__3/O
                         net (fo=1, routed)           0.000     2.796    design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[31]_4[27]
    SLICE_X21Y75         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.813     3.042    design_1_i/Top_0/inst/cpu/cpu/axi4_master/clock
    SLICE_X21Y75         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[27]/C
                         clock pessimism             -0.419     2.623    
    SLICE_X21Y75         FDRE (Hold_fdre_C_D)         0.092     2.715    design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/id2ex/immediate/reg__reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.403%)  route 0.253ns (57.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.546     2.361    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/clock
    SLICE_X21Y76         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.141     2.502 f  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg__reg[2]/Q
                         net (fo=37, routed)          0.253     2.754    design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/if2id_io_output_instruction[2]
    SLICE_X22Y78         LUT5 (Prop_lut5_I2_O)        0.045     2.799 r  design_1_i/Top_0/inst/cpu/cpu/if2id/instruction/reg_[2]_i_1__4/O
                         net (fo=1, routed)           0.000     2.799    design_1_i/Top_0/inst/cpu/cpu/id2ex/immediate/reg__reg[30]_5[2]
    SLICE_X22Y78         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/id2ex/immediate/reg__reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.815     3.044    design_1_i/Top_0/inst/cpu/cpu/id2ex/immediate/clock
    SLICE_X22Y78         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/id2ex/immediate/reg__reg[2]/C
                         clock pessimism             -0.419     2.625    
    SLICE_X22Y78         FDRE (Hold_fdre_C_D)         0.092     2.717    design_1_i/Top_0/inst/cpu/cpu/id2ex/immediate/reg__reg[2]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/reg__reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.801%)  route 0.249ns (57.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.548     2.363    design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/clock
    SLICE_X25Y77         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/reg__reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.141     2.504 f  design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_read_enable/reg__reg/Q
                         net (fo=20, routed)          0.249     2.752    design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_write_enable/write_data_reg[16]
    SLICE_X21Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.797 r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/memory_write_enable/write_data[26]_i_1__3/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[31]_4[26]
    SLICE_X21Y75         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.813     3.042    design_1_i/Top_0/inst/cpu/cpu/axi4_master/clock
    SLICE_X21Y75         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[26]/C
                         clock pessimism             -0.419     2.623    
    SLICE_X21Y75         FDRE (Hold_fdre_C_D)         0.091     2.714    design_1_i/Top_0/inst/cpu/cpu/axi4_master/write_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/led_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/led_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.593     2.408    design_1_i/Top_0/inst/clock
    SLICE_X42Y49         FDRE                                         r  design_1_i/Top_0/inst/led_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.572 r  design_1_i/Top_0/inst/led_count_reg[6]/Q
                         net (fo=1, routed)           0.114     2.686    design_1_i/Top_0/inst/led_count_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.842 r  design_1_i/Top_0/inst/led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.843    design_1_i/Top_0/inst/led_count_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.896 r  design_1_i/Top_0/inst/led_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.896    design_1_i/Top_0/inst/led_count_reg[8]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  design_1_i/Top_0/inst/led_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.861     3.090    design_1_i/Top_0/inst/clock
    SLICE_X42Y50         FDRE                                         r  design_1_i/Top_0/inst/led_count_reg[8]/C
                         clock pessimism             -0.414     2.676    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     2.810    design_1_i/Top_0/inst/led_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/inst/cpu/cpu/ex2mem/alu_result/reg__reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Top_0/inst/cpu/cpu/mem2wb/alu_result/reg__reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.575%)  route 0.279ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.532    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.212     1.789    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.815 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.556     2.371    design_1_i/Top_0/inst/cpu/cpu/ex2mem/alu_result/clock
    SLICE_X25Y89         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/alu_result/reg__reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.141     2.512 r  design_1_i/Top_0/inst/cpu/cpu/ex2mem/alu_result/reg__reg[14]/Q
                         net (fo=7, routed)           0.279     2.791    design_1_i/Top_0/inst/cpu/cpu/mem2wb/alu_result/Q[14]
    SLICE_X19Y84         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/mem2wb/alu_result/reg__reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  io_clock (IN)
                         net (fo=0)                   0.000     0.000    io_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  io_clock_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.908    design_1_i/clock_control_0/clk_in
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.964 r  design_1_i/clock_control_0/clk_out_INST_0/O
                         net (fo=1, routed)           0.236     2.200    design_1_i/clock_control_0/clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.229 r  design_1_i/clock_control_0/clk_out_BUFG_inst/O
                         net (fo=2524, routed)        0.824     3.053    design_1_i/Top_0/inst/cpu/cpu/mem2wb/alu_result/clock
    SLICE_X19Y84         FDRE                                         r  design_1_i/Top_0/inst/cpu/cpu/mem2wb/alu_result/reg__reg[14]/C
                         clock pessimism             -0.419     2.634    
    SLICE_X19Y84         FDRE (Hold_fdre_C_D)         0.070     2.704    design_1_i/Top_0/inst/cpu/cpu/mem2wb/alu_result/reg__reg[14]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { io_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11  design_1_i/Top_0/inst/mem/mem/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13  design_1_i/Top_0/inst/mem/mem/mem_2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14  design_1_i/Top_0/inst/mem/mem/mem_3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14  design_1_i/Top_0/inst/mem/mem/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y15  design_1_i/Top_0/inst/mem/mem/mem_2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15  design_1_i/Top_0/inst/mem/mem/mem_3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12  design_1_i/Top_0/inst/mem/mem/mem_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11  design_1_i/Top_0/inst/mem/mem/mem_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12  design_1_i/Top_0/inst/instruction_rom/mem_io_data_MPORT_addr_pipe_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13  design_1_i/Top_0/inst/instruction_rom/mem_io_data_MPORT_addr_pipe_0_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y78  design_1_i/Top_0/inst/cpu/cpu/regs/registers_4_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y78  design_1_i/Top_0/inst/cpu/cpu/regs/registers_4_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y78  design_1_i/Top_0/inst/cpu/cpu/regs/registers_4_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y88   design_1_i/Top_0/inst/cpu/cpu/csr_regs/mie_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y61  design_1_i/Top_0/inst/uart/rx/cntReg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y61  design_1_i/Top_0/inst/uart/rx/cntReg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y88   design_1_i/Top_0/inst/cpu/cpu/csr_regs/mtvec_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88   design_1_i/Top_0/inst/cpu/cpu/id2ex/csr_read_data/reg__reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88   design_1_i/Top_0/inst/cpu/cpu/id2ex/csr_read_data/reg__reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88   design_1_i/Top_0/inst/cpu/cpu/id2ex/csr_read_data/reg__reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y70  design_1_i/Top_0/inst/FSM_onehot_boot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X22Y63  design_1_i/Top_0/inst/FSM_onehot_boot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y70  design_1_i/Top_0/inst/FSM_onehot_boot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y72   design_1_i/Top_0/inst/bus_switch/dummy/master/ARVALID_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y73   design_1_i/Top_0/inst/bus_switch/dummy/master/AWVALID_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y72   design_1_i/Top_0/inst/bus_switch/dummy/master/BREADY_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y73   design_1_i/Top_0/inst/bus_switch/dummy/master/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y73   design_1_i/Top_0/inst/bus_switch/dummy/master/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y87   design_1_i/Top_0/inst/cpu/cpu/csr_regs/mepc_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y87   design_1_i/Top_0/inst/cpu/cpu/csr_regs/mepc_reg[18]/C



