#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 22 15:09:42 2021
# Process ID: 18752
# Current directory: C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13300 C:\Users\Kendrick\Desktop\CECS 361\Final Project\CECS361FinalProject\CECS361FinalProject.xpr
# Log file: C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/vivado.log
# Journal file: C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 803.430 ; gain = 113.719
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bfbf9c9137cb4af08dbc3e1f5cc1a619 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.top_tb
WARNING: [XSIM 43-3368] "C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.srcs/sim_1/new/top_tb.v" Line 34. Negative delay (-1863462912000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kendrick/Desktop/CECS -notrace
couldn't read file "C:/Users/Kendrick/Desktop/CECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 22 15:21:10 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 814.703 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_bp {C:/Users/Kendrick/Desktop/CECS 361/Final Project/CECS361FinalProject/CECS361FinalProject.srcs/sim_1/new/top_tb.v} 31
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 15:40:55 2021...
