# Reading pref.tcl
# do TopLevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor {C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/InstROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:23 on Feb 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor" C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 16:55:23 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/ALU.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/ALU.sv 
# ** Error: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/ALU.sv(8): (vlog-13006) Could not find the package (definitions).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/Ctrl.sv 
# ** Error: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/Ctrl.sv(2): (vlog-13006) Could not find the package (definitions).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/Ctrl.sv(13): (vlog-2730) Undefined variable: 'kRSH'.
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/DataMem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/DataMem.sv 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/Definitions.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/InstFetch.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/InstROM.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/LUT.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/LUT.sv 
# -- Compiling module LUT
# 
# Top level modules:
# 	LUT
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/RegFile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/RegFile.sv 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:59 on Feb 19,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# 
# Top level modules:
# 	TopLevel_tb
# End time: 16:56:59 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Cannot determine language of C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/machine_code.txt
vsim work.TopLevel
# vsim work.TopLevel 
# Start time: 16:57:51 on Feb 19,2021
# Loading sv_std.std
# Loading work.TopLevel
# Loading work.InstFetch
# ** Error: (vsim-3033) Instantiation of 'Ctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 45
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.InstROM
# Loading work.RegFile
# ** Error: (vsim-3033) Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 77
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.DataMem
# Error loading design
# End time: 16:57:52 on Feb 19,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 16:57:54 on Feb 19,2021
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.InstFetch
# ** Error: (vsim-3033) Instantiation of 'Ctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/DUT File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 45
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.InstROM
# Loading work.RegFile
# ** Error: (vsim-3033) Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/DUT File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 77
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.DataMem
# Error loading design
# End time: 16:57:54 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 16:57:58 on Feb 19,2021
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.InstFetch
# ** Error: (vsim-3033) Instantiation of 'Ctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/DUT File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 45
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.InstROM
# Loading work.RegFile
# ** Error: (vsim-3033) Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/DUT File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 77
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.DataMem
# Error loading design
# End time: 16:57:59 on Feb 19,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 16:58:09 on Feb 19,2021
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.InstFetch
# ** Error: (vsim-3033) Instantiation of 'Ctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/DUT File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 45
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.InstROM
# Loading work.RegFile
# ** Error: (vsim-3033) Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/DUT File: C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/TopLevel.sv Line: 77
#         Searched libraries:
#             C:/Users/Diego/Desktop/141L/verilog_code/lucas_processor/simulation/modelsim/rtl_work
# Loading work.DataMem
# Error loading design
# End time: 16:58:10 on Feb 19,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
