# ğŸ”Œ SPI Master-Slave FND Controller

## ğŸ” Project Overview

> ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog HDL ê¸°ë°˜ SPIí†µì‹  ì‹œìŠ¤í…œ**ì…ë‹ˆë‹¤. ë‹¨ì¼ FPGA ë‚´ì—ì„œ Masterì™€ Slave ëª¨ë“ˆì„ êµ¬í˜„í•˜ì—¬, Masterê°€ 0~9999ê¹Œì§€ ì¹´ìš´íŒ…í•œ ê°’ì„ SPI í†µì‹ ìœ¼ë¡œ ì „ì†¡í•˜ë©´ Slaveê°€ ì´ë¥¼ ìˆ˜ì‹ í•˜ì—¬ 4-digit FND(7-Segment Display)ì— í‘œì‹œí•©ë‹ˆë‹¤.

## ğŸ¯ Key Features

### ğŸ”§ System Features
- **Dual Role Implementation**: í•˜ë‚˜ì˜ FPGAì—ì„œ Master/Slave ë™ì‹œ êµ¬í˜„
- **Full SPI Protocol**: CPOL=0, CPHA=0 ëª¨ë“œì˜ ì™„ì „í•œ SPI í†µì‹ 
- **CDC (Clock Domain Crossing)**: 3ë‹¨ Synchronizerë¥¼ í†µí•œ Metastability ë°©ì§€
- **14-bit Counter**: 0~9999 ë²”ìœ„ì˜ Up Counter êµ¬í˜„
- **Multi-byte Transmission**: 2-byte ë¶„í•  ì „ì†¡ ë°©ì‹ (High/Low Byte)
- **Hardware Debouncing**: ë²„íŠ¼ ì…ë ¥ì˜ ì±„í„°ë§ ì œê±°

### ğŸ“¡ SPI Communication
- **Clock Frequency**: SCLK = 1MHz (100MHz ì‹œìŠ¤í…œ í´ëŸ­ì—ì„œ ë¶„ì£¼)
- **Data Width**: 8-bit ì „ì†¡ ë‹¨ìœ„
- **Transmission Mode**: MSB First
- **SPI Mode**: Mode 0 (CPOL=0, CPHA=0)
- **Slave Select**: Active Low (SS_N)

### ğŸ–¥ï¸ Display System
- **FND Type**: 4-digit 7-Segment Common Anode
- **Display Range**: 0000 ~ 9999
- **Refresh Rate**: 1kHz (Dynamic Scanning)
- **Encoding**: BCD to 7-Segment Decoder

### ğŸ›ï¸ Control Interface
- **Run/Stop Button**: ì¹´ìš´í„° ì‹œì‘/ì •ì§€ í† ê¸€
- **Clear Button**: ì¹´ìš´í„° 0ìœ¼ë¡œ ë¦¬ì…‹
- **Count Period**: 0.01ì´ˆë§ˆë‹¤ 1ì”© ì¦ê°€ (10ms)


## ğŸ—ï¸ System Architecture

### ğŸ“Š Design Concept
<img width="3440" height="1152" alt="image" src="https://github.com/user-attachments/assets/32cec99e-312c-4d23-b3cf-d1aa41f2373b" />


### ğŸ“Š Block Diagram
<img width="5472" height="2356" alt="image" src="https://github.com/user-attachments/assets/b992db17-b8fc-4072-9025-93b60e7521b3" />




### ğŸ—‚ï¸ Project Structure

```
ğŸ“ SPI_Master_Slave_FND.srcs/
â”‚
â”œâ”€â”€ ğŸ“‚ sources_1/new/
â”‚   â”œâ”€â”€ ğŸ” SPI_TOP.sv                    # ìµœìƒìœ„ í†µí•© ëª¨ë“ˆ
â”‚   â”‚   â”œâ”€â”€ Master.sv                    # Master ì»¨íŠ¸ë¡¤ëŸ¬
â”‚   â”‚   â”‚   â”œâ”€â”€ UpCounter                # ì¹´ìš´í„° & ìƒíƒœ ë¨¸ì‹ 
â”‚   â”‚   â”‚   â””â”€â”€ SPI_Master               # SPI ì†¡ì‹  ì—”ì§„
â”‚   â”‚   â”œâ”€â”€ Slave.sv                     # Slave ì»¨íŠ¸ë¡¤ëŸ¬
â”‚   â”‚   â”‚   â”œâ”€â”€ SPI_Slave                # SPI ìˆ˜ì‹  ì—”ì§„ (3-stage Synchronizer)
â”‚   â”‚   â”‚   â”œâ”€â”€ ControlUnit              # 2-byte ë³‘í•© ë¡œì§
â”‚   â”‚   â”‚   â””â”€â”€ fnd_controller           # FND êµ¬ë™ ì‹œìŠ¤í…œ
â”‚   â”‚   â”‚       â”œâ”€â”€ digit_spliter        # 10ì§„ìˆ˜ â†’ BCD ë³€í™˜
â”‚   â”‚   â”‚       â”œâ”€â”€ bcd_decoder          # BCD â†’ 7-segment ë³€í™˜
â”‚   â”‚   â”‚       â”œâ”€â”€ mux_4x1              # 4ê°œ digit ì„ íƒ
â”‚   â”‚   â”‚       â”œâ”€â”€ mux_2x4              # FND common ì„ íƒ
â”‚   â”‚   â”‚       â”œâ”€â”€ counter_4            # 2-bit digit selector
â”‚   â”‚   â”‚       â””â”€â”€ clk_div              # 1kHz clock ìƒì„±
â”‚   â”‚   â””â”€â”€ btn_debounce                 # ë²„íŠ¼ ë””ë°”ìš´ì‹±
â”‚   â”‚
â””â”€â”€ ğŸ“‚ constrs_1/new/
    â””â”€â”€ xdc.xdc                          # Basys3 í•€ ì œì•½ íŒŒì¼
```

## ğŸ”¬ Technical Deep Dive

### 1ï¸âƒ£ Master Side: UpCounter & SPI Transmission

#### ğŸ“ˆ State Machine (UpCounter)
```
IDLE â†’ RUN â†’ WAIT_TX_READY â†’ SEND_HIGH_BYTE â†’ WAIT_HIGH_DONE 
       â†‘                                              â†“
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
       â†“                                              â†‘
SEND_LOW_BYTE â†’ WAIT_LOW_DONE â†’ (RUN or IDLE)
```

**í•µì‹¬ ë™ì‘:**
- **10ms ì£¼ê¸° ì¹´ìš´íŒ…**: `clk_count_reg`ë¡œ 10,000,000 í´ëŸ­ ì¹´ìš´íŠ¸
- **2-Byte Encoding**: 
  - High Byte = `counter / 100` (0~99)
  - Low Byte = `counter % 100` (0~99)
- **Sequential Transmission**: High â†’ Low ìˆœì„œë¡œ ì „ì†¡

#### âš¡ SPI Master Protocol
```systemverilog
// CPOL=0, CPHA=0: Rising edgeì—ì„œ ë°ì´í„° ìƒ˜í”Œë§
State: IDLE â†’ CP0 â†’ CP1 â†’ ... (8 cycles) â†’ IDLE

CP0 (SCLK=0): 50 clocks (0.5Î¼s)
CP1 (SCLK=1): 50 clocks (0.5Î¼s)
Total: 1MHz SCLK (1Î¼s period)
```

### 2ï¸âƒ£ Slave Side: CDC & Data Reception

#### ğŸ”’ Clock Domain Crossing í•´ê²°

**ë¬¸ì œ ìƒí™©:**
- Master SCLK (1MHz, ë¹„ë™ê¸°) â†” Slave clk (100MHz, ì‹œìŠ¤í…œ)
- Phase ë¶ˆì¼ì¹˜ â†’ Setup/Hold time ìœ„ë°˜ â†’ **Metastability ë°œìƒ**

**í•´ê²°ì±…: 3ë‹¨ Synchronizer**
```systemverilog
// i_SCLK ë™ê¸°í™”
always_ff @(posedge clk) begin
    sclk_sync <= {sclk_sync[1:0], i_SCLK};
    // [0]: ë©”íƒ€ìŠ¤íƒœë¹Œ ê°€ëŠ¥ (10ns í•´ì†Œ ì‹œê°„)
    // [1]: ì•ˆì •í™” ì¤‘ (ëˆ„ì  20ns)
    // [2]: ì™„ì „ ì•ˆì • (ëˆ„ì  30ns, MTBF > 10^15ë…„)
end

// Edge Detection
assign sclk_rising_edge = (sclk_sync[2:1] == 2'b01);
```

**íƒ€ì´ë° ë¶„ì„:**
```
i_SCLK (ë¹„ë™ê¸°): _______________/â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾
                            42ns â†‘ (ì˜ˆì‹œ)

clk (100MHz):    â†‘____â†‘____â†‘____â†‘____â†‘____â†‘____â†‘
                 0    10   20   30   40   50   60ns

sclk_sync[0]:    ________________?????__/â€¾â€¾â€¾â€¾â€¾â€¾
                                50ns (ë©”íƒ€ìŠ¤íƒœë¹Œ ê°€ëŠ¥)

sclk_sync[1]:    ________________________???___/â€¾
                                        60ns (ì•ˆì •í™”)

sclk_sync[2]:    ________________________________/â€¾
                                            70ns (ì™„ì „ ì•ˆì •)

sclk_rising_edge:________________________________/â€¾\
                                            70ns (1í´ëŸ­ í„ìŠ¤)
```

**i_MOSI ìƒ˜í”Œë§ì´ ì•ˆì „í•œ ì´ìœ :**
- `sclk_rising_edge`ëŠ” ì´ë¯¸ 3ë‹¨ ë™ê¸°í™” ì™„ë£Œ (2~3 í´ëŸ­ ì§€ì—°)
- ì´ ì§€ì—° ë™ì•ˆ `i_MOSI`ëŠ” Masterì˜ SCLKì— ì˜í•´ ì´ë¯¸ ì•ˆì •ëœ ìƒíƒœ
- ë”°ë¼ì„œ `i_MOSI`ëŠ” ë³„ë„ ë™ê¸°í™” ë¶ˆí•„ìš”

#### ğŸ”€ 2-Byte Merge (ControlUnit)
```systemverilog
// State: WAIT_HIGH_BYTE â†’ WAIT_LOW_BYTE â†’ UPDATE_DISPLAY

// ìˆ˜ì‹  ì™„ë£Œ ì‹œ:
fnd_data = (high_byte Ã— 100) + low_byte  // 0~9999 ë³µì›
```

### 3ï¸âƒ£ Display System: FND Controller

#### ğŸ¨ Dynamic Scanning (1kHz)
```
Time:     0ms    1ms    2ms    3ms    4ms    5ms...
fnd_com:  0001   0010   0100   1000   0001   0010...
Digit:    D0     D1     D2     D3     D0     D1...
Value:    units  tens  hundreds thousands...

POV(Persistence of Vision)ë¡œ ëª¨ë“  ìë¦¿ìˆ˜ê°€ ë™ì‹œì— ì¼œì§„ ê²ƒì²˜ëŸ¼ ë³´ì„
```

## ğŸ”§ Configuration

### âš™ï¸ System Parameters

| Parameter | Value | Description |
|-----------|-------|-------------|
| **System Clock** | 100MHz | Basys3 ë³´ë“œ ë‚´ì¥ í´ëŸ­ |
| **SCLK Frequency** | 1MHz | SPI í†µì‹  í´ëŸ­ (50 system clocks/half) |
| **Counter Range** | 0~9999 | 14-bit counter |
| **Count Period** | 10ms | ì¹´ìš´íŠ¸ ì¦ê°€ ì£¼ê¸° |
| **FND Refresh** | 1kHz | Dynamic scanning ì£¼íŒŒìˆ˜ |
| **Debounce Time** | ~4Î¼s | ë²„íŠ¼ ì•ˆì •í™” ì‹œê°„ |

### ğŸ”Œ Pin Assignment (Basys3 Board)

#### Inputs
- **clk (W5)**: 100MHz ì‹œìŠ¤í…œ í´ëŸ­
- **reset (U18)**: ì¤‘ì•™ ë²„íŠ¼ (BTNC)
- **run_stop (T18)**: ìœ„ìª½ ë²„íŠ¼ (BTNU)
- **clear (W19)**: ì™¼ìª½ ë²„íŠ¼ (BTNL)

#### Outputs (FND)
- **fnd_data[6:0]**: 7-segment ë°ì´í„° (W7, W6, U8, V8, U5, V5, U7)
- **fnd_com[3:0]**: Common ì„ íƒ (U2, U4, V4, W4)

#### SPI Interface
- **JB (Master Output)**: 
  - o_SCLK (A14), o_MOSI (A16), o_SS_N (B15), i_MISO (B16)
- **JC (Slave Input)**: 
  - i_SCLK (K17), i_MOSI (M18), i_SS_N (N17), o_MISO (P18)

**ì—°ê²° ë°©ë²•:** JBì™€ JCë¥¼ ì í¼ì„ ìœ¼ë¡œ 1:1 ì—°ê²°

## ğŸ® How to Use

### ğŸš€ Basic Operation

1. **ì´ˆê¸°í™”**: `reset` ë²„íŠ¼ ëˆ„ë¦„ â†’ FNDì— "0000" í‘œì‹œ
2. **ì¹´ìš´íŠ¸ ì‹œì‘**: `run_stop` ë²„íŠ¼ ëˆ„ë¦„ â†’ 10msë§ˆë‹¤ 1ì”© ì¦ê°€
3. **ì¹´ìš´íŠ¸ ì •ì§€**: `run_stop` ë²„íŠ¼ ë‹¤ì‹œ ëˆ„ë¦„ â†’ í˜„ì¬ ê°’ ìœ ì§€
4. **ì´ˆê¸°í™”**: `clear` ë²„íŠ¼ ëˆ„ë¦„ â†’ ì¦‰ì‹œ 0ìœ¼ë¡œ ë¦¬ì…‹ ë° ì „ì†¡

### ğŸ”„ Operation Flow

```
Power On â†’ Reset â†’ IDLE (0000)
                     â†“
         [Run/Stop] â†’ RUN (ì¹´ìš´íŒ… ì‹œì‘)
                     â†“
            0001, 0002, 0003, ... , 9999, 0000, ...
                     â†“
         [Run/Stop] â†’ STOP (í˜„ì¬ ê°’ ìœ ì§€)
                     â†“
          [Clear]   â†’ CLEAR_SEND â†’ IDLE (0000)
```

### ğŸ“Š Timing Example

```
ì‹œê°„      ë™ì‘                          FND í‘œì‹œ
0.00s  â†’ ì¹´ìš´íŠ¸ ì‹œì‘                    0000
0.01s  â†’ +1 & SPI ì „ì†¡                 0001
0.02s  â†’ +1 & SPI ì „ì†¡                 0002
...
1.00s  â†’ +1 & SPI ì „ì†¡                 0100
...
99.99s â†’ +1 & SPI ì „ì†¡                 9999
100.00sâ†’ +1 & SPI ì „ì†¡                 0000 (Wrap)
```

## ğŸ§ª Testing & Verification

### âœ… Test Cases

#### 1. Basic Functionality
- [x] ì¹´ìš´í„° 0~9999 ì •ìƒ ë™ì‘
- [x] Run/Stop í† ê¸€ ê¸°ëŠ¥
- [x] Clear ë²„íŠ¼ ì¦‰ì‹œ ë¦¬ì…‹
- [x] FND í‘œì‹œ ì •í™•ë„

#### 2. SPI Communication
- [x] SCLK 1MHz ì£¼íŒŒìˆ˜ ê²€ì¦
- [x] 2-byte ë¶„í•  ì „ì†¡
- [x] MSB First ì „ì†¡ ìˆœì„œ
- [x] SS_N Active Low ë™ì‘

#### 3. CDC (Clock Domain Crossing)
- [x] 3ë‹¨ Synchronizer ë™ì‘
- [x] Edge Detection ì •í™•ë„
- [x] Metastability ì—†ìŒ í™•ì¸
- [x] ì¥ì‹œê°„ ì•ˆì •ì„± í…ŒìŠ¤íŠ¸

#### 4. Display System
- [x] 4-digit ë™ì‹œ í‘œì‹œ
- [x] 1kHz ë¦¬í”„ë ˆì‹œ ê¹œë¹¡ì„ ì—†ìŒ
- [x] BCD ë””ì½”ë”© ì •í™•ë„

### ğŸ” Debugging Tools

**ILA (Integrated Logic Analyzer) ê¶Œì¥ í”„ë¡œë¸Œ í¬ì¸íŠ¸:**
```
Master:
- counter_reg[13:0]
- tx_data[7:0]
- start, done
- c_state

Slave:
- sclk_sync[2:0]
- sclk_rising_edge
- rx_shift_reg[7:0]
- fnd_data[13:0]
```

## ğŸš¨ Design Notes & Considerations

### âš ï¸ Known Limitations

1. **Single Master/Slave**: í˜„ì¬ 1:1 í†µì‹ ë§Œ ì§€ì›
2. **No Error Detection**: CRC/Parity ê²€ì¦ ë¯¸êµ¬í˜„
3. **Fixed Timing**: SCLK ì£¼íŒŒìˆ˜ í•˜ë“œì½”ë”©
4. **No FIFO**: ì—°ì† ë°ì´í„° ë²„í¼ë§ ì—†ìŒ

### ğŸ’¡ Design Decisions

#### Why 2-Byte Transmission?
- **ë¬¸ì œ**: 8-bit SPIë¡œ 14-bit ë°ì´í„° ì „ì†¡ ë¶ˆê°€
- **í•´ê²°**: `value/100`ê³¼ `value%100`ë¡œ ë¶„í•  (ê°ê° 0~99 ë²”ìœ„)
- **ì¥ì **: ê°„ë‹¨í•œ ì¸ì½”ë”©/ë””ì½”ë”©, ì˜¤ë²„í—¤ë“œ ìµœì†Œí™”

#### Why 3-Stage Synchronizer?
- **2-Stage**: MTBF â‰ˆ 10^6~10^9ë…„ (ì¼ë°˜ì  ì¶©ë¶„)
- **3-Stage**: MTBF â‰ˆ 10^15ë…„ ì´ìƒ (ê³ ì‹ ë¢°ì„± ë³´ì¥)
- **ì„ íƒ ì´ìœ **: êµìœ¡ ëª©ì  + ì•ˆì „ì„± ê·¹ëŒ€í™”

#### Why 1MHz SCLK?
- **Fast enough**: 8-bit Ã— 2 = 16Î¼s (10ms ì£¼ê¸° ëŒ€ë¹„ ì¶©ë¶„)
- **Slow enough**: CDC ì•ˆì •ì„± í™•ë³´ (100MHz ëŒ€ë¹„ 1/100)
- **Practical**: ëŒ€ë¶€ë¶„ SPI ë””ë°”ì´ìŠ¤ ì§€ì› ë²”ìœ„

### ğŸ”® Future Enhancements

- [ ] **Multi-Slave Support**: SS_N ë‹¤ì¤‘í™”ë¡œ ì—¬ëŸ¬ Slave ì œì–´
- [ ] **Error Detection**: CRC-8 ì²´í¬ì„¬ ì¶”ê°€
- [ ] **Configurable SCLK**: íŒŒë¼ë¯¸í„°í™”ëœ í´ëŸ­ ë¶„ì£¼ê¸°
- [ ] **FIFO Buffer**: ì—°ì† ë°ì´í„° ì „ì†¡ ì§€ì›
- [ ] **SPI Mode Select**: Mode 1/2/3 ì¶”ê°€ ì§€ì›
- [ ] **Interrupt Driven**: Polling ëŒ€ì‹  Interrupt ë°©ì‹

## ğŸ“ˆ Performance Specifications

| Metric | Value | Notes |
|--------|-------|-------|
| **System Clock** | 100MHz | Basys3 ê³ ì • |
| **SPI Throughput** | 1Mbps | 1MHz Ã— 1-bit |
| **Byte Transfer Time** | 8Î¼s | 8 bits Ã— 1Î¼s |
| **Full Counter Update** | ~16Î¼s | 2 bytes Ã— 8Î¼s |
| **Counter Latency** | <1ms | 10ms ì£¼ê¸° ë‚´ |
| **FND Update Rate** | 1kHz | ê¹œë¹¡ì„ ì—†ìŒ ë³´ì¥ |
| **Debounce Delay** | ~4Î¼s | 100MHz / 100 Ã— 4 |
| **Max Count Rate** | 100 counts/sec | 10ms period |

## ğŸ› ï¸ Build & Deploy

### ğŸ“‹ Requirements
- **FPGA Board**: Xilinx Basys3 (Artix-7)
- **Vivado**: 2018.2 ì´ìƒ
- **Cables**: JB-JC ì í¼ì„  4ê°œ (SCLK, MOSI, SS_N, MISO)

### ğŸ”¨ Build Steps

1. **í”„ë¡œì íŠ¸ ì—´ê¸°**
   ```bash
   Vivado â†’ Open Project â†’ SPI_Master_Slave_FND.xpr
   ```

2. **Synthesis & Implementation**
   ```
   Flow Navigator â†’ Run Synthesis
                 â†’ Run Implementation
                 â†’ Generate Bitstream
   ```

3. **í”„ë¡œê·¸ë˜ë°**
   ```
   Hardware Manager â†’ Open Target â†’ Auto Connect
                   â†’ Program Device â†’ Select .bit file
   ```

4. **í•˜ë“œì›¨ì–´ ì—°ê²°**
   ```
   JB1 (SCLK) â†’ JC1 ì í¼ì„  ì—°ê²°
   JB2 (MOSI) â†’ JC2 ì í¼ì„  ì—°ê²°
   JB3 (SS_N) â†’ JC3 ì í¼ì„  ì—°ê²°
   JB4 (MISO) â†’ JC4 ì í¼ì„  ì—°ê²° (í˜„ì¬ ë¯¸ì‚¬ìš©)
   ```

### âš¡ Quick Test

```
1. BTNC (reset) ëˆŒëŸ¬ì„œ ì´ˆê¸°í™”
2. FNDê°€ "0000" í‘œì‹œ í™•ì¸
3. BTNU (run_stop) ëˆŒëŸ¬ì„œ ì¹´ìš´íŠ¸ ì‹œì‘
4. 0.01ì´ˆë§ˆë‹¤ ì¦ê°€í•˜ëŠ”ì§€ í™•ì¸
5. BTNL (clear) ëˆŒëŸ¬ì„œ 0ìœ¼ë¡œ ë¦¬ì…‹ í™•ì¸
```

## ğŸ“š References & Resources

### ğŸ“– Documentation
- [SPI Protocol Specification (Motorola)](https://www.analog.com/en/analog-dialogue/articles/introduction-to-spi-interface.html)
- [FPGA CDC Best Practices (Xilinx UG912)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug912-vivado-properties.pdf)
- [7-Segment Display Multiplexing](https://www.electronics-tutorials.ws/blog/7-segment-display-tutorial.html)

### ğŸ”§ Related Concepts
- **Metastability**: Setup/Hold time ìœ„ë°˜ìœ¼ë¡œ ì¸í•œ ë¶ˆì•ˆì • ìƒíƒœ
- **MTBF (Mean Time Between Failures)**: í‰ê·  ê³ ì¥ ê°„ê²©
- **POV (Persistence of Vision)**: ì”ìƒ íš¨ê³¼ë¡œ ì¸í•œ ì—°ì† í‘œì‹œ
- **Dynamic Scanning**: ì‹œë¶„í•  ë©€í‹°í”Œë ‰ì‹± ê¸°ë²•

### ğŸŒ Useful Links
- [SPI Tutorial - SparkFun](https://learn.sparkfun.com/tutorials/serial-peripheral-interface-spi)
- [CDC Techniques - FPGA4Fun](https://www.fpga4fun.com/CrossClockDomain.html)
- [Basys3 Reference Manual](https://digilent.com/reference/programmable-logic/basys-3/reference-manual)

---

## ğŸ‘¨â€ğŸ’» Author & License

**Project**: SPI Master-Slave FND Controller  
**Date**: November 2025  
**Purpose**: FPGA í†µì‹  í”„ë¡œí† ì½œ í•™ìŠµ ë° CDC ê¸°ë²• ì‹¤ìŠµ

---

## ğŸ“ Changelog

### v1.0 (2025-11-07)
- âœ… ì´ˆê¸° í”„ë¡œì íŠ¸ ìƒì„±
- âœ… Master/Slave ê¸°ë³¸ êµ¬í˜„
- âœ… 3-stage Synchronizer ì ìš©
- âœ… 2-byte ë¶„í•  ì „ì†¡ ë°©ì‹
- âœ… Button debouncing ì¶”ê°€
- âœ… FND dynamic scanning êµ¬í˜„

---

**ğŸ’¡ Tip**: ì´ í”„ë¡œì íŠ¸ëŠ” SPI í†µì‹ , CDC ê¸°ë²•, ìƒíƒœ ë¨¸ì‹  ì„¤ê³„ë¥¼ í•™ìŠµí•˜ê¸°ì— ìµœì í™”ëœ êµìœ¡ìš© í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤!
