/// Auto-generated register definitions for RCC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::rcc {

// ============================================================================
// RCC - Reset and clock control
// Base Address: 0x40023800
// ============================================================================

/// RCC Register Structure
struct RCC_Registers {

    /// clock control register
    /// Offset: 0x0000
    /// Reset value: 0x00000083
    volatile uint32_t CR;

    /// PLL configuration register
    /// Offset: 0x0004
    /// Reset value: 0x24003010
    /// Access: read-write
    volatile uint32_t PLLCFGR;

    /// clock configuration register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CFGR;

    /// clock interrupt register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t CIR;

    /// AHB1 peripheral reset register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHB1RSTR;

    /// AHB2 peripheral reset register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHB2RSTR;

    /// AHB3 peripheral reset register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHB3RSTR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// APB1 peripheral reset register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB1RSTR;

    /// APB2 peripheral reset register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB2RSTR;
    uint8_t RESERVED_0028[8]; ///< Reserved

    /// AHB1 peripheral clock register
    /// Offset: 0x0030
    /// Reset value: 0x00100000
    /// Access: read-write
    volatile uint32_t AHB1ENR;

    /// AHB2 peripheral clock enable register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHB2ENR;

    /// AHB3 peripheral clock enable register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHB3ENR;
    uint8_t RESERVED_003C[4]; ///< Reserved

    /// APB1 peripheral clock enable register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB1ENR;

    /// APB2 peripheral clock enable register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB2ENR;
    uint8_t RESERVED_0048[8]; ///< Reserved

    /// AHB1 peripheral clock enable in low power mode register
    /// Offset: 0x0050
    /// Reset value: 0x7E6791FF
    /// Access: read-write
    volatile uint32_t AHB1LPENR;

    /// AHB2 peripheral clock enable in low power mode register
    /// Offset: 0x0054
    /// Reset value: 0x000000F1
    /// Access: read-write
    volatile uint32_t AHB2LPENR;

    /// AHB3 peripheral clock enable in low power mode register
    /// Offset: 0x0058
    /// Reset value: 0x00000001
    /// Access: read-write
    volatile uint32_t AHB3LPENR;
    uint8_t RESERVED_005C[4]; ///< Reserved

    /// APB1 peripheral clock enable in low power mode register
    /// Offset: 0x0060
    /// Reset value: 0x36FEC9FF
    /// Access: read-write
    volatile uint32_t APB1LPENR;

    /// APB2 peripheral clock enabled in low power mode register
    /// Offset: 0x0064
    /// Reset value: 0x00075F33
    /// Access: read-write
    volatile uint32_t APB2LPENR;
    uint8_t RESERVED_0068[8]; ///< Reserved

    /// Backup domain control register
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    volatile uint32_t BDCR;

    /// clock control & status register
    /// Offset: 0x0074
    /// Reset value: 0x0E000000
    volatile uint32_t CSR;
    uint8_t RESERVED_0078[8]; ///< Reserved

    /// spread spectrum clock generation register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SSCGR;

    /// PLLI2S configuration register
    /// Offset: 0x0084
    /// Reset value: 0x20003000
    /// Access: read-write
    volatile uint32_t PLLI2SCFGR;
};

static_assert(sizeof(RCC_Registers) >= 136, "RCC_Registers size mismatch");

/// RCC peripheral instance
inline RCC_Registers* RCC() {
    return reinterpret_cast<RCC_Registers*>(0x40023800);
}

}  // namespace alloy::hal::st::stm32f4::rcc
