---
title: RISC-V Core
description: Single-cycle RV32I core built in SystemVerilog and tested with assembly programs.
date: "2023-03-01"
repository: saads312/high-risc-high-reward
published: true
---

# RISC-V Core
![RISC-V Diagram](/riscv.png)

## Overview
Implemented a **single-cycle RV32I hardware thread (hart)** in SystemVerilog.

## Details
- Verified functionality using Assembly test programs  

## Tools
SystemVerilog, Digital Hardware Design, Computer Architecture
