/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_49z;
  wire [19:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  reg [4:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  reg [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~celloutsig_0_9z;
  assign celloutsig_0_26z = ~celloutsig_0_23z;
  assign celloutsig_0_47z = celloutsig_0_37z | ~(celloutsig_0_0z[6]);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(celloutsig_0_5z[17]);
  assign celloutsig_0_20z = celloutsig_0_9z | ~(celloutsig_0_11z);
  assign celloutsig_1_4z = celloutsig_1_3z[13:6] & in_data[162:155];
  assign celloutsig_0_28z = { celloutsig_0_0z[17:15], celloutsig_0_16z } / { 1'h1, celloutsig_0_19z[5:3] };
  assign celloutsig_1_10z = celloutsig_1_5z[4:1] / { 1'h1, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[7:4], celloutsig_1_0z, celloutsig_1_1z } > celloutsig_1_3z[5:0];
  assign celloutsig_0_45z = { celloutsig_0_29z[1:0], celloutsig_0_16z } <= { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_12z = { celloutsig_1_3z[8:2], celloutsig_1_7z } <= celloutsig_1_5z[8:1];
  assign celloutsig_0_11z = celloutsig_0_0z[7:2] <= celloutsig_0_5z[19:14];
  assign celloutsig_0_46z = { celloutsig_0_15z[3:2], celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_45z, celloutsig_0_21z } && { celloutsig_0_30z[6:0], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[140:135] && in_data[153:148];
  assign celloutsig_0_10z = { celloutsig_0_5z[13:9], celloutsig_0_9z, celloutsig_0_1z } && celloutsig_0_0z[16:10];
  assign celloutsig_1_18z = in_data[185:182] && { celloutsig_1_13z[3:1], celloutsig_1_17z };
  assign celloutsig_0_5z = { celloutsig_0_2z[5], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[38:20] };
  assign celloutsig_1_3z = in_data[140:127] % { 1'h1, celloutsig_1_2z[9:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = in_data[80:66] % { 1'h1, celloutsig_0_0z[17:6], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_30z = { in_data[9:3], celloutsig_0_20z } % { 1'h1, celloutsig_0_2z[13:7] };
  assign celloutsig_0_49z = in_data[81] ? { celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_1z } : { celloutsig_0_46z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[186] ? in_data[113:102] : { in_data[159:155], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z = & celloutsig_0_2z[16:1];
  assign celloutsig_0_94z = & celloutsig_0_31z[6:4];
  assign celloutsig_0_16z = & celloutsig_0_0z[18:16];
  assign celloutsig_0_37z = | celloutsig_0_22z[7:2];
  assign celloutsig_0_8z = | { in_data[92:90], in_data[25:19] };
  assign celloutsig_1_1z = | in_data[164:162];
  assign celloutsig_1_7z = | in_data[131:124];
  assign celloutsig_1_8z = | { celloutsig_1_5z[5:1], celloutsig_1_0z, in_data[164:162], in_data[131:124] };
  assign celloutsig_1_14z = | { celloutsig_1_13z[11:1], celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_12z = | { celloutsig_0_6z, in_data[25:19], in_data[15:10] };
  assign celloutsig_0_1z = | in_data[25:19];
  assign celloutsig_0_21z = | { celloutsig_0_19z[5:0], celloutsig_0_9z };
  assign celloutsig_1_13z = { celloutsig_1_4z[4], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_0z } <<< { celloutsig_1_11z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_29z = celloutsig_0_2z[5:3] <<< { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_28z[2:1], celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z } <<< celloutsig_0_15z[9:0];
  assign celloutsig_0_6z = celloutsig_0_0z[11:9] >>> celloutsig_0_5z[15:13];
  assign celloutsig_1_5z = { celloutsig_1_3z[8:7], celloutsig_1_4z } >>> celloutsig_1_3z[9:0];
  assign celloutsig_1_19z = { celloutsig_1_10z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_17z } >>> { celloutsig_1_3z[12:8], celloutsig_1_18z };
  assign celloutsig_0_22z = { in_data[39:34], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z } >>> { celloutsig_0_5z[10:4], celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[78:62] >>> in_data[60:44];
  assign celloutsig_1_16z = ~((celloutsig_1_14z & celloutsig_1_8z) | celloutsig_1_8z);
  assign celloutsig_1_17z = ~((celloutsig_1_16z & celloutsig_1_14z) | celloutsig_1_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_1z & celloutsig_0_7z) | celloutsig_0_9z);
  assign celloutsig_0_23z = ~((celloutsig_0_10z & celloutsig_0_18z) | celloutsig_0_16z);
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[18:0];
  always_latch
    if (clkin_data[64]) celloutsig_0_95z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_95z = { celloutsig_0_49z[4:1], celloutsig_0_47z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_11z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = celloutsig_0_0z[16:9];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
