$date
	Tue Mar 19 12:13:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX2_1_testbend $end
$var wire 1 ! Y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module mux $end
$var wire 1 $ s $end
$var wire 1 " w0 $end
$var wire 1 # w1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1#
#40
1!
0#
1"
#60
1#
#80
0!
1$
0#
0"
#100
1!
1#
#120
0!
0#
1"
#140
1!
1#
#160
