$comment
	File created using the following command:
		vcd file comparador_5_bits.msim.vcd -direction
$end
$date
	Wed Sep  4 22:53:39 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module comparador_5_bits_vhd_vec_tst $end
$var wire 1 ! A [4] $end
$var wire 1 " A [3] $end
$var wire 1 # A [2] $end
$var wire 1 $ A [1] $end
$var wire 1 % A [0] $end
$var wire 1 & B [4] $end
$var wire 1 ' B [3] $end
$var wire 1 ( B [2] $end
$var wire 1 ) B [1] $end
$var wire 1 * B [0] $end
$var wire 1 + X $end
$var wire 1 , Y $end
$var wire 1 - Z $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_A [4] $end
$var wire 1 8 ww_A [3] $end
$var wire 1 9 ww_A [2] $end
$var wire 1 : ww_A [1] $end
$var wire 1 ; ww_A [0] $end
$var wire 1 < ww_B [4] $end
$var wire 1 = ww_B [3] $end
$var wire 1 > ww_B [2] $end
$var wire 1 ? ww_B [1] $end
$var wire 1 @ ww_B [0] $end
$var wire 1 A ww_X $end
$var wire 1 B ww_Y $end
$var wire 1 C ww_Z $end
$var wire 1 D \A[0]~input_o\ $end
$var wire 1 E \A[1]~input_o\ $end
$var wire 1 F \A[2]~input_o\ $end
$var wire 1 G \A[3]~input_o\ $end
$var wire 1 H \A[4]~input_o\ $end
$var wire 1 I \B[0]~input_o\ $end
$var wire 1 J \B[1]~input_o\ $end
$var wire 1 K \B[2]~input_o\ $end
$var wire 1 L \B[3]~input_o\ $end
$var wire 1 M \B[4]~input_o\ $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1,
1-
0.
1/
x0
11
12
13
14
15
16
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
xN
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
17
18
19
1:
1;
1<
1=
1>
1?
1@
$end
#1000000
