// Seed: 1928220963
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 module_0,
    output wor id_14,
    input tri id_15
);
endmodule
module module_1 #(
    parameter id_0  = 32'd64,
    parameter id_1  = 32'd43,
    parameter id_10 = 32'd50,
    parameter id_15 = 32'd87,
    parameter id_4  = 32'd8
) (
    input tri0 _id_0,
    input wor _id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire _id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9,
    input wire _id_10,
    output tri id_11,
    output tri id_12,
    input wand id_13,
    input wire id_14,
    input wor _id_15
);
  wire [id_15 : -1] id_17;
  logic [1  -  id_0 : {  -1  ,  id_0  ,  {  1  <=  1  /  id_1  ,  id_10  }  }] id_18;
  ;
  wire id_19;
  wire id_20 = id_20;
  wire [id_4 : 1 'h0] id_21;
  parameter id_22 = 1;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_12,
      id_11,
      id_2,
      id_5,
      id_8,
      id_14,
      id_8,
      id_7,
      id_3,
      id_2,
      id_13,
      id_6,
      id_12,
      id_8
  );
endmodule
