Analysis & Synthesis report for lab5
Mon Apr 13 14:32:56 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |g26_lab5_FSM|y
 10. State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|state
 11. State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|state2
 12. State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state
 13. State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated
 20. Source assignments for LPM_ROM:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated
 21. Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated
 22. Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1
 23. Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2
 24. Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated
 25. Source assignments for g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |g26_lab5_FSM
 27. Parameter Settings for User Entity Instance: LPM_ROM:crc_table
 28. Parameter Settings for User Entity Instance: LPM_ROM:crc_table2
 29. Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table
 30. Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1
 31. Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2
 32. Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table
 33. Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|LPM_ROM:crc_table
 34. Parameter Settings for User Entity Instance: g26_flash_read:Gate2
 35. Parameter Settings for User Entity Instance: g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2
 36. Parameter Settings for User Entity Instance: g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui
 37. Parameter Settings for User Entity Instance: g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm
 38. Port Connectivity Checks: "g26_flash_read:Gate2|g26_audio_interface:Gate3"
 39. Port Connectivity Checks: "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2"
 40. Port Connectivity Checks: "g26_flash_read:Gate2"
 41. Port Connectivity Checks: "g26_note_timer_board:Gate1|g26_tempo:Gate1"
 42. Port Connectivity Checks: "g26_note_timer_board:Gate1"
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 13 14:32:55 2015    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; lab5                                     ;
; Top-level Entity Name              ; g26_lab5_FSM                             ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 742                                      ;
;     Total combinational functions  ; 618                                      ;
;     Dedicated logic registers      ; 373                                      ;
; Total registers                    ; 373                                      ;
; Total pins                         ; 64                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 12,432                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; g26_lab5_FSM       ; lab5               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+-----------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                 ;
+-----------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------+
; Altera_UP_Flash_Memory_Controller.vhd         ; yes             ; User VHDL File                   ; E:/Lab-5/Altera_UP_Flash_Memory_Controller.vhd               ;
; g26_tempo.vhd                                 ; yes             ; User VHDL File                   ; E:/Lab-5/g26_tempo.vhd                                       ;
; g26_note_timer_board.vhd                      ; yes             ; User VHDL File                   ; E:/Lab-5/g26_note_timer_board.vhd                            ;
; g26_lab5_FSM.vhd                              ; yes             ; User VHDL File                   ; E:/Lab-5/g26_lab5_FSM.vhd                                    ;
; g26_flash_read_control.vhd                    ; yes             ; User VHDL File                   ; E:/Lab-5/g26_flash_read_control.vhd                          ;
; g26_flash_read.vhd                            ; yes             ; User VHDL File                   ; E:/Lab-5/g26_flash_read.vhd                                  ;
; g26_audio_interface.vhd                       ; yes             ; User VHDL File                   ; E:/Lab-5/g26_audio_interface.vhd                             ;
; Altera_UP_Flash_Memory_User_Interface.vhd     ; yes             ; User VHDL File                   ; E:/Lab-5/Altera_UP_Flash_Memory_User_Interface.vhd           ;
; Altera_UP_Flash_Memory_IP_Core_Standalone.vhd ; yes             ; User VHDL File                   ; E:/Lab-5/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd       ;
; g26_tempo_div.mif                             ; yes             ; User Memory Initialization File  ; E:/Lab-5/g26_tempo_div.mif                                   ;
; g26_note_timer.mif                            ; yes             ; User Memory Initialization File  ; E:/Lab-5/g26_note_timer.mif                                  ;
; g26_demo_song2.mif                            ; yes             ; User Memory Initialization File  ; E:/Lab-5/g26_demo_song2.mif                                  ;
; g26_demo_song.mif                             ; yes             ; User Memory Initialization File  ; E:/Lab-5/g26_demo_song.mif                                   ;
; g26_bpm_BCD.mif                               ; yes             ; User Memory Initialization File  ; E:/Lab-5/g26_bpm_BCD.mif                                     ;
; lpm_rom.tdf                                   ; yes             ; Megafunction                     ; c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf     ;
; altrom.tdf                                    ; yes             ; Megafunction                     ; c:/altera/91/quartus/libraries/megafunctions/altrom.tdf      ;
; altsyncram.tdf                                ; yes             ; Megafunction                     ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf  ;
; db/altsyncram_mo01.tdf                        ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/altsyncram_mo01.tdf                              ;
; db/altsyncram_8q01.tdf                        ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/altsyncram_8q01.tdf                              ;
; db/altsyncram_1p01.tdf                        ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/altsyncram_1p01.tdf                              ;
; lpm_counter.tdf                               ; yes             ; Megafunction                     ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_akk.tdf                               ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/cntr_akk.tdf                                     ;
; db/cntr_g7l.tdf                               ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/cntr_g7l.tdf                                     ;
; db/altsyncram_ug01.tdf                        ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/altsyncram_ug01.tdf                              ;
; db/altsyncram_9p01.tdf                        ; yes             ; Auto-Generated Megafunction      ; E:/Lab-5/db/altsyncram_9p01.tdf                              ;
+-----------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 742   ;
;                                             ;       ;
; Total combinational functions               ; 618   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 284   ;
;     -- 3 input functions                    ; 169   ;
;     -- <=2 input functions                  ; 165   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 452   ;
;     -- arithmetic mode                      ; 166   ;
;                                             ;       ;
; Total registers                             ; 373   ;
;     -- Dedicated logic registers            ; 373   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 64    ;
; Total memory bits                           ; 12432 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 430   ;
; Total fan-out                               ; 3895  ;
; Average fan-out                             ; 3.50  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |g26_lab5_FSM                                           ; 618 (44)          ; 373 (14)     ; 12432       ; 0            ; 0       ; 0         ; 64   ; 0            ; |g26_lab5_FSM                                                                                                                              ; work         ;
;    |g26_flash_read:Gate2|                               ; 512 (0)           ; 325 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_flash_read:Gate2                                                                                                         ;              ;
;       |Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2| ; 111 (2)           ; 127 (31)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2                                                         ;              ;
;          |Altera_UP_Flash_Memory_Controller:fm|         ; 29 (29)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm                    ;              ;
;          |Altera_UP_Flash_Memory_User_Interface:ui|     ; 80 (80)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui                ;              ;
;       |g26_audio_interface:Gate3|                       ; 148 (148)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3                                                                               ;              ;
;       |g26_flash_read_control:Gate1|                    ; 253 (253)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1                                                                            ;              ;
;    |g26_note_timer_board:Gate1|                         ; 62 (30)           ; 34 (10)      ; 6288        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1                                                                                                   ;              ;
;       |g26_tempo:Gate1|                                 ; 32 (8)            ; 24 (0)       ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1                                                                                   ;              ;
;          |lpm_counter:U1|                               ; 24 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U1                                                                    ;              ;
;             |cntr_akk:auto_generated|                   ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U1|cntr_akk:auto_generated                                            ;              ;
;          |lpm_rom:crc_table|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table                                                                 ;              ;
;             |altrom:srom|                               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom                                                     ;              ;
;                |altsyncram:rom_block|                   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block                                ;              ;
;                   |altsyncram_1p01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated ;              ;
;       |lpm_rom:crc_table|                               ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|lpm_rom:crc_table                                                                                 ;              ;
;          |altrom:srom|                                  ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom                                                                     ;              ;
;             |altsyncram:rom_block|                      ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block                                                ;              ;
;                |altsyncram_9p01:auto_generated|         ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated                 ;              ;
;    |lpm_rom:crc_table2|                                 ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table2                                                                                                           ;              ;
;       |altrom:srom|                                     ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table2|altrom:srom                                                                                               ;              ;
;          |altsyncram:rom_block|                         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block                                                                          ;              ;
;             |altsyncram_8q01:auto_generated|            ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated                                           ;              ;
;    |lpm_rom:crc_table|                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table                                                                                                            ;              ;
;       |altrom:srom|                                     ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table|altrom:srom                                                                                                ;              ;
;          |altsyncram:rom_block|                         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block                                                                           ;              ;
;             |altsyncram_mo01:auto_generated|            ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |g26_lab5_FSM|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated                                            ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+
; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 24           ; --           ; --           ; 6144 ; g26_tempo_div.mif  ;
; g26_note_timer_board:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 16           ; 9            ; --           ; --           ; 144  ; g26_note_timer.mif ;
; lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; g26_demo_song2.mif ;
; lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; g26_demo_song.mif  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------+
; State Machine - |g26_lab5_FSM|y       ;
+-------+-------+-------+-------+-------+
; Name  ; y.WTH ; y.WTL ; y.WSH ; y.WSL ;
+-------+-------+-------+-------+-------+
; y.WSL ; 0     ; 0     ; 0     ; 0     ;
; y.WSH ; 0     ; 0     ; 1     ; 1     ;
; y.WTL ; 0     ; 1     ; 0     ; 1     ;
; y.WTH ; 1     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|state                                                                                                                                                                                                                                                                               ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+
; Name           ; state.send ; state.sw2b3 ; state.sw2b2 ; state.sw2b1 ; state.sw1b3 ; state.sw1b2 ; state.sw1b1 ; state.sack33 ; state.sack32 ; state.sack31 ; state.sack23 ; state.sack22 ; state.sack21 ; state.sack13 ; state.sack12 ; state.sack11 ; state.sab3 ; state.sab2 ; state.sab1 ; state.s2 ; state.s1 ; state.s0 ; state.sw_init1 ; state.sw_init0 ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+
; state.sw_init0 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 0              ;
; state.sw_init1 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 1              ; 1              ;
; state.s0       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 1        ; 0              ; 1              ;
; state.s1       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 1        ; 0        ; 0              ; 1              ;
; state.s2       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1        ; 0        ; 0        ; 0              ; 1              ;
; state.sab1     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sab2     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sab3     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack11   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack12   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack13   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack21   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack22   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack23   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack31   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack32   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack33   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b1    ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b2    ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b3    ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b1    ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b2    ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b3    ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.send     ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|state2     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state2.sw_write ; state2.sw_ready ; state2.sw_init1 ; state2.sw_init0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; state2.sw_init0 ; 0               ; 0               ; 0               ; 0               ;
; state2.sw_init1 ; 0               ; 0               ; 1               ; 1               ;
; state2.sw_ready ; 0               ; 1               ; 0               ; 1               ;
; state2.sw_write ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|present_state            ;
+------------------------------+-----------------------------+-----------------------+----------------------+------------------------------+-----------------------+
; Name                         ; present_state.s_ACKNOWLEDGE ; present_state.s_WRITE ; present_state.s_READ ; present_state.s_WAIT_COMMAND ; present_state.s_RESET ;
+------------------------------+-----------------------------+-----------------------+----------------------+------------------------------+-----------------------+
; present_state.s_RESET        ; 0                           ; 0                     ; 0                    ; 0                            ; 0                     ;
; present_state.s_WAIT_COMMAND ; 0                           ; 0                     ; 0                    ; 1                            ; 1                     ;
; present_state.s_READ         ; 0                           ; 0                     ; 1                    ; 0                            ; 1                     ;
; present_state.s_WRITE        ; 0                           ; 1                     ; 0                    ; 0                            ; 1                     ;
; present_state.s_ACKNOWLEDGE  ; 1                           ; 0                     ; 0                    ; 0                            ; 1                     ;
+------------------------------+-----------------------------+-----------------------+----------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------+-----------------------------+----------------------------------+--------------------------------------+-----------------------------------+-----------------------------+----------------------------+------------------------------+--------------------------------------+------------------------------------+-----------------------------------+-----------------------------+---------------------------------------+-----------------------------------+----------------------+------------------------------+
; Name                                  ; present_state.s_ACKNOWLEDGE ; present_state.s_CHECK_ERASE_DONE ; present_state.s_ERASE_WAIT_COMPLETED ; present_state.s_ERASE_CYCLE_DELAY ; present_state.s_ERASE_CYCLE ; present_state.s_ERASE_CHIP ; present_state.s_ERASE_SECTOR ; present_state.s_CHECK_WRITE_COMPLETE ; present_state.s_WAIT_UNTIL_WRITTEN ; present_state.s_WRITE_CYCLE_DELAY ; present_state.s_WRITE_CYCLE ; present_state.s_CHECK_MEMORY_CONTENTS ; present_state.s_READ_BEFORE_WRITE ; present_state.s_READ ; present_state.s_WAIT_COMMAND ;
+---------------------------------------+-----------------------------+----------------------------------+--------------------------------------+-----------------------------------+-----------------------------+----------------------------+------------------------------+--------------------------------------+------------------------------------+-----------------------------------+-----------------------------+---------------------------------------+-----------------------------------+----------------------+------------------------------+
; present_state.s_WAIT_COMMAND          ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 0                            ;
; present_state.s_READ                  ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 1                    ; 1                            ;
; present_state.s_READ_BEFORE_WRITE     ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 1                                 ; 0                    ; 1                            ;
; present_state.s_CHECK_MEMORY_CONTENTS ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 1                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_WRITE_CYCLE           ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 1                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_WRITE_CYCLE_DELAY     ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 1                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_WAIT_UNTIL_WRITTEN    ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 1                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_CHECK_WRITE_COMPLETE  ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 1                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_ERASE_SECTOR          ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 1                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_ERASE_CHIP            ; 0                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 1                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_ERASE_CYCLE           ; 0                           ; 0                                ; 0                                    ; 0                                 ; 1                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_ERASE_CYCLE_DELAY     ; 0                           ; 0                                ; 0                                    ; 1                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_ERASE_WAIT_COMPLETED  ; 0                           ; 0                                ; 1                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_CHECK_ERASE_DONE      ; 0                           ; 1                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
; present_state.s_ACKNOWLEDGE           ; 1                           ; 0                                ; 0                                    ; 0                                 ; 0                           ; 0                          ; 0                            ; 0                                    ; 0                                  ; 0                                 ; 0                           ; 0                                     ; 0                                 ; 0                    ; 1                            ;
+---------------------------------------+-----------------------------+----------------------------------+--------------------------------------+-----------------------------------+-----------------------------+----------------------------+------------------------------+--------------------------------------+------------------------------------+-----------------------------------+-----------------------------+---------------------------------------+-----------------------------------+----------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|erase_reg                                                                      ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|write_reg                                                                      ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U2|cntr_g7l:auto_generated|safe_q[0..4]                                                      ; Lost fanout                                                                                                                                  ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[0..9,26..33]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[5..7]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|last_erase_byte[0..3,6]               ; Merged with g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|last_erase_byte[7] ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|last_erase_byte[4..5,7]               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|last_erase_address[0..21]             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[25]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[49]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[24]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[48]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[23]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[47]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[22]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[46]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[21]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[45]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[20]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[44]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[19]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[43]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[18]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[42]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[17]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[41]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[16]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[40]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[15]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[39]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[14]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[38]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[13]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[37]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[12]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[36]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[11]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[35]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[10]                                                                                           ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|LRDATA[34]                                                                        ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[7]                                                                                         ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[0]                                                                      ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[5]                                                                                         ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[6]                                                                      ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[1]                                                                                         ; Merged with g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[4]                                                                      ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_SECTOR          ; Lost fanout                                                                                                                                  ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CHIP            ; Lost fanout                                                                                                                                  ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ_BEFORE_WRITE     ; Stuck at GND due to stuck port data_in                                                                                                       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_MEMORY_CONTENTS ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Total Number of Removed Registers = 81                                                                                                              ;                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ_BEFORE_WRITE ; Stuck at GND              ; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_MEMORY_CONTENTS ;
;                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 373   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 298   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 221   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------+---------+
; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]                                                        ; 3       ;
; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]                                                        ; 3       ;
; g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]                                                        ; 3       ;
; g26_note_timer_board:Gate1|TRIGGER                                                                                          ; 58      ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[0]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[1]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[2]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[3]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[4]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[5]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[6]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[7]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[8]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[9]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[10] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[11] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[12] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[13] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[14] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[15] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[16] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[17] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[18] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[19] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[20] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[21] ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_ce_n        ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_oe_n        ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_we_n        ; 1       ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|Mcount                                                                       ; 7       ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|Bcount[2]                                                                    ; 5       ;
; whetherstop                                                                                                                 ; 2       ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0]                                                                 ; 11      ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1]                                                                 ; 10      ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                 ; 6       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[0]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[1]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[2]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[4]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[5]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[6]  ; 1       ;
; g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[7]  ; 1       ;
; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[3]                                                         ; 2       ;
; g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[5]                                                         ; 2       ;
; g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_READY                                                                    ; 5       ;
; g26_flash_read:Gate2|g26_flash_read_control:Gate1|init                                                                      ; 2       ;
; Total number of inverted registers = 47                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[15]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_data[4]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|data_size[21]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|data_size[8]                                                              ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD1[2]                                                                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|SCI_WORD2[4]                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|data_size[1]                                                              ;
; 12:1               ; 19 bits   ; 152 LEs       ; 19 LEs               ; 133 LEs                ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[21]                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |g26_lab5_FSM|addresscounter[4]                                                                                                           ;
; 19:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|clk_count[1]                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|flash_address[11] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_flash_read_control:Gate1|iflash_address[5]                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2]                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |g26_lab5_FSM|g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[0]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|Selector7                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|Selector6                                                                    ;
; 17:1               ; 3 bits    ; 33 LEs        ; 27 LEs               ; 6 LEs                  ; No         ; |g26_lab5_FSM|y                                                                                                                           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |g26_lab5_FSM|g26_flash_read:Gate2|g26_audio_interface:Gate3|Selector11                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1 ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2 ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |g26_lab5_FSM ;
+----------------------------+-------+-----------------------------------------+
; Parameter Name             ; Value ; Type                                    ;
+----------------------------+-------+-----------------------------------------+
; FLASH_MEMORY_ADDRESS_WIDTH ; 22    ; Signed Integer                          ;
; FLASH_MEMORY_DATA_WIDTH    ; 8     ; Signed Integer                          ;
+----------------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:crc_table ;
+------------------------+-------------------+-------------------+
; Parameter Name         ; Value             ; Type              ;
+------------------------+-------------------+-------------------+
; LPM_WIDTH              ; 16                ; Signed Integer    ;
; LPM_WIDTHAD            ; 8                 ; Signed Integer    ;
; LPM_NUMWORDS           ; 256               ; Signed Integer    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED        ; Untyped           ;
; LPM_OUTDATA            ; UNREGISTERED      ; Untyped           ;
; LPM_FILE               ; g26_demo_song.mif ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE    ;
+------------------------+-------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:crc_table2 ;
+------------------------+--------------------+-------------------+
; Parameter Name         ; Value              ; Type              ;
+------------------------+--------------------+-------------------+
; LPM_WIDTH              ; 16                 ; Signed Integer    ;
; LPM_WIDTHAD            ; 8                  ; Signed Integer    ;
; LPM_NUMWORDS           ; 256                ; Signed Integer    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED         ; Untyped           ;
; LPM_OUTDATA            ; UNREGISTERED       ; Untyped           ;
; LPM_FILE               ; g26_demo_song2.mif ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone II         ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON                 ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF                ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON                 ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF                ; IGNORE_CASCADE    ;
+------------------------+--------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table ;
+------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                         ;
+------------------------+-------------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 24                ; Signed Integer                                               ;
; LPM_WIDTHAD            ; 8                 ; Signed Integer                                               ;
; LPM_NUMWORDS           ; 256               ; Signed Integer                                               ;
; LPM_ADDRESS_CONTROL    ; REGISTERED        ; Untyped                                                      ;
; LPM_OUTDATA            ; UNREGISTERED      ; Untyped                                                      ;
; LPM_FILE               ; g26_tempo_div.mif ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                               ;
+------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 24          ; Signed Integer                                                  ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                         ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_akk    ; Untyped                                                         ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                  ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                         ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_g7l    ; Untyped                                                         ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table ;
+------------------------+-----------------+----------------------------------------------------------------+
; Parameter Name         ; Value           ; Type                                                           ;
+------------------------+-----------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 12              ; Signed Integer                                                 ;
; LPM_WIDTHAD            ; 8               ; Signed Integer                                                 ;
; LPM_NUMWORDS           ; 256             ; Signed Integer                                                 ;
; LPM_ADDRESS_CONTROL    ; REGISTERED      ; Untyped                                                        ;
; LPM_OUTDATA            ; UNREGISTERED    ; Untyped                                                        ;
; LPM_FILE               ; g26_bpm_BCD.mif ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone II      ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON              ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF             ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON              ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF             ; IGNORE_CASCADE                                                 ;
+------------------------+-----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_note_timer_board:Gate1|LPM_ROM:crc_table ;
+------------------------+--------------------+---------------------------------------------+
; Parameter Name         ; Value              ; Type                                        ;
+------------------------+--------------------+---------------------------------------------+
; LPM_WIDTH              ; 9                  ; Signed Integer                              ;
; LPM_WIDTHAD            ; 4                  ; Signed Integer                              ;
; LPM_NUMWORDS           ; 16                 ; Signed Integer                              ;
; LPM_ADDRESS_CONTROL    ; REGISTERED         ; Untyped                                     ;
; LPM_OUTDATA            ; UNREGISTERED       ; Untyped                                     ;
; LPM_FILE               ; g26_note_timer.mif ; Untyped                                     ;
; DEVICE_FAMILY          ; Cyclone II         ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON                 ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF                ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON                 ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF                ; IGNORE_CASCADE                              ;
+------------------------+--------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_flash_read:Gate2 ;
+----------------------------+-------+------------------------------+
; Parameter Name             ; Value ; Type                         ;
+----------------------------+-------+------------------------------+
; FLASH_MEMORY_ADDRESS_WIDTH ; 22    ; Signed Integer               ;
; FLASH_MEMORY_DATA_WIDTH    ; 8     ; Signed Integer               ;
+----------------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2 ;
+----------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                         ;
+----------------------------+-------+------------------------------------------------------------------------------+
; FLASH_MEMORY_ADDRESS_WIDTH ; 22    ; Signed Integer                                                               ;
; FLASH_MEMORY_DATA_WIDTH    ; 8     ; Signed Integer                                                               ;
+----------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                  ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; flash_memory_address_width ; 22    ; Signed Integer                                                                                                        ;
; flash_memory_data_width    ; 8     ; Signed Integer                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                              ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; flash_memory_address_width ; 22    ; Signed Integer                                                                                                    ;
; flash_memory_data_width    ; 8     ; Signed Integer                                                                                                    ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "g26_flash_read:Gate2|g26_audio_interface:Gate3" ;
+-------------+-------+----------+-------------------------------------------+
; Port        ; Type  ; Severity ; Details                                   ;
+-------------+-------+----------+-------------------------------------------+
; ldata[7..0] ; Input ; Info     ; Stuck at GND                              ;
; rdata[7..0] ; Input ; Info     ; Stuck at GND                              ;
; w_en        ; Input ; Info     ; Stuck at VCC                              ;
+-------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2" ;
+---------+-------+----------+---------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                             ;
+---------+-------+----------+---------------------------------------------------------------------+
; i_write ; Input ; Info     ; Stuck at GND                                                        ;
; i_erase ; Input ; Info     ; Stuck at GND                                                        ;
+---------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g26_flash_read:Gate2"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; sample_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g26_note_timer_board:Gate1|g26_tempo:Gate1"                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; beat        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; beat_output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "g26_note_timer_board:Gate1" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; bpm[1..0] ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Apr 13 14:32:21 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_controller.vhd
    Info: Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl
    Info: Found entity 1: Altera_UP_Flash_Memory_Controller
Info: Found 2 design units, including 1 entities, in source file g26_tempo.vhd
    Info: Found design unit 1: g26_tempo-func
    Info: Found entity 1: g26_tempo
Info: Found 2 design units, including 1 entities, in source file g26_segment_decoder.vhd
    Info: Found design unit 1: g26_segment_decoder-func
    Info: Found entity 1: g26_segment_decoder
Info: Found 2 design units, including 1 entities, in source file g26_note_timer_board.vhd
    Info: Found design unit 1: g26_note_timer_board-func
    Info: Found entity 1: g26_note_timer_board
Info: Found 2 design units, including 1 entities, in source file g26_lab5_fsm.vhd
    Info: Found design unit 1: g26_lab5_FSM-arc
    Info: Found entity 1: g26_lab5_FSM
Info: Found 2 design units, including 1 entities, in source file g26_flash_read_control.vhd
    Info: Found design unit 1: g26_flash_read_control-a
    Info: Found entity 1: g26_flash_read_control
Info: Found 2 design units, including 1 entities, in source file g26_flash_read.vhd
    Info: Found design unit 1: g26_flash_read-func
    Info: Found entity 1: g26_flash_read
Info: Found 2 design units, including 1 entities, in source file g26_audio_interface.vhd
    Info: Found design unit 1: g26_audio_interface-a
    Info: Found entity 1: g26_audio_interface
Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_user_interface.vhd
    Info: Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl
    Info: Found entity 1: Altera_UP_Flash_Memory_User_Interface
Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_ip_core_standalone.vhd
    Info: Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl
    Info: Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone
Warning: Can't analyze file -- file Slowed_Altera_UP_Flash_Memory_IP_Core_Standalone.vhd is missing
Info: Found 2 design units, including 1 entities, in source file g26_lab5_fsm_simulation.vhd
    Info: Found design unit 1: g26_lab5_FSM_simulation-arc
    Info: Found entity 1: g26_lab5_FSM_simulation
Info: Elaborating entity "g26_lab5_FSM" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at g26_lab5_FSM.vhd(82): used implicit default value for signal "playend" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:crc_table"
Info: Elaborated megafunction instantiation "LPM_ROM:crc_table"
Info: Instantiated megafunction "LPM_ROM:crc_table" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "g26_demo_song.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "LPM_ROM:crc_table|altrom:srom"
Info: Elaborated megafunction instantiation "LPM_ROM:crc_table|altrom:srom", which is child of megafunction instantiation "LPM_ROM:crc_table"
Info: Elaborating entity "altsyncram" for hierarchy "LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:crc_table"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mo01.tdf
    Info: Found entity 1: altsyncram_mo01
Info: Elaborating entity "altsyncram_mo01" for hierarchy "LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated"
Info: Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:crc_table2"
Info: Elaborated megafunction instantiation "LPM_ROM:crc_table2"
Info: Instantiated megafunction "LPM_ROM:crc_table2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "g26_demo_song2.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "LPM_ROM:crc_table2|altrom:srom"
Info: Elaborated megafunction instantiation "LPM_ROM:crc_table2|altrom:srom", which is child of megafunction instantiation "LPM_ROM:crc_table2"
Info: Elaborating entity "altsyncram" for hierarchy "LPM_ROM:crc_table2|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "LPM_ROM:crc_table2|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:crc_table2"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8q01.tdf
    Info: Found entity 1: altsyncram_8q01
Info: Elaborating entity "altsyncram_8q01" for hierarchy "LPM_ROM:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated"
Info: Elaborating entity "g26_note_timer_board" for hierarchy "g26_note_timer_board:Gate1"
Info: Elaborating entity "g26_tempo" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1"
Warning (10036): Verilog HDL or VHDL warning at g26_tempo.vhd(30): object "bpm_offset" assigned a value but never read
Info: Elaborating entity "LPM_ROM" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table"
Info: Instantiated megafunction "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "24"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "g26_tempo_div.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom", which is child of megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table"
Info: Elaborating entity "altsyncram" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1p01.tdf
    Info: Found entity 1: altsyncram_1p01
Info: Elaborating entity "altsyncram_1p01" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1"
Info: Instantiated megafunction "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "24"
    Info: Parameter "LPM_MODULUS" = "0"
    Info: Parameter "LPM_DIRECTION" = "DOWN"
    Info: Parameter "LPM_AVALUE" = "UNUSED"
    Info: Parameter "LPM_SVALUE" = "UNUSED"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
    Info: Parameter "LPM_PVALUE" = "UNUSED"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_akk.tdf
    Info: Found entity 1: cntr_akk
Info: Elaborating entity "cntr_akk" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U1|cntr_akk:auto_generated"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2"
Info: Instantiated megafunction "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_MODULUS" = "0"
    Info: Parameter "LPM_DIRECTION" = "DOWN"
    Info: Parameter "LPM_AVALUE" = "UNUSED"
    Info: Parameter "LPM_SVALUE" = "UNUSED"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
    Info: Parameter "LPM_PVALUE" = "UNUSED"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g7l.tdf
    Info: Found entity 1: cntr_g7l
Info: Elaborating entity "cntr_g7l" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_COUNTER:U2|cntr_g7l:auto_generated"
Info: Elaborating entity "LPM_ROM" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table"
Info: Instantiated megafunction "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "g26_bpm_BCD.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom", which is child of megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table"
Info: Elaborating entity "altsyncram" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ug01.tdf
    Info: Found entity 1: altsyncram_ug01
Info: Elaborating entity "altsyncram_ug01" for hierarchy "g26_note_timer_board:Gate1|g26_tempo:Gate1|LPM_ROM:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated"
Info: Elaborating entity "LPM_ROM" for hierarchy "g26_note_timer_board:Gate1|LPM_ROM:crc_table"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|LPM_ROM:crc_table"
Info: Instantiated megafunction "g26_note_timer_board:Gate1|LPM_ROM:crc_table" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_WIDTHAD" = "4"
    Info: Parameter "LPM_NUMWORDS" = "16"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "g26_note_timer.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom", which is child of megafunction instantiation "g26_note_timer_board:Gate1|LPM_ROM:crc_table"
Info: Elaborating entity "altsyncram" for hierarchy "g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "g26_note_timer_board:Gate1|LPM_ROM:crc_table"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9p01.tdf
    Info: Found entity 1: altsyncram_9p01
Info: Elaborating entity "altsyncram_9p01" for hierarchy "g26_note_timer_board:Gate1|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_9p01:auto_generated"
Info: Elaborating entity "g26_flash_read" for hierarchy "g26_flash_read:Gate2"
Info: Elaborating entity "g26_flash_read_control" for hierarchy "g26_flash_read:Gate2|g26_flash_read_control:Gate1"
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(209): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(211): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(213): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(215): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(217): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(219): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(221): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(223): signal "fmax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Altera_UP_Flash_Memory_UP_Core_Standalone" for hierarchy "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2"
Info: Elaborating entity "Altera_UP_Flash_Memory_User_Interface" for hierarchy "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui"
Info: Elaborating entity "Altera_UP_Flash_Memory_Controller" for hierarchy "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_Controller:fm"
Info: Elaborating entity "g26_audio_interface" for hierarchy "g26_flash_read:Gate2|g26_audio_interface:Gate3"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:bpm_table|altrom:srom|altsyncram:rom_block|altsyncram_ug01:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[14]"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|lpm_rom:crc_table|otri[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[23]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[22]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[21]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[20]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[19]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[18]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[17]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[16]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|otri[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table2|otri[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "lpm_rom:crc_table|otri[0]" feeding internal logic into a wire
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[2] will power up to High
    Critical Warning (18010): Register g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[0] will power up to High
    Critical Warning (18010): Register g26_flash_read:Gate2|g26_audio_interface:Gate3|bit_count[1] will power up to High
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U2|cntr_g7l:auto_generated|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U2|cntr_g7l:auto_generated|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U2|cntr_g7l:auto_generated|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U2|cntr_g7l:auto_generated|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_counter:U2|cntr_g7l:auto_generated|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_SECTOR" lost all its fanouts during netlist optimizations.
    Info: Register "g26_flash_read:Gate2|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CHIP" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "lab5" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab5 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab5 -section_id "Root Region" was ignored
Info: Implemented 866 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 33 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 745 logic cells
    Info: Implemented 57 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Mon Apr 13 14:32:58 2015
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:07


