ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * File Name          : stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f3xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f3xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f3xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f3xx_hal_msp.c ****   *
  18:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f3xx_hal_msp.c ****   */
  20:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f3xx_hal_msp.c **** 
  22:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f3xx_hal_msp.c **** 
  26:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** /**
  62:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f3xx_hal_msp.c ****   */
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f3xx_hal_msp.c **** 
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB6:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 3


  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE6:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB7:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE7:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f3xx_hal_msp.c **** 
  73:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE130:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_ADC_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f3xx_hal_msp.c **** 
  80:Core/Src/stm32f3xx_hal_msp.c **** /**
  81:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 4


  84:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f3xx_hal_msp.c **** */
  86:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f3xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  88:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  97              		.loc 1 88 3 view .LVU15
  98              		.loc 1 88 10 is_stmt 0 view .LVU16
  99 0000 0268     		ldr	r2, [r0]
 100              		.loc 1 88 5 view .LVU17
 101 0002 094B     		ldr	r3, .L12
 102 0004 9A42     		cmp	r2, r3
 103 0006 00D0     		beq	.L11
 104 0008 7047     		bx	lr
 105              	.L11:
  87:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 106              		.loc 1 87 1 view .LVU18
 107 000a 82B0     		sub	sp, sp, #8
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 8
  89:Core/Src/stm32f3xx_hal_msp.c ****   {
  90:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  91:Core/Src/stm32f3xx_hal_msp.c **** 
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 110              		.loc 1 94 5 is_stmt 1 view .LVU19
 111              	.LBB8:
 112              		.loc 1 94 5 view .LVU20
 113              		.loc 1 94 5 view .LVU21
 114 000c 03F56C43 		add	r3, r3, #60416
 115 0010 9A69     		ldr	r2, [r3, #24]
 116 0012 42F40072 		orr	r2, r2, #512
 117 0016 9A61     		str	r2, [r3, #24]
 118              		.loc 1 94 5 view .LVU22
 119 0018 9B69     		ldr	r3, [r3, #24]
 120 001a 03F40073 		and	r3, r3, #512
 121 001e 0193     		str	r3, [sp, #4]
 122              		.loc 1 94 5 view .LVU23
 123 0020 019B     		ldr	r3, [sp, #4]
 124              	.LBE8:
 125              		.loc 1 94 5 view .LVU24
  95:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
  96:Core/Src/stm32f3xx_hal_msp.c **** 
  97:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
  98:Core/Src/stm32f3xx_hal_msp.c ****   }
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 100:Core/Src/stm32f3xx_hal_msp.c **** }
 126              		.loc 1 100 1 is_stmt 0 view .LVU25
 127 0022 02B0     		add	sp, sp, #8
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 0
 130              		@ sp needed
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 5


 131 0024 7047     		bx	lr
 132              	.L13:
 133 0026 00BF     		.align	2
 134              	.L12:
 135 0028 00240140 		.word	1073816576
 136              		.cfi_endproc
 137              	.LFE131:
 139              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_ADC_MspDeInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	HAL_ADC_MspDeInit:
 148              	.LVL1:
 149              	.LFB132:
 101:Core/Src/stm32f3xx_hal_msp.c **** 
 102:Core/Src/stm32f3xx_hal_msp.c **** /**
 103:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 104:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
 106:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f3xx_hal_msp.c **** */
 108:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 109:Core/Src/stm32f3xx_hal_msp.c **** {
 150              		.loc 1 109 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 110:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 155              		.loc 1 110 3 view .LVU27
 156              		.loc 1 110 10 is_stmt 0 view .LVU28
 157 0000 0268     		ldr	r2, [r0]
 158              		.loc 1 110 5 view .LVU29
 159 0002 054B     		ldr	r3, .L17
 160 0004 9A42     		cmp	r2, r3
 161 0006 00D0     		beq	.L16
 162              	.L14:
 111:Core/Src/stm32f3xx_hal_msp.c ****   {
 112:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 113:Core/Src/stm32f3xx_hal_msp.c **** 
 114:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 115:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 117:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 118:Core/Src/stm32f3xx_hal_msp.c **** 
 119:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 120:Core/Src/stm32f3xx_hal_msp.c ****   }
 121:Core/Src/stm32f3xx_hal_msp.c **** 
 122:Core/Src/stm32f3xx_hal_msp.c **** }
 163              		.loc 1 122 1 view .LVU30
 164 0008 7047     		bx	lr
 165              	.L16:
 116:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 166              		.loc 1 116 5 is_stmt 1 view .LVU31
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 6


 167 000a 044A     		ldr	r2, .L17+4
 168 000c 9369     		ldr	r3, [r2, #24]
 169 000e 23F40073 		bic	r3, r3, #512
 170 0012 9361     		str	r3, [r2, #24]
 171              		.loc 1 122 1 is_stmt 0 view .LVU32
 172 0014 F8E7     		b	.L14
 173              	.L18:
 174 0016 00BF     		.align	2
 175              	.L17:
 176 0018 00240140 		.word	1073816576
 177 001c 00100240 		.word	1073876992
 178              		.cfi_endproc
 179              	.LFE132:
 181              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_DAC_MspInit
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu fpv4-sp-d16
 189              	HAL_DAC_MspInit:
 190              	.LVL2:
 191              	.LFB133:
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 124:Core/Src/stm32f3xx_hal_msp.c **** /**
 125:Core/Src/stm32f3xx_hal_msp.c **** * @brief DAC MSP Initialization
 126:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32f3xx_hal_msp.c **** * @param hdac: DAC handle pointer
 128:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f3xx_hal_msp.c **** */
 130:Core/Src/stm32f3xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
 131:Core/Src/stm32f3xx_hal_msp.c **** {
 192              		.loc 1 131 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 40
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		.loc 1 131 1 is_stmt 0 view .LVU34
 197 0000 00B5     		push	{lr}
 198              	.LCFI4:
 199              		.cfi_def_cfa_offset 4
 200              		.cfi_offset 14, -4
 201 0002 8BB0     		sub	sp, sp, #44
 202              	.LCFI5:
 203              		.cfi_def_cfa_offset 48
 132:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 204              		.loc 1 132 3 is_stmt 1 view .LVU35
 205              		.loc 1 132 20 is_stmt 0 view .LVU36
 206 0004 0023     		movs	r3, #0
 207 0006 0593     		str	r3, [sp, #20]
 208 0008 0693     		str	r3, [sp, #24]
 209 000a 0793     		str	r3, [sp, #28]
 210 000c 0893     		str	r3, [sp, #32]
 211 000e 0993     		str	r3, [sp, #36]
 133:Core/Src/stm32f3xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 212              		.loc 1 133 3 is_stmt 1 view .LVU37
 213              		.loc 1 133 10 is_stmt 0 view .LVU38
 214 0010 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 7


 215              		.loc 1 133 5 view .LVU39
 216 0012 234A     		ldr	r2, .L25
 217 0014 9342     		cmp	r3, r2
 218 0016 05D0     		beq	.L23
 134:Core/Src/stm32f3xx_hal_msp.c ****   {
 135:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspInit 0 */
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 137:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC1_MspInit 0 */
 138:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_ENABLE();
 140:Core/Src/stm32f3xx_hal_msp.c **** 
 141:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 143:Core/Src/stm32f3xx_hal_msp.c ****     PA4     ------> DAC1_OUT1
 144:Core/Src/stm32f3xx_hal_msp.c ****     */
 145:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = CH1_VSETDAC_Pin;
 146:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 147:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 148:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH1_VSETDAC_GPIO_Port, &GPIO_InitStruct);
 149:Core/Src/stm32f3xx_hal_msp.c **** 
 150:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspInit 1 */
 151:Core/Src/stm32f3xx_hal_msp.c **** 
 152:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC1_MspInit 1 */
 153:Core/Src/stm32f3xx_hal_msp.c ****   }
 154:Core/Src/stm32f3xx_hal_msp.c ****   else if(hdac->Instance==DAC2)
 219              		.loc 1 154 8 is_stmt 1 view .LVU40
 220              		.loc 1 154 10 is_stmt 0 view .LVU41
 221 0018 224A     		ldr	r2, .L25+4
 222 001a 9342     		cmp	r3, r2
 223 001c 21D0     		beq	.L24
 224              	.LVL3:
 225              	.L19:
 155:Core/Src/stm32f3xx_hal_msp.c ****   {
 156:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC2_MspInit 0 */
 157:Core/Src/stm32f3xx_hal_msp.c **** 
 158:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC2_MspInit 0 */
 159:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 160:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_DAC2_CLK_ENABLE();
 161:Core/Src/stm32f3xx_hal_msp.c **** 
 162:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 163:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 164:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> DAC2_OUT1
 165:Core/Src/stm32f3xx_hal_msp.c ****     */
 166:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = CH2_VSETDAC_Pin;
 167:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 168:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_VSETDAC_GPIO_Port, &GPIO_InitStruct);
 170:Core/Src/stm32f3xx_hal_msp.c **** 
 171:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC2_MspInit 1 */
 172:Core/Src/stm32f3xx_hal_msp.c **** 
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC2_MspInit 1 */
 174:Core/Src/stm32f3xx_hal_msp.c ****   }
 175:Core/Src/stm32f3xx_hal_msp.c **** 
 176:Core/Src/stm32f3xx_hal_msp.c **** }
 226              		.loc 1 176 1 view .LVU42
 227 001e 0BB0     		add	sp, sp, #44
 228              	.LCFI6:
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 8


 229              		.cfi_remember_state
 230              		.cfi_def_cfa_offset 4
 231              		@ sp needed
 232 0020 5DF804FB 		ldr	pc, [sp], #4
 233              	.LVL4:
 234              	.L23:
 235              	.LCFI7:
 236              		.cfi_restore_state
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 237              		.loc 1 139 5 is_stmt 1 view .LVU43
 238              	.LBB9:
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 239              		.loc 1 139 5 view .LVU44
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 240              		.loc 1 139 5 view .LVU45
 241 0024 204B     		ldr	r3, .L25+8
 242 0026 DA69     		ldr	r2, [r3, #28]
 243 0028 42F00052 		orr	r2, r2, #536870912
 244 002c DA61     		str	r2, [r3, #28]
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 245              		.loc 1 139 5 view .LVU46
 246 002e DA69     		ldr	r2, [r3, #28]
 247 0030 02F00052 		and	r2, r2, #536870912
 248 0034 0192     		str	r2, [sp, #4]
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 249              		.loc 1 139 5 view .LVU47
 250 0036 019A     		ldr	r2, [sp, #4]
 251              	.LBE9:
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 252              		.loc 1 139 5 view .LVU48
 141:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 253              		.loc 1 141 5 view .LVU49
 254              	.LBB10:
 141:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 255              		.loc 1 141 5 view .LVU50
 141:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 256              		.loc 1 141 5 view .LVU51
 257 0038 5A69     		ldr	r2, [r3, #20]
 258 003a 42F40032 		orr	r2, r2, #131072
 259 003e 5A61     		str	r2, [r3, #20]
 141:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 260              		.loc 1 141 5 view .LVU52
 261 0040 5B69     		ldr	r3, [r3, #20]
 262 0042 03F40033 		and	r3, r3, #131072
 263 0046 0293     		str	r3, [sp, #8]
 141:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 264              		.loc 1 141 5 view .LVU53
 265 0048 029B     		ldr	r3, [sp, #8]
 266              	.LBE10:
 141:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 267              		.loc 1 141 5 view .LVU54
 145:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 268              		.loc 1 145 5 view .LVU55
 145:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 269              		.loc 1 145 25 is_stmt 0 view .LVU56
 270 004a 1023     		movs	r3, #16
 271 004c 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 9


 146:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 146 5 is_stmt 1 view .LVU57
 146:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 146 26 is_stmt 0 view .LVU58
 274 004e 0323     		movs	r3, #3
 275 0050 0693     		str	r3, [sp, #24]
 147:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH1_VSETDAC_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 147 5 is_stmt 1 view .LVU59
 147:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH1_VSETDAC_GPIO_Port, &GPIO_InitStruct);
 277              		.loc 1 147 26 is_stmt 0 view .LVU60
 278 0052 0023     		movs	r3, #0
 279 0054 0793     		str	r3, [sp, #28]
 148:Core/Src/stm32f3xx_hal_msp.c **** 
 280              		.loc 1 148 5 is_stmt 1 view .LVU61
 281 0056 05A9     		add	r1, sp, #20
 282 0058 4FF09040 		mov	r0, #1207959552
 283              	.LVL5:
 148:Core/Src/stm32f3xx_hal_msp.c **** 
 284              		.loc 1 148 5 is_stmt 0 view .LVU62
 285 005c FFF7FEFF 		bl	HAL_GPIO_Init
 286              	.LVL6:
 287 0060 DDE7     		b	.L19
 288              	.LVL7:
 289              	.L24:
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 290              		.loc 1 160 5 is_stmt 1 view .LVU63
 291              	.LBB11:
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 292              		.loc 1 160 5 view .LVU64
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 293              		.loc 1 160 5 view .LVU65
 294 0062 114B     		ldr	r3, .L25+8
 295 0064 DA69     		ldr	r2, [r3, #28]
 296 0066 42F08062 		orr	r2, r2, #67108864
 297 006a DA61     		str	r2, [r3, #28]
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 298              		.loc 1 160 5 view .LVU66
 299 006c DA69     		ldr	r2, [r3, #28]
 300 006e 02F08062 		and	r2, r2, #67108864
 301 0072 0392     		str	r2, [sp, #12]
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 302              		.loc 1 160 5 view .LVU67
 303 0074 039A     		ldr	r2, [sp, #12]
 304              	.LBE11:
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 305              		.loc 1 160 5 view .LVU68
 162:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 306              		.loc 1 162 5 view .LVU69
 307              	.LBB12:
 162:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 308              		.loc 1 162 5 view .LVU70
 162:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 309              		.loc 1 162 5 view .LVU71
 310 0076 5A69     		ldr	r2, [r3, #20]
 311 0078 42F40032 		orr	r2, r2, #131072
 312 007c 5A61     		str	r2, [r3, #20]
 162:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 10


 313              		.loc 1 162 5 view .LVU72
 314 007e 5B69     		ldr	r3, [r3, #20]
 315 0080 03F40033 		and	r3, r3, #131072
 316 0084 0493     		str	r3, [sp, #16]
 162:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 317              		.loc 1 162 5 view .LVU73
 318 0086 049B     		ldr	r3, [sp, #16]
 319              	.LBE12:
 162:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 320              		.loc 1 162 5 view .LVU74
 166:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 321              		.loc 1 166 5 view .LVU75
 166:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 322              		.loc 1 166 25 is_stmt 0 view .LVU76
 323 0088 4023     		movs	r3, #64
 324 008a 0593     		str	r3, [sp, #20]
 167:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325              		.loc 1 167 5 is_stmt 1 view .LVU77
 167:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 326              		.loc 1 167 26 is_stmt 0 view .LVU78
 327 008c 0323     		movs	r3, #3
 328 008e 0693     		str	r3, [sp, #24]
 168:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_VSETDAC_GPIO_Port, &GPIO_InitStruct);
 329              		.loc 1 168 5 is_stmt 1 view .LVU79
 168:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_VSETDAC_GPIO_Port, &GPIO_InitStruct);
 330              		.loc 1 168 26 is_stmt 0 view .LVU80
 331 0090 0023     		movs	r3, #0
 332 0092 0793     		str	r3, [sp, #28]
 169:Core/Src/stm32f3xx_hal_msp.c **** 
 333              		.loc 1 169 5 is_stmt 1 view .LVU81
 334 0094 05A9     		add	r1, sp, #20
 335 0096 4FF09040 		mov	r0, #1207959552
 336              	.LVL8:
 169:Core/Src/stm32f3xx_hal_msp.c **** 
 337              		.loc 1 169 5 is_stmt 0 view .LVU82
 338 009a FFF7FEFF 		bl	HAL_GPIO_Init
 339              	.LVL9:
 340              		.loc 1 176 1 view .LVU83
 341 009e BEE7     		b	.L19
 342              	.L26:
 343              		.align	2
 344              	.L25:
 345 00a0 00740040 		.word	1073771520
 346 00a4 00980040 		.word	1073780736
 347 00a8 00100240 		.word	1073876992
 348              		.cfi_endproc
 349              	.LFE133:
 351              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 352              		.align	1
 353              		.global	HAL_DAC_MspDeInit
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu fpv4-sp-d16
 359              	HAL_DAC_MspDeInit:
 360              	.LVL10:
 361              	.LFB134:
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 11


 177:Core/Src/stm32f3xx_hal_msp.c **** 
 178:Core/Src/stm32f3xx_hal_msp.c **** /**
 179:Core/Src/stm32f3xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 180:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 181:Core/Src/stm32f3xx_hal_msp.c **** * @param hdac: DAC handle pointer
 182:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32f3xx_hal_msp.c **** */
 184:Core/Src/stm32f3xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 185:Core/Src/stm32f3xx_hal_msp.c **** {
 362              		.loc 1 185 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		.loc 1 185 1 is_stmt 0 view .LVU85
 367 0000 08B5     		push	{r3, lr}
 368              	.LCFI8:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 3, -8
 371              		.cfi_offset 14, -4
 186:Core/Src/stm32f3xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 372              		.loc 1 186 3 is_stmt 1 view .LVU86
 373              		.loc 1 186 10 is_stmt 0 view .LVU87
 374 0002 0368     		ldr	r3, [r0]
 375              		.loc 1 186 5 view .LVU88
 376 0004 0F4A     		ldr	r2, .L33
 377 0006 9342     		cmp	r3, r2
 378 0008 03D0     		beq	.L31
 187:Core/Src/stm32f3xx_hal_msp.c ****   {
 188:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspDeInit 0 */
 189:Core/Src/stm32f3xx_hal_msp.c **** 
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC1_MspDeInit 0 */
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 192:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_DISABLE();
 193:Core/Src/stm32f3xx_hal_msp.c **** 
 194:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC1 GPIO Configuration
 195:Core/Src/stm32f3xx_hal_msp.c ****     PA4     ------> DAC1_OUT1
 196:Core/Src/stm32f3xx_hal_msp.c ****     */
 197:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(CH1_VSETDAC_GPIO_Port, CH1_VSETDAC_Pin);
 198:Core/Src/stm32f3xx_hal_msp.c **** 
 199:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspDeInit 1 */
 200:Core/Src/stm32f3xx_hal_msp.c **** 
 201:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC1_MspDeInit 1 */
 202:Core/Src/stm32f3xx_hal_msp.c ****   }
 203:Core/Src/stm32f3xx_hal_msp.c ****   else if(hdac->Instance==DAC2)
 379              		.loc 1 203 8 is_stmt 1 view .LVU89
 380              		.loc 1 203 10 is_stmt 0 view .LVU90
 381 000a 0F4A     		ldr	r2, .L33+4
 382 000c 9342     		cmp	r3, r2
 383 000e 0CD0     		beq	.L32
 384              	.LVL11:
 385              	.L27:
 204:Core/Src/stm32f3xx_hal_msp.c ****   {
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC2_MspDeInit 0 */
 206:Core/Src/stm32f3xx_hal_msp.c **** 
 207:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC2_MspDeInit 0 */
 208:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 209:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_DAC2_CLK_DISABLE();
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 12


 210:Core/Src/stm32f3xx_hal_msp.c **** 
 211:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC2 GPIO Configuration
 212:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> DAC2_OUT1
 213:Core/Src/stm32f3xx_hal_msp.c ****     */
 214:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(CH2_VSETDAC_GPIO_Port, CH2_VSETDAC_Pin);
 215:Core/Src/stm32f3xx_hal_msp.c **** 
 216:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC2_MspDeInit 1 */
 217:Core/Src/stm32f3xx_hal_msp.c **** 
 218:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC2_MspDeInit 1 */
 219:Core/Src/stm32f3xx_hal_msp.c ****   }
 220:Core/Src/stm32f3xx_hal_msp.c **** 
 221:Core/Src/stm32f3xx_hal_msp.c **** }
 386              		.loc 1 221 1 view .LVU91
 387 0010 08BD     		pop	{r3, pc}
 388              	.LVL12:
 389              	.L31:
 192:Core/Src/stm32f3xx_hal_msp.c **** 
 390              		.loc 1 192 5 is_stmt 1 view .LVU92
 391 0012 02F5CE32 		add	r2, r2, #105472
 392 0016 D369     		ldr	r3, [r2, #28]
 393 0018 23F00053 		bic	r3, r3, #536870912
 394 001c D361     		str	r3, [r2, #28]
 197:Core/Src/stm32f3xx_hal_msp.c **** 
 395              		.loc 1 197 5 view .LVU93
 396 001e 1021     		movs	r1, #16
 397 0020 4FF09040 		mov	r0, #1207959552
 398              	.LVL13:
 197:Core/Src/stm32f3xx_hal_msp.c **** 
 399              		.loc 1 197 5 is_stmt 0 view .LVU94
 400 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 401              	.LVL14:
 402 0028 F2E7     		b	.L27
 403              	.LVL15:
 404              	.L32:
 209:Core/Src/stm32f3xx_hal_msp.c **** 
 405              		.loc 1 209 5 is_stmt 1 view .LVU95
 406 002a 02F5BC32 		add	r2, r2, #96256
 407 002e D369     		ldr	r3, [r2, #28]
 408 0030 23F08063 		bic	r3, r3, #67108864
 409 0034 D361     		str	r3, [r2, #28]
 214:Core/Src/stm32f3xx_hal_msp.c **** 
 410              		.loc 1 214 5 view .LVU96
 411 0036 4021     		movs	r1, #64
 412 0038 4FF09040 		mov	r0, #1207959552
 413              	.LVL16:
 214:Core/Src/stm32f3xx_hal_msp.c **** 
 414              		.loc 1 214 5 is_stmt 0 view .LVU97
 415 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 416              	.LVL17:
 417              		.loc 1 221 1 view .LVU98
 418 0040 E6E7     		b	.L27
 419              	.L34:
 420 0042 00BF     		.align	2
 421              	.L33:
 422 0044 00740040 		.word	1073771520
 423 0048 00980040 		.word	1073780736
 424              		.cfi_endproc
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 13


 425              	.LFE134:
 427              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 428              		.align	1
 429              		.global	HAL_I2C_MspInit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	HAL_I2C_MspInit:
 436              	.LVL18:
 437              	.LFB135:
 222:Core/Src/stm32f3xx_hal_msp.c **** 
 223:Core/Src/stm32f3xx_hal_msp.c **** /**
 224:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP Initialization
 225:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 226:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 227:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 228:Core/Src/stm32f3xx_hal_msp.c **** */
 229:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 230:Core/Src/stm32f3xx_hal_msp.c **** {
 438              		.loc 1 230 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 32
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		.loc 1 230 1 is_stmt 0 view .LVU100
 443 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 444              	.LCFI9:
 445              		.cfi_def_cfa_offset 24
 446              		.cfi_offset 4, -24
 447              		.cfi_offset 5, -20
 448              		.cfi_offset 6, -16
 449              		.cfi_offset 7, -12
 450              		.cfi_offset 8, -8
 451              		.cfi_offset 14, -4
 452 0004 88B0     		sub	sp, sp, #32
 453              	.LCFI10:
 454              		.cfi_def_cfa_offset 56
 231:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 455              		.loc 1 231 3 is_stmt 1 view .LVU101
 456              		.loc 1 231 20 is_stmt 0 view .LVU102
 457 0006 0023     		movs	r3, #0
 458 0008 0393     		str	r3, [sp, #12]
 459 000a 0493     		str	r3, [sp, #16]
 460 000c 0593     		str	r3, [sp, #20]
 461 000e 0693     		str	r3, [sp, #24]
 462 0010 0793     		str	r3, [sp, #28]
 232:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 463              		.loc 1 232 3 is_stmt 1 view .LVU103
 464              		.loc 1 232 10 is_stmt 0 view .LVU104
 465 0012 0268     		ldr	r2, [r0]
 466              		.loc 1 232 5 view .LVU105
 467 0014 1F4B     		ldr	r3, .L39
 468 0016 9A42     		cmp	r2, r3
 469 0018 02D0     		beq	.L38
 470              	.LVL19:
 471              	.L35:
 233:Core/Src/stm32f3xx_hal_msp.c ****   {
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 14


 234:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 235:Core/Src/stm32f3xx_hal_msp.c **** 
 236:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 237:Core/Src/stm32f3xx_hal_msp.c **** 
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 239:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 240:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 241:Core/Src/stm32f3xx_hal_msp.c ****     PA15     ------> I2C1_SCL
 242:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 243:Core/Src/stm32f3xx_hal_msp.c ****     */
 244:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 245:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 246:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 247:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 248:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 249:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 250:Core/Src/stm32f3xx_hal_msp.c **** 
 251:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 252:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 253:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 254:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 255:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 256:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 257:Core/Src/stm32f3xx_hal_msp.c **** 
 258:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 259:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 260:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 261:Core/Src/stm32f3xx_hal_msp.c **** 
 262:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 263:Core/Src/stm32f3xx_hal_msp.c ****   }
 264:Core/Src/stm32f3xx_hal_msp.c **** 
 265:Core/Src/stm32f3xx_hal_msp.c **** }
 472              		.loc 1 265 1 view .LVU106
 473 001a 08B0     		add	sp, sp, #32
 474              	.LCFI11:
 475              		.cfi_remember_state
 476              		.cfi_def_cfa_offset 24
 477              		@ sp needed
 478 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 479              	.LVL20:
 480              	.L38:
 481              	.LCFI12:
 482              		.cfi_restore_state
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 483              		.loc 1 238 5 is_stmt 1 view .LVU107
 484              	.LBB13:
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 485              		.loc 1 238 5 view .LVU108
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 486              		.loc 1 238 5 view .LVU109
 487 0020 1D4C     		ldr	r4, .L39+4
 488 0022 6369     		ldr	r3, [r4, #20]
 489 0024 43F40033 		orr	r3, r3, #131072
 490 0028 6361     		str	r3, [r4, #20]
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 491              		.loc 1 238 5 view .LVU110
 492 002a 6369     		ldr	r3, [r4, #20]
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 15


 493 002c 03F40033 		and	r3, r3, #131072
 494 0030 0093     		str	r3, [sp]
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 495              		.loc 1 238 5 view .LVU111
 496 0032 009B     		ldr	r3, [sp]
 497              	.LBE13:
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 498              		.loc 1 238 5 view .LVU112
 239:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 499              		.loc 1 239 5 view .LVU113
 500              	.LBB14:
 239:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 501              		.loc 1 239 5 view .LVU114
 239:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 502              		.loc 1 239 5 view .LVU115
 503 0034 6369     		ldr	r3, [r4, #20]
 504 0036 43F48023 		orr	r3, r3, #262144
 505 003a 6361     		str	r3, [r4, #20]
 239:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 506              		.loc 1 239 5 view .LVU116
 507 003c 6369     		ldr	r3, [r4, #20]
 508 003e 03F48023 		and	r3, r3, #262144
 509 0042 0193     		str	r3, [sp, #4]
 239:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 510              		.loc 1 239 5 view .LVU117
 511 0044 019B     		ldr	r3, [sp, #4]
 512              	.LBE14:
 239:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 513              		.loc 1 239 5 view .LVU118
 244:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 514              		.loc 1 244 5 view .LVU119
 244:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 515              		.loc 1 244 25 is_stmt 0 view .LVU120
 516 0046 4FF40043 		mov	r3, #32768
 517 004a 0393     		str	r3, [sp, #12]
 245:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 518              		.loc 1 245 5 is_stmt 1 view .LVU121
 245:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 519              		.loc 1 245 26 is_stmt 0 view .LVU122
 520 004c 4FF01208 		mov	r8, #18
 521 0050 CDF81080 		str	r8, [sp, #16]
 246:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 522              		.loc 1 246 5 is_stmt 1 view .LVU123
 246:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 523              		.loc 1 246 26 is_stmt 0 view .LVU124
 524 0054 0127     		movs	r7, #1
 525 0056 0597     		str	r7, [sp, #20]
 247:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 526              		.loc 1 247 5 is_stmt 1 view .LVU125
 247:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 527              		.loc 1 247 27 is_stmt 0 view .LVU126
 528 0058 0326     		movs	r6, #3
 529 005a 0696     		str	r6, [sp, #24]
 248:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 530              		.loc 1 248 5 is_stmt 1 view .LVU127
 248:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 531              		.loc 1 248 31 is_stmt 0 view .LVU128
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 16


 532 005c 0425     		movs	r5, #4
 533 005e 0795     		str	r5, [sp, #28]
 249:Core/Src/stm32f3xx_hal_msp.c **** 
 534              		.loc 1 249 5 is_stmt 1 view .LVU129
 535 0060 03A9     		add	r1, sp, #12
 536 0062 4FF09040 		mov	r0, #1207959552
 537              	.LVL21:
 249:Core/Src/stm32f3xx_hal_msp.c **** 
 538              		.loc 1 249 5 is_stmt 0 view .LVU130
 539 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL22:
 251:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 541              		.loc 1 251 5 is_stmt 1 view .LVU131
 251:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 542              		.loc 1 251 25 is_stmt 0 view .LVU132
 543 006a 8023     		movs	r3, #128
 544 006c 0393     		str	r3, [sp, #12]
 252:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 545              		.loc 1 252 5 is_stmt 1 view .LVU133
 252:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 546              		.loc 1 252 26 is_stmt 0 view .LVU134
 547 006e CDF81080 		str	r8, [sp, #16]
 253:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 548              		.loc 1 253 5 is_stmt 1 view .LVU135
 253:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 549              		.loc 1 253 26 is_stmt 0 view .LVU136
 550 0072 0597     		str	r7, [sp, #20]
 254:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 551              		.loc 1 254 5 is_stmt 1 view .LVU137
 254:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 552              		.loc 1 254 27 is_stmt 0 view .LVU138
 553 0074 0696     		str	r6, [sp, #24]
 255:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 554              		.loc 1 255 5 is_stmt 1 view .LVU139
 255:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 555              		.loc 1 255 31 is_stmt 0 view .LVU140
 556 0076 0795     		str	r5, [sp, #28]
 256:Core/Src/stm32f3xx_hal_msp.c **** 
 557              		.loc 1 256 5 is_stmt 1 view .LVU141
 558 0078 03A9     		add	r1, sp, #12
 559 007a 0848     		ldr	r0, .L39+8
 560 007c FFF7FEFF 		bl	HAL_GPIO_Init
 561              	.LVL23:
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 562              		.loc 1 259 5 view .LVU142
 563              	.LBB15:
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 564              		.loc 1 259 5 view .LVU143
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 565              		.loc 1 259 5 view .LVU144
 566 0080 E369     		ldr	r3, [r4, #28]
 567 0082 43F40013 		orr	r3, r3, #2097152
 568 0086 E361     		str	r3, [r4, #28]
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 569              		.loc 1 259 5 view .LVU145
 570 0088 E369     		ldr	r3, [r4, #28]
 571 008a 03F40013 		and	r3, r3, #2097152
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 17


 572 008e 0293     		str	r3, [sp, #8]
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 573              		.loc 1 259 5 view .LVU146
 574 0090 029B     		ldr	r3, [sp, #8]
 575              	.LBE15:
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 576              		.loc 1 259 5 view .LVU147
 577              		.loc 1 265 1 is_stmt 0 view .LVU148
 578 0092 C2E7     		b	.L35
 579              	.L40:
 580              		.align	2
 581              	.L39:
 582 0094 00540040 		.word	1073763328
 583 0098 00100240 		.word	1073876992
 584 009c 00040048 		.word	1207960576
 585              		.cfi_endproc
 586              	.LFE135:
 588              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 589              		.align	1
 590              		.global	HAL_I2C_MspDeInit
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 594              		.fpu fpv4-sp-d16
 596              	HAL_I2C_MspDeInit:
 597              	.LVL24:
 598              	.LFB136:
 266:Core/Src/stm32f3xx_hal_msp.c **** 
 267:Core/Src/stm32f3xx_hal_msp.c **** /**
 268:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 269:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 270:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 271:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 272:Core/Src/stm32f3xx_hal_msp.c **** */
 273:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 274:Core/Src/stm32f3xx_hal_msp.c **** {
 599              		.loc 1 274 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		.loc 1 274 1 is_stmt 0 view .LVU150
 604 0000 08B5     		push	{r3, lr}
 605              	.LCFI13:
 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 3, -8
 608              		.cfi_offset 14, -4
 275:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 609              		.loc 1 275 3 is_stmt 1 view .LVU151
 610              		.loc 1 275 10 is_stmt 0 view .LVU152
 611 0002 0268     		ldr	r2, [r0]
 612              		.loc 1 275 5 view .LVU153
 613 0004 094B     		ldr	r3, .L45
 614 0006 9A42     		cmp	r2, r3
 615 0008 00D0     		beq	.L44
 616              	.LVL25:
 617              	.L41:
 276:Core/Src/stm32f3xx_hal_msp.c ****   {
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 18


 277:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 278:Core/Src/stm32f3xx_hal_msp.c **** 
 279:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 280:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 281:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 282:Core/Src/stm32f3xx_hal_msp.c **** 
 283:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 284:Core/Src/stm32f3xx_hal_msp.c ****     PA15     ------> I2C1_SCL
 285:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 286:Core/Src/stm32f3xx_hal_msp.c ****     */
 287:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 288:Core/Src/stm32f3xx_hal_msp.c **** 
 289:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 290:Core/Src/stm32f3xx_hal_msp.c **** 
 291:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 292:Core/Src/stm32f3xx_hal_msp.c **** 
 293:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 294:Core/Src/stm32f3xx_hal_msp.c ****   }
 295:Core/Src/stm32f3xx_hal_msp.c **** 
 296:Core/Src/stm32f3xx_hal_msp.c **** }
 618              		.loc 1 296 1 view .LVU154
 619 000a 08BD     		pop	{r3, pc}
 620              	.LVL26:
 621              	.L44:
 281:Core/Src/stm32f3xx_hal_msp.c **** 
 622              		.loc 1 281 5 is_stmt 1 view .LVU155
 623 000c 084A     		ldr	r2, .L45+4
 624 000e D369     		ldr	r3, [r2, #28]
 625 0010 23F40013 		bic	r3, r3, #2097152
 626 0014 D361     		str	r3, [r2, #28]
 287:Core/Src/stm32f3xx_hal_msp.c **** 
 627              		.loc 1 287 5 view .LVU156
 628 0016 4FF40041 		mov	r1, #32768
 629 001a 4FF09040 		mov	r0, #1207959552
 630              	.LVL27:
 287:Core/Src/stm32f3xx_hal_msp.c **** 
 631              		.loc 1 287 5 is_stmt 0 view .LVU157
 632 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 633              	.LVL28:
 289:Core/Src/stm32f3xx_hal_msp.c **** 
 634              		.loc 1 289 5 is_stmt 1 view .LVU158
 635 0022 8021     		movs	r1, #128
 636 0024 0348     		ldr	r0, .L45+8
 637 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 638              	.LVL29:
 639              		.loc 1 296 1 is_stmt 0 view .LVU159
 640 002a EEE7     		b	.L41
 641              	.L46:
 642              		.align	2
 643              	.L45:
 644 002c 00540040 		.word	1073763328
 645 0030 00100240 		.word	1073876992
 646 0034 00040048 		.word	1207960576
 647              		.cfi_endproc
 648              	.LFE136:
 650              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 651              		.align	1
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 19


 652              		.global	HAL_RTC_MspInit
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv4-sp-d16
 658              	HAL_RTC_MspInit:
 659              	.LVL30:
 660              	.LFB137:
 297:Core/Src/stm32f3xx_hal_msp.c **** 
 298:Core/Src/stm32f3xx_hal_msp.c **** /**
 299:Core/Src/stm32f3xx_hal_msp.c **** * @brief RTC MSP Initialization
 300:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 301:Core/Src/stm32f3xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 302:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 303:Core/Src/stm32f3xx_hal_msp.c **** */
 304:Core/Src/stm32f3xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 305:Core/Src/stm32f3xx_hal_msp.c **** {
 661              		.loc 1 305 1 is_stmt 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 306:Core/Src/stm32f3xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 666              		.loc 1 306 3 view .LVU161
 667              		.loc 1 306 10 is_stmt 0 view .LVU162
 668 0000 0268     		ldr	r2, [r0]
 669              		.loc 1 306 5 view .LVU163
 670 0002 084B     		ldr	r3, .L50
 671 0004 9A42     		cmp	r2, r3
 672 0006 00D0     		beq	.L49
 673              	.L47:
 307:Core/Src/stm32f3xx_hal_msp.c ****   {
 308:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 309:Core/Src/stm32f3xx_hal_msp.c **** 
 310:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 311:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 312:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 313:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 314:Core/Src/stm32f3xx_hal_msp.c **** 
 315:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 316:Core/Src/stm32f3xx_hal_msp.c ****   }
 317:Core/Src/stm32f3xx_hal_msp.c **** 
 318:Core/Src/stm32f3xx_hal_msp.c **** }
 674              		.loc 1 318 1 view .LVU164
 675 0008 7047     		bx	lr
 676              	.L49:
 312:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 677              		.loc 1 312 5 is_stmt 1 view .LVU165
 678              	.LVL31:
 679              	.LBB16:
 680              	.LBI16:
 681              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 20


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 21


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 22


 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 23


 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 24


 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 25


 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 26


 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 27


 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 28


 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 29


 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 30


 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 31


 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 32


 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 33


 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 34


 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 35


 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 36


 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 37


 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 682              		.loc 2 981 31 view .LVU166
 683              	.LBB17:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 684              		.loc 2 983 3 view .LVU167
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 685              		.loc 2 988 4 view .LVU168
 686 000a 4FF40042 		mov	r2, #32768
 687              		.syntax unified
 688              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 689 000e 92FAA2F2 		rbit r2, r2
 690              	@ 0 "" 2
 691              	.LVL32:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 692              		.loc 2 1001 3 view .LVU169
 693              		.loc 2 1001 3 is_stmt 0 view .LVU170
 694              		.thumb
 695              		.syntax unified
 696              	.LBE17:
 697              	.LBE16:
 312:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 698              		.loc 1 312 5 view .LVU171
 699 0012 B2FA82F2 		clz	r2, r2
 700 0016 044B     		ldr	r3, .L50+4
 701 0018 1344     		add	r3, r3, r2
 702 001a 9B00     		lsls	r3, r3, #2
 703 001c 0122     		movs	r2, #1
 704 001e 1A60     		str	r2, [r3]
 705              		.loc 1 318 1 view .LVU172
 706 0020 F2E7     		b	.L47
 707              	.L51:
 708 0022 00BF     		.align	2
 709              	.L50:
 710 0024 00280040 		.word	1073752064
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 38


 711 0028 00819010 		.word	277905664
 712              		.cfi_endproc
 713              	.LFE137:
 715              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 716              		.align	1
 717              		.global	HAL_RTC_MspDeInit
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 721              		.fpu fpv4-sp-d16
 723              	HAL_RTC_MspDeInit:
 724              	.LVL33:
 725              	.LFB138:
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 320:Core/Src/stm32f3xx_hal_msp.c **** /**
 321:Core/Src/stm32f3xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 322:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 323:Core/Src/stm32f3xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 324:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 325:Core/Src/stm32f3xx_hal_msp.c **** */
 326:Core/Src/stm32f3xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 327:Core/Src/stm32f3xx_hal_msp.c **** {
 726              		.loc 1 327 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 328:Core/Src/stm32f3xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 731              		.loc 1 328 3 view .LVU174
 732              		.loc 1 328 10 is_stmt 0 view .LVU175
 733 0000 0268     		ldr	r2, [r0]
 734              		.loc 1 328 5 view .LVU176
 735 0002 084B     		ldr	r3, .L55
 736 0004 9A42     		cmp	r2, r3
 737 0006 00D0     		beq	.L54
 738              	.L52:
 329:Core/Src/stm32f3xx_hal_msp.c ****   {
 330:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 331:Core/Src/stm32f3xx_hal_msp.c **** 
 332:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 333:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 334:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 335:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 337:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 338:Core/Src/stm32f3xx_hal_msp.c ****   }
 339:Core/Src/stm32f3xx_hal_msp.c **** 
 340:Core/Src/stm32f3xx_hal_msp.c **** }
 739              		.loc 1 340 1 view .LVU177
 740 0008 7047     		bx	lr
 741              	.L54:
 334:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 742              		.loc 1 334 5 is_stmt 1 view .LVU178
 743              	.LVL34:
 744              	.LBB18:
 745              	.LBI18:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 39


 746              		.loc 2 981 31 view .LVU179
 747              	.LBB19:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 748              		.loc 2 983 3 view .LVU180
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 749              		.loc 2 988 4 view .LVU181
 750 000a 4FF40042 		mov	r2, #32768
 751              		.syntax unified
 752              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 753 000e 92FAA2F2 		rbit r2, r2
 754              	@ 0 "" 2
 755              	.LVL35:
 756              		.loc 2 1001 3 view .LVU182
 757              		.loc 2 1001 3 is_stmt 0 view .LVU183
 758              		.thumb
 759              		.syntax unified
 760              	.LBE19:
 761              	.LBE18:
 334:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 762              		.loc 1 334 5 view .LVU184
 763 0012 B2FA82F2 		clz	r2, r2
 764 0016 044B     		ldr	r3, .L55+4
 765 0018 1344     		add	r3, r3, r2
 766 001a 9B00     		lsls	r3, r3, #2
 767 001c 0022     		movs	r2, #0
 768 001e 1A60     		str	r2, [r3]
 769              		.loc 1 340 1 view .LVU185
 770 0020 F2E7     		b	.L52
 771              	.L56:
 772 0022 00BF     		.align	2
 773              	.L55:
 774 0024 00280040 		.word	1073752064
 775 0028 00819010 		.word	277905664
 776              		.cfi_endproc
 777              	.LFE138:
 779              		.section	.text.HAL_SDADC_MspInit,"ax",%progbits
 780              		.align	1
 781              		.global	HAL_SDADC_MspInit
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 785              		.fpu fpv4-sp-d16
 787              	HAL_SDADC_MspInit:
 788              	.LVL36:
 789              	.LFB139:
 341:Core/Src/stm32f3xx_hal_msp.c **** 
 342:Core/Src/stm32f3xx_hal_msp.c **** /**
 343:Core/Src/stm32f3xx_hal_msp.c **** * @brief SDADC MSP Initialization
 344:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 345:Core/Src/stm32f3xx_hal_msp.c **** * @param hsdadc: SDADC handle pointer
 346:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 347:Core/Src/stm32f3xx_hal_msp.c **** */
 348:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SDADC_MspInit(SDADC_HandleTypeDef* hsdadc)
 349:Core/Src/stm32f3xx_hal_msp.c **** {
 790              		.loc 1 349 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 48
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 40


 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 349 1 is_stmt 0 view .LVU187
 795 0000 30B5     		push	{r4, r5, lr}
 796              	.LCFI14:
 797              		.cfi_def_cfa_offset 12
 798              		.cfi_offset 4, -12
 799              		.cfi_offset 5, -8
 800              		.cfi_offset 14, -4
 801 0002 8DB0     		sub	sp, sp, #52
 802              	.LCFI15:
 803              		.cfi_def_cfa_offset 64
 350:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 804              		.loc 1 350 3 is_stmt 1 view .LVU188
 805              		.loc 1 350 20 is_stmt 0 view .LVU189
 806 0004 0023     		movs	r3, #0
 807 0006 0793     		str	r3, [sp, #28]
 808 0008 0893     		str	r3, [sp, #32]
 809 000a 0993     		str	r3, [sp, #36]
 810 000c 0A93     		str	r3, [sp, #40]
 811 000e 0B93     		str	r3, [sp, #44]
 351:Core/Src/stm32f3xx_hal_msp.c ****   if(hsdadc->Instance==SDADC1)
 812              		.loc 1 351 3 is_stmt 1 view .LVU190
 813              		.loc 1 351 12 is_stmt 0 view .LVU191
 814 0010 0368     		ldr	r3, [r0]
 815              		.loc 1 351 5 view .LVU192
 816 0012 3C4A     		ldr	r2, .L65
 817 0014 9342     		cmp	r3, r2
 818 0016 07D0     		beq	.L62
 352:Core/Src/stm32f3xx_hal_msp.c ****   {
 353:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC1_MspInit 0 */
 354:Core/Src/stm32f3xx_hal_msp.c **** 
 355:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC1_MspInit 0 */
 356:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 357:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SDADC1_CLK_ENABLE();
 358:Core/Src/stm32f3xx_hal_msp.c **** 
 359:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 360:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 361:Core/Src/stm32f3xx_hal_msp.c ****     PB1     ------> SDADC1_AIN5P
 362:Core/Src/stm32f3xx_hal_msp.c ****     PB2     ------> SDADC1_AIN4P
 363:Core/Src/stm32f3xx_hal_msp.c ****     */
 364:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = VIN_VREAD_SDADC1_Pin|CH1_CREAD_SDADC1_Pin;
 365:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 366:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 367:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 368:Core/Src/stm32f3xx_hal_msp.c **** 
 369:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC1_MspInit 1 */
 370:Core/Src/stm32f3xx_hal_msp.c **** 
 371:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC1_MspInit 1 */
 372:Core/Src/stm32f3xx_hal_msp.c ****   }
 373:Core/Src/stm32f3xx_hal_msp.c ****   else if(hsdadc->Instance==SDADC2)
 819              		.loc 1 373 8 is_stmt 1 view .LVU193
 820              		.loc 1 373 10 is_stmt 0 view .LVU194
 821 0018 3B4A     		ldr	r2, .L65+4
 822 001a 9342     		cmp	r3, r2
 823 001c 22D0     		beq	.L63
 374:Core/Src/stm32f3xx_hal_msp.c ****   {
 375:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC2_MspInit 0 */
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 41


 376:Core/Src/stm32f3xx_hal_msp.c **** 
 377:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC2_MspInit 0 */
 378:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 379:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SDADC2_CLK_ENABLE();
 380:Core/Src/stm32f3xx_hal_msp.c **** 
 381:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 382:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 383:Core/Src/stm32f3xx_hal_msp.c ****     PE9     ------> SDADC2_AIN7P
 384:Core/Src/stm32f3xx_hal_msp.c ****     */
 385:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = CH1_VREAD_SDADC2_Pin;
 386:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 387:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH1_VREAD_SDADC2_GPIO_Port, &GPIO_InitStruct);
 389:Core/Src/stm32f3xx_hal_msp.c **** 
 390:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC2_MspInit 1 */
 391:Core/Src/stm32f3xx_hal_msp.c **** 
 392:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC2_MspInit 1 */
 393:Core/Src/stm32f3xx_hal_msp.c ****   }
 394:Core/Src/stm32f3xx_hal_msp.c ****   else if(hsdadc->Instance==SDADC3)
 824              		.loc 1 394 8 is_stmt 1 view .LVU195
 825              		.loc 1 394 10 is_stmt 0 view .LVU196
 826 001e 3B4A     		ldr	r2, .L65+8
 827 0020 9342     		cmp	r3, r2
 828 0022 3ED0     		beq	.L64
 829              	.LVL37:
 830              	.L57:
 395:Core/Src/stm32f3xx_hal_msp.c ****   {
 396:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC3_MspInit 0 */
 397:Core/Src/stm32f3xx_hal_msp.c **** 
 398:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC3_MspInit 0 */
 399:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 400:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SDADC3_CLK_ENABLE();
 401:Core/Src/stm32f3xx_hal_msp.c **** 
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 403:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 404:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 405:Core/Src/stm32f3xx_hal_msp.c ****     PB15     ------> SDADC3_AIN7P
 406:Core/Src/stm32f3xx_hal_msp.c ****     PD8     ------> SDADC3_AIN6P
 407:Core/Src/stm32f3xx_hal_msp.c ****     */
 408:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = CH2_CREAD_SDADC3_Pin;
 409:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 410:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 411:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_CREAD_SDADC3_GPIO_Port, &GPIO_InitStruct);
 412:Core/Src/stm32f3xx_hal_msp.c **** 
 413:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = CH2_VREAD_SDADC3_Pin;
 414:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 415:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_VREAD_SDADC3_GPIO_Port, &GPIO_InitStruct);
 417:Core/Src/stm32f3xx_hal_msp.c **** 
 418:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC3_MspInit 1 */
 419:Core/Src/stm32f3xx_hal_msp.c **** 
 420:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC3_MspInit 1 */
 421:Core/Src/stm32f3xx_hal_msp.c ****   }
 422:Core/Src/stm32f3xx_hal_msp.c **** 
 423:Core/Src/stm32f3xx_hal_msp.c **** }
 831              		.loc 1 423 1 view .LVU197
 832 0024 0DB0     		add	sp, sp, #52
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 42


 833              	.LCFI16:
 834              		.cfi_remember_state
 835              		.cfi_def_cfa_offset 12
 836              		@ sp needed
 837 0026 30BD     		pop	{r4, r5, pc}
 838              	.LVL38:
 839              	.L62:
 840              	.LCFI17:
 841              		.cfi_restore_state
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 842              		.loc 1 357 5 is_stmt 1 view .LVU198
 843              	.LBB20:
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 844              		.loc 1 357 5 view .LVU199
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 845              		.loc 1 357 5 view .LVU200
 846 0028 394B     		ldr	r3, .L65+12
 847 002a 9A69     		ldr	r2, [r3, #24]
 848 002c 42F08072 		orr	r2, r2, #16777216
 849 0030 9A61     		str	r2, [r3, #24]
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 850              		.loc 1 357 5 view .LVU201
 851 0032 9A69     		ldr	r2, [r3, #24]
 852 0034 02F08072 		and	r2, r2, #16777216
 853 0038 0092     		str	r2, [sp]
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 854              		.loc 1 357 5 view .LVU202
 855 003a 009A     		ldr	r2, [sp]
 856              	.LBE20:
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 857              		.loc 1 357 5 view .LVU203
 359:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 858              		.loc 1 359 5 view .LVU204
 859              	.LBB21:
 359:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 860              		.loc 1 359 5 view .LVU205
 359:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 861              		.loc 1 359 5 view .LVU206
 862 003c 5A69     		ldr	r2, [r3, #20]
 863 003e 42F48022 		orr	r2, r2, #262144
 864 0042 5A61     		str	r2, [r3, #20]
 359:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 865              		.loc 1 359 5 view .LVU207
 866 0044 5B69     		ldr	r3, [r3, #20]
 867 0046 03F48023 		and	r3, r3, #262144
 868 004a 0193     		str	r3, [sp, #4]
 359:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 869              		.loc 1 359 5 view .LVU208
 870 004c 019B     		ldr	r3, [sp, #4]
 871              	.LBE21:
 359:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 872              		.loc 1 359 5 view .LVU209
 364:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 873              		.loc 1 364 5 view .LVU210
 364:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 874              		.loc 1 364 25 is_stmt 0 view .LVU211
 875 004e 0623     		movs	r3, #6
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 43


 876 0050 0793     		str	r3, [sp, #28]
 365:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 877              		.loc 1 365 5 is_stmt 1 view .LVU212
 365:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 878              		.loc 1 365 26 is_stmt 0 view .LVU213
 879 0052 0323     		movs	r3, #3
 880 0054 0893     		str	r3, [sp, #32]
 366:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 881              		.loc 1 366 5 is_stmt 1 view .LVU214
 366:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 882              		.loc 1 366 26 is_stmt 0 view .LVU215
 883 0056 0023     		movs	r3, #0
 884 0058 0993     		str	r3, [sp, #36]
 367:Core/Src/stm32f3xx_hal_msp.c **** 
 885              		.loc 1 367 5 is_stmt 1 view .LVU216
 886 005a 07A9     		add	r1, sp, #28
 887 005c 2D48     		ldr	r0, .L65+16
 888              	.LVL39:
 367:Core/Src/stm32f3xx_hal_msp.c **** 
 889              		.loc 1 367 5 is_stmt 0 view .LVU217
 890 005e FFF7FEFF 		bl	HAL_GPIO_Init
 891              	.LVL40:
 892 0062 DFE7     		b	.L57
 893              	.LVL41:
 894              	.L63:
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 895              		.loc 1 379 5 is_stmt 1 view .LVU218
 896              	.LBB22:
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 897              		.loc 1 379 5 view .LVU219
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 898              		.loc 1 379 5 view .LVU220
 899 0064 2A4B     		ldr	r3, .L65+12
 900 0066 9A69     		ldr	r2, [r3, #24]
 901 0068 42F00072 		orr	r2, r2, #33554432
 902 006c 9A61     		str	r2, [r3, #24]
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 903              		.loc 1 379 5 view .LVU221
 904 006e 9A69     		ldr	r2, [r3, #24]
 905 0070 02F00072 		and	r2, r2, #33554432
 906 0074 0292     		str	r2, [sp, #8]
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 907              		.loc 1 379 5 view .LVU222
 908 0076 029A     		ldr	r2, [sp, #8]
 909              	.LBE22:
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 910              		.loc 1 379 5 view .LVU223
 381:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 911              		.loc 1 381 5 view .LVU224
 912              	.LBB23:
 381:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 913              		.loc 1 381 5 view .LVU225
 381:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 914              		.loc 1 381 5 view .LVU226
 915 0078 5A69     		ldr	r2, [r3, #20]
 916 007a 42F40012 		orr	r2, r2, #2097152
 917 007e 5A61     		str	r2, [r3, #20]
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 44


 381:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 918              		.loc 1 381 5 view .LVU227
 919 0080 5B69     		ldr	r3, [r3, #20]
 920 0082 03F40013 		and	r3, r3, #2097152
 921 0086 0393     		str	r3, [sp, #12]
 381:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 922              		.loc 1 381 5 view .LVU228
 923 0088 039B     		ldr	r3, [sp, #12]
 924              	.LBE23:
 381:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 925              		.loc 1 381 5 view .LVU229
 385:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 926              		.loc 1 385 5 view .LVU230
 385:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 927              		.loc 1 385 25 is_stmt 0 view .LVU231
 928 008a 4FF40073 		mov	r3, #512
 929 008e 0793     		str	r3, [sp, #28]
 386:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 930              		.loc 1 386 5 is_stmt 1 view .LVU232
 386:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 931              		.loc 1 386 26 is_stmt 0 view .LVU233
 932 0090 0323     		movs	r3, #3
 933 0092 0893     		str	r3, [sp, #32]
 387:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH1_VREAD_SDADC2_GPIO_Port, &GPIO_InitStruct);
 934              		.loc 1 387 5 is_stmt 1 view .LVU234
 387:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH1_VREAD_SDADC2_GPIO_Port, &GPIO_InitStruct);
 935              		.loc 1 387 26 is_stmt 0 view .LVU235
 936 0094 0023     		movs	r3, #0
 937 0096 0993     		str	r3, [sp, #36]
 388:Core/Src/stm32f3xx_hal_msp.c **** 
 938              		.loc 1 388 5 is_stmt 1 view .LVU236
 939 0098 07A9     		add	r1, sp, #28
 940 009a 1F48     		ldr	r0, .L65+20
 941              	.LVL42:
 388:Core/Src/stm32f3xx_hal_msp.c **** 
 942              		.loc 1 388 5 is_stmt 0 view .LVU237
 943 009c FFF7FEFF 		bl	HAL_GPIO_Init
 944              	.LVL43:
 945 00a0 C0E7     		b	.L57
 946              	.LVL44:
 947              	.L64:
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 948              		.loc 1 400 5 is_stmt 1 view .LVU238
 949              	.LBB24:
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 950              		.loc 1 400 5 view .LVU239
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 951              		.loc 1 400 5 view .LVU240
 952 00a2 1B4B     		ldr	r3, .L65+12
 953 00a4 9A69     		ldr	r2, [r3, #24]
 954 00a6 42F08062 		orr	r2, r2, #67108864
 955 00aa 9A61     		str	r2, [r3, #24]
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 956              		.loc 1 400 5 view .LVU241
 957 00ac 9A69     		ldr	r2, [r3, #24]
 958 00ae 02F08062 		and	r2, r2, #67108864
 959 00b2 0492     		str	r2, [sp, #16]
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 45


 400:Core/Src/stm32f3xx_hal_msp.c **** 
 960              		.loc 1 400 5 view .LVU242
 961 00b4 049A     		ldr	r2, [sp, #16]
 962              	.LBE24:
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 963              		.loc 1 400 5 view .LVU243
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 964              		.loc 1 402 5 view .LVU244
 965              	.LBB25:
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 966              		.loc 1 402 5 view .LVU245
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 967              		.loc 1 402 5 view .LVU246
 968 00b6 5A69     		ldr	r2, [r3, #20]
 969 00b8 42F48022 		orr	r2, r2, #262144
 970 00bc 5A61     		str	r2, [r3, #20]
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 971              		.loc 1 402 5 view .LVU247
 972 00be 5A69     		ldr	r2, [r3, #20]
 973 00c0 02F48022 		and	r2, r2, #262144
 974 00c4 0592     		str	r2, [sp, #20]
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 975              		.loc 1 402 5 view .LVU248
 976 00c6 059A     		ldr	r2, [sp, #20]
 977              	.LBE25:
 402:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 978              		.loc 1 402 5 view .LVU249
 403:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 979              		.loc 1 403 5 view .LVU250
 980              	.LBB26:
 403:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 981              		.loc 1 403 5 view .LVU251
 403:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 982              		.loc 1 403 5 view .LVU252
 983 00c8 5A69     		ldr	r2, [r3, #20]
 984 00ca 42F48012 		orr	r2, r2, #1048576
 985 00ce 5A61     		str	r2, [r3, #20]
 403:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 986              		.loc 1 403 5 view .LVU253
 987 00d0 5B69     		ldr	r3, [r3, #20]
 988 00d2 03F48013 		and	r3, r3, #1048576
 989 00d6 0693     		str	r3, [sp, #24]
 403:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 990              		.loc 1 403 5 view .LVU254
 991 00d8 069B     		ldr	r3, [sp, #24]
 992              	.LBE26:
 403:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 993              		.loc 1 403 5 view .LVU255
 408:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 994              		.loc 1 408 5 view .LVU256
 408:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 995              		.loc 1 408 25 is_stmt 0 view .LVU257
 996 00da 4FF40043 		mov	r3, #32768
 997 00de 0793     		str	r3, [sp, #28]
 409:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 998              		.loc 1 409 5 is_stmt 1 view .LVU258
 409:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 46


 999              		.loc 1 409 26 is_stmt 0 view .LVU259
 1000 00e0 0325     		movs	r5, #3
 1001 00e2 0895     		str	r5, [sp, #32]
 410:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_CREAD_SDADC3_GPIO_Port, &GPIO_InitStruct);
 1002              		.loc 1 410 5 is_stmt 1 view .LVU260
 410:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_CREAD_SDADC3_GPIO_Port, &GPIO_InitStruct);
 1003              		.loc 1 410 26 is_stmt 0 view .LVU261
 1004 00e4 0024     		movs	r4, #0
 1005 00e6 0994     		str	r4, [sp, #36]
 411:Core/Src/stm32f3xx_hal_msp.c **** 
 1006              		.loc 1 411 5 is_stmt 1 view .LVU262
 1007 00e8 07A9     		add	r1, sp, #28
 1008 00ea 0A48     		ldr	r0, .L65+16
 1009              	.LVL45:
 411:Core/Src/stm32f3xx_hal_msp.c **** 
 1010              		.loc 1 411 5 is_stmt 0 view .LVU263
 1011 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 1012              	.LVL46:
 413:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1013              		.loc 1 413 5 is_stmt 1 view .LVU264
 413:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1014              		.loc 1 413 25 is_stmt 0 view .LVU265
 1015 00f0 4FF48073 		mov	r3, #256
 1016 00f4 0793     		str	r3, [sp, #28]
 414:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1017              		.loc 1 414 5 is_stmt 1 view .LVU266
 414:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1018              		.loc 1 414 26 is_stmt 0 view .LVU267
 1019 00f6 0895     		str	r5, [sp, #32]
 415:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_VREAD_SDADC3_GPIO_Port, &GPIO_InitStruct);
 1020              		.loc 1 415 5 is_stmt 1 view .LVU268
 415:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(CH2_VREAD_SDADC3_GPIO_Port, &GPIO_InitStruct);
 1021              		.loc 1 415 26 is_stmt 0 view .LVU269
 1022 00f8 0994     		str	r4, [sp, #36]
 416:Core/Src/stm32f3xx_hal_msp.c **** 
 1023              		.loc 1 416 5 is_stmt 1 view .LVU270
 1024 00fa 07A9     		add	r1, sp, #28
 1025 00fc 0748     		ldr	r0, .L65+24
 1026 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 1027              	.LVL47:
 1028              		.loc 1 423 1 is_stmt 0 view .LVU271
 1029 0102 8FE7     		b	.L57
 1030              	.L66:
 1031              		.align	2
 1032              	.L65:
 1033 0104 00600140 		.word	1073831936
 1034 0108 00640140 		.word	1073832960
 1035 010c 00680140 		.word	1073833984
 1036 0110 00100240 		.word	1073876992
 1037 0114 00040048 		.word	1207960576
 1038 0118 00100048 		.word	1207963648
 1039 011c 000C0048 		.word	1207962624
 1040              		.cfi_endproc
 1041              	.LFE139:
 1043              		.section	.text.HAL_SDADC_MspDeInit,"ax",%progbits
 1044              		.align	1
 1045              		.global	HAL_SDADC_MspDeInit
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 47


 1046              		.syntax unified
 1047              		.thumb
 1048              		.thumb_func
 1049              		.fpu fpv4-sp-d16
 1051              	HAL_SDADC_MspDeInit:
 1052              	.LVL48:
 1053              	.LFB140:
 424:Core/Src/stm32f3xx_hal_msp.c **** 
 425:Core/Src/stm32f3xx_hal_msp.c **** /**
 426:Core/Src/stm32f3xx_hal_msp.c **** * @brief SDADC MSP De-Initialization
 427:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 428:Core/Src/stm32f3xx_hal_msp.c **** * @param hsdadc: SDADC handle pointer
 429:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 430:Core/Src/stm32f3xx_hal_msp.c **** */
 431:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SDADC_MspDeInit(SDADC_HandleTypeDef* hsdadc)
 432:Core/Src/stm32f3xx_hal_msp.c **** {
 1054              		.loc 1 432 1 is_stmt 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 0
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058              		.loc 1 432 1 is_stmt 0 view .LVU273
 1059 0000 08B5     		push	{r3, lr}
 1060              	.LCFI18:
 1061              		.cfi_def_cfa_offset 8
 1062              		.cfi_offset 3, -8
 1063              		.cfi_offset 14, -4
 433:Core/Src/stm32f3xx_hal_msp.c ****   if(hsdadc->Instance==SDADC1)
 1064              		.loc 1 433 3 is_stmt 1 view .LVU274
 1065              		.loc 1 433 12 is_stmt 0 view .LVU275
 1066 0002 0368     		ldr	r3, [r0]
 1067              		.loc 1 433 5 view .LVU276
 1068 0004 184A     		ldr	r2, .L75
 1069 0006 9342     		cmp	r3, r2
 1070 0008 06D0     		beq	.L72
 434:Core/Src/stm32f3xx_hal_msp.c ****   {
 435:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC1_MspDeInit 0 */
 436:Core/Src/stm32f3xx_hal_msp.c **** 
 437:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC1_MspDeInit 0 */
 438:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 439:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SDADC1_CLK_DISABLE();
 440:Core/Src/stm32f3xx_hal_msp.c **** 
 441:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC1 GPIO Configuration
 442:Core/Src/stm32f3xx_hal_msp.c ****     PB1     ------> SDADC1_AIN5P
 443:Core/Src/stm32f3xx_hal_msp.c ****     PB2     ------> SDADC1_AIN4P
 444:Core/Src/stm32f3xx_hal_msp.c ****     */
 445:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, VIN_VREAD_SDADC1_Pin|CH1_CREAD_SDADC1_Pin);
 446:Core/Src/stm32f3xx_hal_msp.c **** 
 447:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC1_MspDeInit 1 */
 448:Core/Src/stm32f3xx_hal_msp.c **** 
 449:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC1_MspDeInit 1 */
 450:Core/Src/stm32f3xx_hal_msp.c ****   }
 451:Core/Src/stm32f3xx_hal_msp.c ****   else if(hsdadc->Instance==SDADC2)
 1071              		.loc 1 451 8 is_stmt 1 view .LVU277
 1072              		.loc 1 451 10 is_stmt 0 view .LVU278
 1073 000a 184A     		ldr	r2, .L75+4
 1074 000c 9342     		cmp	r3, r2
 1075 000e 0ED0     		beq	.L73
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 48


 452:Core/Src/stm32f3xx_hal_msp.c ****   {
 453:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC2_MspDeInit 0 */
 454:Core/Src/stm32f3xx_hal_msp.c **** 
 455:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC2_MspDeInit 0 */
 456:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 457:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SDADC2_CLK_DISABLE();
 458:Core/Src/stm32f3xx_hal_msp.c **** 
 459:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC2 GPIO Configuration
 460:Core/Src/stm32f3xx_hal_msp.c ****     PE9     ------> SDADC2_AIN7P
 461:Core/Src/stm32f3xx_hal_msp.c ****     */
 462:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(CH1_VREAD_SDADC2_GPIO_Port, CH1_VREAD_SDADC2_Pin);
 463:Core/Src/stm32f3xx_hal_msp.c **** 
 464:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC2_MspDeInit 1 */
 465:Core/Src/stm32f3xx_hal_msp.c **** 
 466:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC2_MspDeInit 1 */
 467:Core/Src/stm32f3xx_hal_msp.c ****   }
 468:Core/Src/stm32f3xx_hal_msp.c ****   else if(hsdadc->Instance==SDADC3)
 1076              		.loc 1 468 8 is_stmt 1 view .LVU279
 1077              		.loc 1 468 10 is_stmt 0 view .LVU280
 1078 0010 174A     		ldr	r2, .L75+8
 1079 0012 9342     		cmp	r3, r2
 1080 0014 17D0     		beq	.L74
 1081              	.LVL49:
 1082              	.L67:
 469:Core/Src/stm32f3xx_hal_msp.c ****   {
 470:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC3_MspDeInit 0 */
 471:Core/Src/stm32f3xx_hal_msp.c **** 
 472:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC3_MspDeInit 0 */
 473:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 474:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SDADC3_CLK_DISABLE();
 475:Core/Src/stm32f3xx_hal_msp.c **** 
 476:Core/Src/stm32f3xx_hal_msp.c ****     /**SDADC3 GPIO Configuration
 477:Core/Src/stm32f3xx_hal_msp.c ****     PB15     ------> SDADC3_AIN7P
 478:Core/Src/stm32f3xx_hal_msp.c ****     PD8     ------> SDADC3_AIN6P
 479:Core/Src/stm32f3xx_hal_msp.c ****     */
 480:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(CH2_CREAD_SDADC3_GPIO_Port, CH2_CREAD_SDADC3_Pin);
 481:Core/Src/stm32f3xx_hal_msp.c **** 
 482:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(CH2_VREAD_SDADC3_GPIO_Port, CH2_VREAD_SDADC3_Pin);
 483:Core/Src/stm32f3xx_hal_msp.c **** 
 484:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SDADC3_MspDeInit 1 */
 485:Core/Src/stm32f3xx_hal_msp.c **** 
 486:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SDADC3_MspDeInit 1 */
 487:Core/Src/stm32f3xx_hal_msp.c ****   }
 488:Core/Src/stm32f3xx_hal_msp.c **** 
 489:Core/Src/stm32f3xx_hal_msp.c **** }
 1083              		.loc 1 489 1 view .LVU281
 1084 0016 08BD     		pop	{r3, pc}
 1085              	.LVL50:
 1086              	.L72:
 439:Core/Src/stm32f3xx_hal_msp.c **** 
 1087              		.loc 1 439 5 is_stmt 1 view .LVU282
 1088 0018 02F53042 		add	r2, r2, #45056
 1089 001c 9369     		ldr	r3, [r2, #24]
 1090 001e 23F08073 		bic	r3, r3, #16777216
 1091 0022 9361     		str	r3, [r2, #24]
 445:Core/Src/stm32f3xx_hal_msp.c **** 
 1092              		.loc 1 445 5 view .LVU283
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 49


 1093 0024 0621     		movs	r1, #6
 1094 0026 1348     		ldr	r0, .L75+12
 1095              	.LVL51:
 445:Core/Src/stm32f3xx_hal_msp.c **** 
 1096              		.loc 1 445 5 is_stmt 0 view .LVU284
 1097 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1098              	.LVL52:
 1099 002c F3E7     		b	.L67
 1100              	.LVL53:
 1101              	.L73:
 457:Core/Src/stm32f3xx_hal_msp.c **** 
 1102              		.loc 1 457 5 is_stmt 1 view .LVU285
 1103 002e 02F52C42 		add	r2, r2, #44032
 1104 0032 9369     		ldr	r3, [r2, #24]
 1105 0034 23F00073 		bic	r3, r3, #33554432
 1106 0038 9361     		str	r3, [r2, #24]
 462:Core/Src/stm32f3xx_hal_msp.c **** 
 1107              		.loc 1 462 5 view .LVU286
 1108 003a 4FF40071 		mov	r1, #512
 1109 003e 0E48     		ldr	r0, .L75+16
 1110              	.LVL54:
 462:Core/Src/stm32f3xx_hal_msp.c **** 
 1111              		.loc 1 462 5 is_stmt 0 view .LVU287
 1112 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1113              	.LVL55:
 1114 0044 E7E7     		b	.L67
 1115              	.LVL56:
 1116              	.L74:
 474:Core/Src/stm32f3xx_hal_msp.c **** 
 1117              		.loc 1 474 5 is_stmt 1 view .LVU288
 1118 0046 02F52842 		add	r2, r2, #43008
 1119 004a 9369     		ldr	r3, [r2, #24]
 1120 004c 23F08063 		bic	r3, r3, #67108864
 1121 0050 9361     		str	r3, [r2, #24]
 480:Core/Src/stm32f3xx_hal_msp.c **** 
 1122              		.loc 1 480 5 view .LVU289
 1123 0052 4FF40041 		mov	r1, #32768
 1124 0056 0748     		ldr	r0, .L75+12
 1125              	.LVL57:
 480:Core/Src/stm32f3xx_hal_msp.c **** 
 1126              		.loc 1 480 5 is_stmt 0 view .LVU290
 1127 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1128              	.LVL58:
 482:Core/Src/stm32f3xx_hal_msp.c **** 
 1129              		.loc 1 482 5 is_stmt 1 view .LVU291
 1130 005c 4FF48071 		mov	r1, #256
 1131 0060 0648     		ldr	r0, .L75+20
 1132 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1133              	.LVL59:
 1134              		.loc 1 489 1 is_stmt 0 view .LVU292
 1135 0066 D6E7     		b	.L67
 1136              	.L76:
 1137              		.align	2
 1138              	.L75:
 1139 0068 00600140 		.word	1073831936
 1140 006c 00640140 		.word	1073832960
 1141 0070 00680140 		.word	1073833984
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 50


 1142 0074 00040048 		.word	1207960576
 1143 0078 00100048 		.word	1207963648
 1144 007c 000C0048 		.word	1207962624
 1145              		.cfi_endproc
 1146              	.LFE140:
 1148              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1149              		.align	1
 1150              		.global	HAL_SPI_MspInit
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1154              		.fpu fpv4-sp-d16
 1156              	HAL_SPI_MspInit:
 1157              	.LVL60:
 1158              	.LFB141:
 490:Core/Src/stm32f3xx_hal_msp.c **** 
 491:Core/Src/stm32f3xx_hal_msp.c **** /**
 492:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
 493:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 494:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 495:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 496:Core/Src/stm32f3xx_hal_msp.c **** */
 497:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 498:Core/Src/stm32f3xx_hal_msp.c **** {
 1159              		.loc 1 498 1 is_stmt 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 32
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 1163              		.loc 1 498 1 is_stmt 0 view .LVU294
 1164 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1165              	.LCFI19:
 1166              		.cfi_def_cfa_offset 20
 1167              		.cfi_offset 4, -20
 1168              		.cfi_offset 5, -16
 1169              		.cfi_offset 6, -12
 1170              		.cfi_offset 7, -8
 1171              		.cfi_offset 14, -4
 1172 0002 89B0     		sub	sp, sp, #36
 1173              	.LCFI20:
 1174              		.cfi_def_cfa_offset 56
 499:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1175              		.loc 1 499 3 is_stmt 1 view .LVU295
 1176              		.loc 1 499 20 is_stmt 0 view .LVU296
 1177 0004 0023     		movs	r3, #0
 1178 0006 0393     		str	r3, [sp, #12]
 1179 0008 0493     		str	r3, [sp, #16]
 1180 000a 0593     		str	r3, [sp, #20]
 1181 000c 0693     		str	r3, [sp, #24]
 1182 000e 0793     		str	r3, [sp, #28]
 500:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 1183              		.loc 1 500 3 is_stmt 1 view .LVU297
 1184              		.loc 1 500 10 is_stmt 0 view .LVU298
 1185 0010 0268     		ldr	r2, [r0]
 1186              		.loc 1 500 5 view .LVU299
 1187 0012 1F4B     		ldr	r3, .L81
 1188 0014 9A42     		cmp	r2, r3
 1189 0016 01D0     		beq	.L80
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 51


 1190              	.LVL61:
 1191              	.L77:
 501:Core/Src/stm32f3xx_hal_msp.c ****   {
 502:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 503:Core/Src/stm32f3xx_hal_msp.c **** 
 504:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 505:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 506:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 507:Core/Src/stm32f3xx_hal_msp.c **** 
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 509:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 510:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 511:Core/Src/stm32f3xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 512:Core/Src/stm32f3xx_hal_msp.c ****     PA8     ------> SPI2_SCK
 513:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> SPI2_MOSI
 514:Core/Src/stm32f3xx_hal_msp.c ****     PB9     ------> SPI2_NSS
 515:Core/Src/stm32f3xx_hal_msp.c ****     */
 516:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 517:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 518:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 519:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 520:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 521:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522:Core/Src/stm32f3xx_hal_msp.c **** 
 523:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 524:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 525:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 526:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 527:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 528:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 529:Core/Src/stm32f3xx_hal_msp.c **** 
 530:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 531:Core/Src/stm32f3xx_hal_msp.c **** 
 532:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 533:Core/Src/stm32f3xx_hal_msp.c ****   }
 534:Core/Src/stm32f3xx_hal_msp.c **** 
 535:Core/Src/stm32f3xx_hal_msp.c **** }
 1192              		.loc 1 535 1 view .LVU300
 1193 0018 09B0     		add	sp, sp, #36
 1194              	.LCFI21:
 1195              		.cfi_remember_state
 1196              		.cfi_def_cfa_offset 20
 1197              		@ sp needed
 1198 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1199              	.LVL62:
 1200              	.L80:
 1201              	.LCFI22:
 1202              		.cfi_restore_state
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 1203              		.loc 1 506 5 is_stmt 1 view .LVU301
 1204              	.LBB27:
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 1205              		.loc 1 506 5 view .LVU302
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 1206              		.loc 1 506 5 view .LVU303
 1207 001c 03F5EC33 		add	r3, r3, #120832
 1208 0020 DA69     		ldr	r2, [r3, #28]
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 52


 1209 0022 42F48042 		orr	r2, r2, #16384
 1210 0026 DA61     		str	r2, [r3, #28]
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 1211              		.loc 1 506 5 view .LVU304
 1212 0028 DA69     		ldr	r2, [r3, #28]
 1213 002a 02F48042 		and	r2, r2, #16384
 1214 002e 0092     		str	r2, [sp]
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 1215              		.loc 1 506 5 view .LVU305
 1216 0030 009A     		ldr	r2, [sp]
 1217              	.LBE27:
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 1218              		.loc 1 506 5 view .LVU306
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1219              		.loc 1 508 5 view .LVU307
 1220              	.LBB28:
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1221              		.loc 1 508 5 view .LVU308
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1222              		.loc 1 508 5 view .LVU309
 1223 0032 5A69     		ldr	r2, [r3, #20]
 1224 0034 42F48022 		orr	r2, r2, #262144
 1225 0038 5A61     		str	r2, [r3, #20]
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1226              		.loc 1 508 5 view .LVU310
 1227 003a 5A69     		ldr	r2, [r3, #20]
 1228 003c 02F48022 		and	r2, r2, #262144
 1229 0040 0192     		str	r2, [sp, #4]
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1230              		.loc 1 508 5 view .LVU311
 1231 0042 019A     		ldr	r2, [sp, #4]
 1232              	.LBE28:
 508:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1233              		.loc 1 508 5 view .LVU312
 509:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1234              		.loc 1 509 5 view .LVU313
 1235              	.LBB29:
 509:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1236              		.loc 1 509 5 view .LVU314
 509:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1237              		.loc 1 509 5 view .LVU315
 1238 0044 5A69     		ldr	r2, [r3, #20]
 1239 0046 42F40032 		orr	r2, r2, #131072
 1240 004a 5A61     		str	r2, [r3, #20]
 509:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1241              		.loc 1 509 5 view .LVU316
 1242 004c 5B69     		ldr	r3, [r3, #20]
 1243 004e 03F40033 		and	r3, r3, #131072
 1244 0052 0293     		str	r3, [sp, #8]
 509:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1245              		.loc 1 509 5 view .LVU317
 1246 0054 029B     		ldr	r3, [sp, #8]
 1247              	.LBE29:
 509:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1248              		.loc 1 509 5 view .LVU318
 516:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1249              		.loc 1 516 5 view .LVU319
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 53


 516:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1250              		.loc 1 516 25 is_stmt 0 view .LVU320
 1251 0056 4FF48443 		mov	r3, #16896
 1252 005a 0393     		str	r3, [sp, #12]
 517:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1253              		.loc 1 517 5 is_stmt 1 view .LVU321
 517:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1254              		.loc 1 517 26 is_stmt 0 view .LVU322
 1255 005c 0227     		movs	r7, #2
 1256 005e 0497     		str	r7, [sp, #16]
 518:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1257              		.loc 1 518 5 is_stmt 1 view .LVU323
 518:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1258              		.loc 1 518 26 is_stmt 0 view .LVU324
 1259 0060 0026     		movs	r6, #0
 1260 0062 0596     		str	r6, [sp, #20]
 519:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1261              		.loc 1 519 5 is_stmt 1 view .LVU325
 519:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1262              		.loc 1 519 27 is_stmt 0 view .LVU326
 1263 0064 0325     		movs	r5, #3
 1264 0066 0695     		str	r5, [sp, #24]
 520:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1265              		.loc 1 520 5 is_stmt 1 view .LVU327
 520:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1266              		.loc 1 520 31 is_stmt 0 view .LVU328
 1267 0068 0524     		movs	r4, #5
 1268 006a 0794     		str	r4, [sp, #28]
 521:Core/Src/stm32f3xx_hal_msp.c **** 
 1269              		.loc 1 521 5 is_stmt 1 view .LVU329
 1270 006c 03A9     		add	r1, sp, #12
 1271 006e 0948     		ldr	r0, .L81+4
 1272              	.LVL63:
 521:Core/Src/stm32f3xx_hal_msp.c **** 
 1273              		.loc 1 521 5 is_stmt 0 view .LVU330
 1274 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1275              	.LVL64:
 523:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1276              		.loc 1 523 5 is_stmt 1 view .LVU331
 523:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1277              		.loc 1 523 25 is_stmt 0 view .LVU332
 1278 0074 4FF4A063 		mov	r3, #1280
 1279 0078 0393     		str	r3, [sp, #12]
 524:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1280              		.loc 1 524 5 is_stmt 1 view .LVU333
 524:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1281              		.loc 1 524 26 is_stmt 0 view .LVU334
 1282 007a 0497     		str	r7, [sp, #16]
 525:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1283              		.loc 1 525 5 is_stmt 1 view .LVU335
 525:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1284              		.loc 1 525 26 is_stmt 0 view .LVU336
 1285 007c 0596     		str	r6, [sp, #20]
 526:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1286              		.loc 1 526 5 is_stmt 1 view .LVU337
 526:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1287              		.loc 1 526 27 is_stmt 0 view .LVU338
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 54


 1288 007e 0695     		str	r5, [sp, #24]
 527:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1289              		.loc 1 527 5 is_stmt 1 view .LVU339
 527:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1290              		.loc 1 527 31 is_stmt 0 view .LVU340
 1291 0080 0794     		str	r4, [sp, #28]
 528:Core/Src/stm32f3xx_hal_msp.c **** 
 1292              		.loc 1 528 5 is_stmt 1 view .LVU341
 1293 0082 03A9     		add	r1, sp, #12
 1294 0084 4FF09040 		mov	r0, #1207959552
 1295 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 1296              	.LVL65:
 1297              		.loc 1 535 1 is_stmt 0 view .LVU342
 1298 008c C4E7     		b	.L77
 1299              	.L82:
 1300 008e 00BF     		.align	2
 1301              	.L81:
 1302 0090 00380040 		.word	1073756160
 1303 0094 00040048 		.word	1207960576
 1304              		.cfi_endproc
 1305              	.LFE141:
 1307              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1308              		.align	1
 1309              		.global	HAL_SPI_MspDeInit
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1313              		.fpu fpv4-sp-d16
 1315              	HAL_SPI_MspDeInit:
 1316              	.LVL66:
 1317              	.LFB142:
 536:Core/Src/stm32f3xx_hal_msp.c **** 
 537:Core/Src/stm32f3xx_hal_msp.c **** /**
 538:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 539:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 540:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 541:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 542:Core/Src/stm32f3xx_hal_msp.c **** */
 543:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 544:Core/Src/stm32f3xx_hal_msp.c **** {
 1318              		.loc 1 544 1 is_stmt 1 view -0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 0
 1321              		@ frame_needed = 0, uses_anonymous_args = 0
 1322              		.loc 1 544 1 is_stmt 0 view .LVU344
 1323 0000 08B5     		push	{r3, lr}
 1324              	.LCFI23:
 1325              		.cfi_def_cfa_offset 8
 1326              		.cfi_offset 3, -8
 1327              		.cfi_offset 14, -4
 545:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 1328              		.loc 1 545 3 is_stmt 1 view .LVU345
 1329              		.loc 1 545 10 is_stmt 0 view .LVU346
 1330 0002 0268     		ldr	r2, [r0]
 1331              		.loc 1 545 5 view .LVU347
 1332 0004 0A4B     		ldr	r3, .L87
 1333 0006 9A42     		cmp	r2, r3
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 55


 1334 0008 00D0     		beq	.L86
 1335              	.LVL67:
 1336              	.L83:
 546:Core/Src/stm32f3xx_hal_msp.c ****   {
 547:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 548:Core/Src/stm32f3xx_hal_msp.c **** 
 549:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 550:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 551:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 552:Core/Src/stm32f3xx_hal_msp.c **** 
 553:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 554:Core/Src/stm32f3xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 555:Core/Src/stm32f3xx_hal_msp.c ****     PA8     ------> SPI2_SCK
 556:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> SPI2_MOSI
 557:Core/Src/stm32f3xx_hal_msp.c ****     PB9     ------> SPI2_NSS
 558:Core/Src/stm32f3xx_hal_msp.c ****     */
 559:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_9);
 560:Core/Src/stm32f3xx_hal_msp.c **** 
 561:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_10);
 562:Core/Src/stm32f3xx_hal_msp.c **** 
 563:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 564:Core/Src/stm32f3xx_hal_msp.c **** 
 565:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 566:Core/Src/stm32f3xx_hal_msp.c ****   }
 567:Core/Src/stm32f3xx_hal_msp.c **** 
 568:Core/Src/stm32f3xx_hal_msp.c **** }
 1337              		.loc 1 568 1 view .LVU348
 1338 000a 08BD     		pop	{r3, pc}
 1339              	.LVL68:
 1340              	.L86:
 551:Core/Src/stm32f3xx_hal_msp.c **** 
 1341              		.loc 1 551 5 is_stmt 1 view .LVU349
 1342 000c 094A     		ldr	r2, .L87+4
 1343 000e D369     		ldr	r3, [r2, #28]
 1344 0010 23F48043 		bic	r3, r3, #16384
 1345 0014 D361     		str	r3, [r2, #28]
 559:Core/Src/stm32f3xx_hal_msp.c **** 
 1346              		.loc 1 559 5 view .LVU350
 1347 0016 4FF48441 		mov	r1, #16896
 1348 001a 0748     		ldr	r0, .L87+8
 1349              	.LVL69:
 559:Core/Src/stm32f3xx_hal_msp.c **** 
 1350              		.loc 1 559 5 is_stmt 0 view .LVU351
 1351 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1352              	.LVL70:
 561:Core/Src/stm32f3xx_hal_msp.c **** 
 1353              		.loc 1 561 5 is_stmt 1 view .LVU352
 1354 0020 4FF4A061 		mov	r1, #1280
 1355 0024 4FF09040 		mov	r0, #1207959552
 1356 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1357              	.LVL71:
 1358              		.loc 1 568 1 is_stmt 0 view .LVU353
 1359 002c EDE7     		b	.L83
 1360              	.L88:
 1361 002e 00BF     		.align	2
 1362              	.L87:
 1363 0030 00380040 		.word	1073756160
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 56


 1364 0034 00100240 		.word	1073876992
 1365 0038 00040048 		.word	1207960576
 1366              		.cfi_endproc
 1367              	.LFE142:
 1369              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1370              		.align	1
 1371              		.global	HAL_UART_MspInit
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1375              		.fpu fpv4-sp-d16
 1377              	HAL_UART_MspInit:
 1378              	.LVL72:
 1379              	.LFB143:
 569:Core/Src/stm32f3xx_hal_msp.c **** 
 570:Core/Src/stm32f3xx_hal_msp.c **** /**
 571:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 572:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 573:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 574:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 575:Core/Src/stm32f3xx_hal_msp.c **** */
 576:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 577:Core/Src/stm32f3xx_hal_msp.c **** {
 1380              		.loc 1 577 1 is_stmt 1 view -0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 32
 1383              		@ frame_needed = 0, uses_anonymous_args = 0
 1384              		.loc 1 577 1 is_stmt 0 view .LVU355
 1385 0000 00B5     		push	{lr}
 1386              	.LCFI24:
 1387              		.cfi_def_cfa_offset 4
 1388              		.cfi_offset 14, -4
 1389 0002 89B0     		sub	sp, sp, #36
 1390              	.LCFI25:
 1391              		.cfi_def_cfa_offset 40
 578:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1392              		.loc 1 578 3 is_stmt 1 view .LVU356
 1393              		.loc 1 578 20 is_stmt 0 view .LVU357
 1394 0004 0023     		movs	r3, #0
 1395 0006 0393     		str	r3, [sp, #12]
 1396 0008 0493     		str	r3, [sp, #16]
 1397 000a 0593     		str	r3, [sp, #20]
 1398 000c 0693     		str	r3, [sp, #24]
 1399 000e 0793     		str	r3, [sp, #28]
 579:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 1400              		.loc 1 579 3 is_stmt 1 view .LVU358
 1401              		.loc 1 579 11 is_stmt 0 view .LVU359
 1402 0010 0268     		ldr	r2, [r0]
 1403              		.loc 1 579 5 view .LVU360
 1404 0012 154B     		ldr	r3, .L93
 1405 0014 9A42     		cmp	r2, r3
 1406 0016 02D0     		beq	.L92
 1407              	.LVL73:
 1408              	.L89:
 580:Core/Src/stm32f3xx_hal_msp.c ****   {
 581:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 582:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 57


 583:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 584:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 585:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 586:Core/Src/stm32f3xx_hal_msp.c **** 
 587:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 588:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 589:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 590:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 591:Core/Src/stm32f3xx_hal_msp.c ****     */
 592:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 593:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 594:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 595:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 596:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 597:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 598:Core/Src/stm32f3xx_hal_msp.c **** 
 599:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 600:Core/Src/stm32f3xx_hal_msp.c **** 
 601:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 602:Core/Src/stm32f3xx_hal_msp.c ****   }
 603:Core/Src/stm32f3xx_hal_msp.c **** 
 604:Core/Src/stm32f3xx_hal_msp.c **** }
 1409              		.loc 1 604 1 view .LVU361
 1410 0018 09B0     		add	sp, sp, #36
 1411              	.LCFI26:
 1412              		.cfi_remember_state
 1413              		.cfi_def_cfa_offset 4
 1414              		@ sp needed
 1415 001a 5DF804FB 		ldr	pc, [sp], #4
 1416              	.LVL74:
 1417              	.L92:
 1418              	.LCFI27:
 1419              		.cfi_restore_state
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 1420              		.loc 1 585 5 is_stmt 1 view .LVU362
 1421              	.LBB30:
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 1422              		.loc 1 585 5 view .LVU363
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 1423              		.loc 1 585 5 view .LVU364
 1424 001e 03F5E633 		add	r3, r3, #117760
 1425 0022 DA69     		ldr	r2, [r3, #28]
 1426 0024 42F40032 		orr	r2, r2, #131072
 1427 0028 DA61     		str	r2, [r3, #28]
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 1428              		.loc 1 585 5 view .LVU365
 1429 002a DA69     		ldr	r2, [r3, #28]
 1430 002c 02F40032 		and	r2, r2, #131072
 1431 0030 0192     		str	r2, [sp, #4]
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 1432              		.loc 1 585 5 view .LVU366
 1433 0032 019A     		ldr	r2, [sp, #4]
 1434              	.LBE30:
 585:Core/Src/stm32f3xx_hal_msp.c **** 
 1435              		.loc 1 585 5 view .LVU367
 587:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1436              		.loc 1 587 5 view .LVU368
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 58


 1437              	.LBB31:
 587:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1438              		.loc 1 587 5 view .LVU369
 587:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1439              		.loc 1 587 5 view .LVU370
 1440 0034 5A69     		ldr	r2, [r3, #20]
 1441 0036 42F40032 		orr	r2, r2, #131072
 1442 003a 5A61     		str	r2, [r3, #20]
 587:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1443              		.loc 1 587 5 view .LVU371
 1444 003c 5B69     		ldr	r3, [r3, #20]
 1445 003e 03F40033 		and	r3, r3, #131072
 1446 0042 0293     		str	r3, [sp, #8]
 587:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1447              		.loc 1 587 5 view .LVU372
 1448 0044 029B     		ldr	r3, [sp, #8]
 1449              	.LBE31:
 587:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1450              		.loc 1 587 5 view .LVU373
 592:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1451              		.loc 1 592 5 view .LVU374
 592:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1452              		.loc 1 592 25 is_stmt 0 view .LVU375
 1453 0046 0C23     		movs	r3, #12
 1454 0048 0393     		str	r3, [sp, #12]
 593:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1455              		.loc 1 593 5 is_stmt 1 view .LVU376
 593:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1456              		.loc 1 593 26 is_stmt 0 view .LVU377
 1457 004a 0223     		movs	r3, #2
 1458 004c 0493     		str	r3, [sp, #16]
 594:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1459              		.loc 1 594 5 is_stmt 1 view .LVU378
 594:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1460              		.loc 1 594 26 is_stmt 0 view .LVU379
 1461 004e 0023     		movs	r3, #0
 1462 0050 0593     		str	r3, [sp, #20]
 595:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1463              		.loc 1 595 5 is_stmt 1 view .LVU380
 595:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1464              		.loc 1 595 27 is_stmt 0 view .LVU381
 1465 0052 0323     		movs	r3, #3
 1466 0054 0693     		str	r3, [sp, #24]
 596:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1467              		.loc 1 596 5 is_stmt 1 view .LVU382
 596:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1468              		.loc 1 596 31 is_stmt 0 view .LVU383
 1469 0056 0723     		movs	r3, #7
 1470 0058 0793     		str	r3, [sp, #28]
 597:Core/Src/stm32f3xx_hal_msp.c **** 
 1471              		.loc 1 597 5 is_stmt 1 view .LVU384
 1472 005a 03A9     		add	r1, sp, #12
 1473 005c 4FF09040 		mov	r0, #1207959552
 1474              	.LVL75:
 597:Core/Src/stm32f3xx_hal_msp.c **** 
 1475              		.loc 1 597 5 is_stmt 0 view .LVU385
 1476 0060 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 59


 1477              	.LVL76:
 1478              		.loc 1 604 1 view .LVU386
 1479 0064 D8E7     		b	.L89
 1480              	.L94:
 1481 0066 00BF     		.align	2
 1482              	.L93:
 1483 0068 00440040 		.word	1073759232
 1484              		.cfi_endproc
 1485              	.LFE143:
 1487              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1488              		.align	1
 1489              		.global	HAL_UART_MspDeInit
 1490              		.syntax unified
 1491              		.thumb
 1492              		.thumb_func
 1493              		.fpu fpv4-sp-d16
 1495              	HAL_UART_MspDeInit:
 1496              	.LVL77:
 1497              	.LFB144:
 605:Core/Src/stm32f3xx_hal_msp.c **** 
 606:Core/Src/stm32f3xx_hal_msp.c **** /**
 607:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 608:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 609:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 610:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 611:Core/Src/stm32f3xx_hal_msp.c **** */
 612:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 613:Core/Src/stm32f3xx_hal_msp.c **** {
 1498              		.loc 1 613 1 is_stmt 1 view -0
 1499              		.cfi_startproc
 1500              		@ args = 0, pretend = 0, frame = 0
 1501              		@ frame_needed = 0, uses_anonymous_args = 0
 1502              		.loc 1 613 1 is_stmt 0 view .LVU388
 1503 0000 08B5     		push	{r3, lr}
 1504              	.LCFI28:
 1505              		.cfi_def_cfa_offset 8
 1506              		.cfi_offset 3, -8
 1507              		.cfi_offset 14, -4
 614:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 1508              		.loc 1 614 3 is_stmt 1 view .LVU389
 1509              		.loc 1 614 11 is_stmt 0 view .LVU390
 1510 0002 0268     		ldr	r2, [r0]
 1511              		.loc 1 614 5 view .LVU391
 1512 0004 074B     		ldr	r3, .L99
 1513 0006 9A42     		cmp	r2, r3
 1514 0008 00D0     		beq	.L98
 1515              	.LVL78:
 1516              	.L95:
 615:Core/Src/stm32f3xx_hal_msp.c ****   {
 616:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 617:Core/Src/stm32f3xx_hal_msp.c **** 
 618:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 619:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 620:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 621:Core/Src/stm32f3xx_hal_msp.c **** 
 622:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 623:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 60


 624:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 625:Core/Src/stm32f3xx_hal_msp.c ****     */
 626:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 627:Core/Src/stm32f3xx_hal_msp.c **** 
 628:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 629:Core/Src/stm32f3xx_hal_msp.c **** 
 630:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 631:Core/Src/stm32f3xx_hal_msp.c ****   }
 632:Core/Src/stm32f3xx_hal_msp.c **** 
 633:Core/Src/stm32f3xx_hal_msp.c **** }
 1517              		.loc 1 633 1 view .LVU392
 1518 000a 08BD     		pop	{r3, pc}
 1519              	.LVL79:
 1520              	.L98:
 620:Core/Src/stm32f3xx_hal_msp.c **** 
 1521              		.loc 1 620 5 is_stmt 1 view .LVU393
 1522 000c 064A     		ldr	r2, .L99+4
 1523 000e D369     		ldr	r3, [r2, #28]
 1524 0010 23F40033 		bic	r3, r3, #131072
 1525 0014 D361     		str	r3, [r2, #28]
 626:Core/Src/stm32f3xx_hal_msp.c **** 
 1526              		.loc 1 626 5 view .LVU394
 1527 0016 0C21     		movs	r1, #12
 1528 0018 4FF09040 		mov	r0, #1207959552
 1529              	.LVL80:
 626:Core/Src/stm32f3xx_hal_msp.c **** 
 1530              		.loc 1 626 5 is_stmt 0 view .LVU395
 1531 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1532              	.LVL81:
 1533              		.loc 1 633 1 view .LVU396
 1534 0020 F3E7     		b	.L95
 1535              	.L100:
 1536 0022 00BF     		.align	2
 1537              	.L99:
 1538 0024 00440040 		.word	1073759232
 1539 0028 00100240 		.word	1073876992
 1540              		.cfi_endproc
 1541              	.LFE144:
 1543              		.text
 1544              	.Letext0:
 1545              		.file 3 "/Users/javier/Library/xPacks/@xpack-dev-tools/arm-none-eabi-gcc/9.3.1-1.4.1/.content/arm-
 1546              		.file 4 "/Users/javier/Library/xPacks/@xpack-dev-tools/arm-none-eabi-gcc/9.3.1-1.4.1/.content/arm-
 1547              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 1548              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1549              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f373xc.h"
 1550              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1551              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1552              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1553              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1554              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1555              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1556              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dac.h"
 1557              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 1558              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rtc.h"
 1559              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_sdadc.h"
 1560              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1561              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 61


 1562              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:77     .text.HAL_MspInit:000000000000002c $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:82     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:89     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:135    .text.HAL_ADC_MspInit:0000000000000028 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:140    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:147    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:176    .text.HAL_ADC_MspDeInit:0000000000000018 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:182    .text.HAL_DAC_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:189    .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:345    .text.HAL_DAC_MspInit:00000000000000a0 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:352    .text.HAL_DAC_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:359    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:422    .text.HAL_DAC_MspDeInit:0000000000000044 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:428    .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:435    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:582    .text.HAL_I2C_MspInit:0000000000000094 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:589    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:596    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:644    .text.HAL_I2C_MspDeInit:000000000000002c $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:651    .text.HAL_RTC_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:658    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:710    .text.HAL_RTC_MspInit:0000000000000024 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:716    .text.HAL_RTC_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:723    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:774    .text.HAL_RTC_MspDeInit:0000000000000024 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:780    .text.HAL_SDADC_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:787    .text.HAL_SDADC_MspInit:0000000000000000 HAL_SDADC_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1033   .text.HAL_SDADC_MspInit:0000000000000104 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1044   .text.HAL_SDADC_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1051   .text.HAL_SDADC_MspDeInit:0000000000000000 HAL_SDADC_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1139   .text.HAL_SDADC_MspDeInit:0000000000000068 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1149   .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1156   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1302   .text.HAL_SPI_MspInit:0000000000000090 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1308   .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1315   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1363   .text.HAL_SPI_MspDeInit:0000000000000030 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1370   .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1377   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1483   .text.HAL_UART_MspInit:0000000000000068 $d
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1488   .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1495   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/jw/jcj5j9_530958b2rm5vp9wn00000gn/T//cch12NF6.s:1538   .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
