
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2023 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxidma.h"

/*
* The configuration table for devices
*/

XAxiDma_Config XAxiDma_ConfigTable[XPAR_XAXIDMA_NUM_INSTANCES] =
{
	{
		XPAR_AXI_DMA_ADC_DEVICE_ID,
		XPAR_AXI_DMA_ADC_BASEADDR,
		XPAR_AXI_DMA_ADC_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_ADC_INCLUDE_MM2S,
		XPAR_AXI_DMA_ADC_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_ADC_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_ADC_INCLUDE_S2MM,
		XPAR_AXI_DMA_ADC_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_ADC_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_ADC_INCLUDE_SG,
		XPAR_AXI_DMA_ADC_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_ADC_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_ADC_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_ADC_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_ADC_MICRO_DMA,
		XPAR_AXI_DMA_ADC_ADDR_WIDTH,
		XPAR_AXI_DMA_ADC_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_OTHERS_DEVICE_ID,
		XPAR_AXI_DMA_OTHERS_BASEADDR,
		XPAR_AXI_DMA_OTHERS_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_OTHERS_INCLUDE_MM2S,
		XPAR_AXI_DMA_OTHERS_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_OTHERS_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_OTHERS_INCLUDE_S2MM,
		XPAR_AXI_DMA_OTHERS_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_OTHERS_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_OTHERS_INCLUDE_SG,
		XPAR_AXI_DMA_OTHERS_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_OTHERS_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_OTHERS_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_OTHERS_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_OTHERS_MICRO_DMA,
		XPAR_AXI_DMA_OTHERS_ADDR_WIDTH,
		XPAR_AXI_DMA_OTHERS_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_FFT_DEVICE_ID,
		XPAR_AXI_DMA_FFT_BASEADDR,
		XPAR_AXI_DMA_FFT_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_FFT_INCLUDE_MM2S,
		XPAR_AXI_DMA_FFT_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_FFT_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_FFT_INCLUDE_S2MM,
		XPAR_AXI_DMA_FFT_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_FFT_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_FFT_INCLUDE_SG,
		XPAR_AXI_DMA_FFT_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_FFT_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_FFT_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_FFT_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_FFT_MICRO_DMA,
		XPAR_AXI_DMA_FFT_ADDR_WIDTH,
		XPAR_AXI_DMA_FFT_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_TURBO_DEVICE_ID,
		XPAR_AXI_DMA_TURBO_BASEADDR,
		XPAR_AXI_DMA_TURBO_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_TURBO_INCLUDE_MM2S,
		XPAR_AXI_DMA_TURBO_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_TURBO_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_TURBO_INCLUDE_S2MM,
		XPAR_AXI_DMA_TURBO_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_TURBO_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_TURBO_INCLUDE_SG,
		XPAR_AXI_DMA_TURBO_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_TURBO_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_TURBO_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_TURBO_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_TURBO_MICRO_DMA,
		XPAR_AXI_DMA_TURBO_ADDR_WIDTH,
		XPAR_AXI_DMA_TURBO_SG_LENGTH_WIDTH
	}
};


