
Loading design for application trce from file rom00_rom0.ncd.
Design name: rom00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri May 13 10:54:05 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rom00_rom0.twr -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/Segundo Parcial/03-rom00/promote.xml rom00_rom0.ncd rom00_rom0.prf 
Design file:     rom00_rom0.ncd
Preference file: rom00_rom0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RO00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 463.032ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[2]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[20]  (to RO00/sclk +)

   Delay:              17.587ns  (38.7% logic, 61.3% route), 20 logic levels.

 Constraint Details:

     17.587ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.032ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14B.CLK to     R12C14B.Q1 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     1.261     R12C14B.Q1 to     R11C14A.B0 RO00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R11C14A.B0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C16B.FCI to    R12C16B.FCO RO00/D01/SLICE_2
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI RO00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C16C.FCI to     R12C16C.F1 RO00/D01/SLICE_1
ROUTE         1     0.000     R12C16C.F1 to    R12C16C.DI1 RO00/D01/sdiv_11[20] (to RO00/sclk)
                  --------
                   17.587   (38.7% logic, 61.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[2]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[19]  (to RO00/sclk +)

   Delay:              17.535ns  (38.6% logic, 61.4% route), 20 logic levels.

 Constraint Details:

     17.535ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.084ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14B.CLK to     R12C14B.Q1 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     1.261     R12C14B.Q1 to     R11C14A.B0 RO00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R11C14A.B0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C16B.FCI to    R12C16B.FCO RO00/D01/SLICE_2
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI RO00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R12C16C.FCI to     R12C16C.F0 RO00/D01/SLICE_1
ROUTE         1     0.000     R12C16C.F0 to    R12C16C.DI0 RO00/D01/sdiv_11[19] (to RO00/sclk)
                  --------
                   17.535   (38.6% logic, 61.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[6]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[20]  (to RO00/sclk +)

   Delay:              17.485ns  (39.0% logic, 61.0% route), 20 logic levels.

 Constraint Details:

     17.485ns physical path delay RO00/D01/SLICE_8 to RO00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.134ns

 Physical Path Details:

      Data path RO00/D01/SLICE_8 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14D.CLK to     R12C14D.Q1 RO00/D01/SLICE_8 (from RO00/sclk)
ROUTE         2     0.961     R12C14D.Q1 to     R11C15D.C0 RO00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R11C15D.C0 to     R11C15D.F0 RO00/D01/SLICE_44
ROUTE         1     0.854     R11C15D.F0 to     R11C15C.A1 RO00/D01/sdiv15lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R11C15C.A1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C16B.FCI to    R12C16B.FCO RO00/D01/SLICE_2
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI RO00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C16C.FCI to     R12C16C.F1 RO00/D01/SLICE_1
ROUTE         1     0.000     R12C16C.F1 to    R12C16C.DI1 RO00/D01/sdiv_11[20] (to RO00/sclk)
                  --------
                   17.485   (39.0% logic, 61.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[2]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[18]  (to RO00/sclk +)

   Delay:              17.441ns  (38.2% logic, 61.8% route), 19 logic levels.

 Constraint Details:

     17.441ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.178ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14B.CLK to     R12C14B.Q1 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     1.261     R12C14B.Q1 to     R11C14A.B0 RO00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R11C14A.B0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R12C16B.FCI to     R12C16B.F1 RO00/D01/SLICE_2
ROUTE         1     0.000     R12C16B.F1 to    R12C16B.DI1 RO00/D01/sdiv_11[18] (to RO00/sclk)
                  --------
                   17.441   (38.2% logic, 61.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[6]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[19]  (to RO00/sclk +)

   Delay:              17.433ns  (38.8% logic, 61.2% route), 20 logic levels.

 Constraint Details:

     17.433ns physical path delay RO00/D01/SLICE_8 to RO00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.186ns

 Physical Path Details:

      Data path RO00/D01/SLICE_8 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14D.CLK to     R12C14D.Q1 RO00/D01/SLICE_8 (from RO00/sclk)
ROUTE         2     0.961     R12C14D.Q1 to     R11C15D.C0 RO00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R11C15D.C0 to     R11C15D.F0 RO00/D01/SLICE_44
ROUTE         1     0.854     R11C15D.F0 to     R11C15C.A1 RO00/D01/sdiv15lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R11C15C.A1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C16B.FCI to    R12C16B.FCO RO00/D01/SLICE_2
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI RO00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R12C16C.FCI to     R12C16C.F0 RO00/D01/SLICE_1
ROUTE         1     0.000     R12C16C.F0 to    R12C16C.DI0 RO00/D01/sdiv_11[19] (to RO00/sclk)
                  --------
                   17.433   (38.8% logic, 61.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[2]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[17]  (to RO00/sclk +)

   Delay:              17.389ns  (38.0% logic, 62.0% route), 19 logic levels.

 Constraint Details:

     17.389ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.230ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14B.CLK to     R12C14B.Q1 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     1.261     R12C14B.Q1 to     R11C14A.B0 RO00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R11C14A.B0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R12C16B.FCI to     R12C16B.F0 RO00/D01/SLICE_2
ROUTE         1     0.000     R12C16B.F0 to    R12C16B.DI0 RO00/D01/sdiv_11[17] (to RO00/sclk)
                  --------
                   17.389   (38.0% logic, 62.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[3]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[20]  (to RO00/sclk +)

   Delay:              17.361ns  (39.2% logic, 60.8% route), 20 logic levels.

 Constraint Details:

     17.361ns physical path delay RO00/D01/SLICE_9 to RO00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.258ns

 Physical Path Details:

      Data path RO00/D01/SLICE_9 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14C.CLK to     R12C14C.Q0 RO00/D01/SLICE_9 (from RO00/sclk)
ROUTE         2     1.035     R12C14C.Q0 to     R11C14A.C0 RO00/D01/sdiv[3]
CTOF_DEL    ---     0.452     R11C14A.C0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C16B.FCI to    R12C16B.FCO RO00/D01/SLICE_2
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI RO00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C16C.FCI to     R12C16C.F1 RO00/D01/SLICE_1
ROUTE         1     0.000     R12C16C.F1 to    R12C16C.DI1 RO00/D01/sdiv_11[20] (to RO00/sclk)
                  --------
                   17.361   (39.2% logic, 60.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.280ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[6]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[18]  (to RO00/sclk +)

   Delay:              17.339ns  (38.5% logic, 61.5% route), 19 logic levels.

 Constraint Details:

     17.339ns physical path delay RO00/D01/SLICE_8 to RO00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.280ns

 Physical Path Details:

      Data path RO00/D01/SLICE_8 to RO00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14D.CLK to     R12C14D.Q1 RO00/D01/SLICE_8 (from RO00/sclk)
ROUTE         2     0.961     R12C14D.Q1 to     R11C15D.C0 RO00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R11C15D.C0 to     R11C15D.F0 RO00/D01/SLICE_44
ROUTE         1     0.854     R11C15D.F0 to     R11C15C.A1 RO00/D01/sdiv15lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R11C15C.A1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R12C16B.FCI to     R12C16B.F1 RO00/D01/SLICE_2
ROUTE         1     0.000     R12C16B.F1 to    R12C16B.DI1 RO00/D01/sdiv_11[18] (to RO00/sclk)
                  --------
                   17.339   (38.5% logic, 61.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[3]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[19]  (to RO00/sclk +)

   Delay:              17.309ns  (39.1% logic, 60.9% route), 20 logic levels.

 Constraint Details:

     17.309ns physical path delay RO00/D01/SLICE_9 to RO00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.310ns

 Physical Path Details:

      Data path RO00/D01/SLICE_9 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14C.CLK to     R12C14C.Q0 RO00/D01/SLICE_9 (from RO00/sclk)
ROUTE         2     1.035     R12C14C.Q0 to     R11C14A.C0 RO00/D01/sdiv[3]
CTOF_DEL    ---     0.452     R11C14A.C0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C16A.FCI to    R12C16A.FCO RO00/D01/SLICE_3
ROUTE         1     0.000    R12C16A.FCO to    R12C16B.FCI RO00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C16B.FCI to    R12C16B.FCO RO00/D01/SLICE_2
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI RO00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R12C16C.FCI to     R12C16C.F0 RO00/D01/SLICE_1
ROUTE         1     0.000     R12C16C.F0 to    R12C16C.DI0 RO00/D01/sdiv_11[19] (to RO00/sclk)
                  --------
                   17.309   (39.1% logic, 60.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16C.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.324ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[2]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[16]  (to RO00/sclk +)

   Delay:              17.295ns  (37.7% logic, 62.3% route), 18 logic levels.

 Constraint Details:

     17.295ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.324ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14B.CLK to     R12C14B.Q1 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     1.261     R12C14B.Q1 to     R11C14A.B0 RO00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R11C14A.B0 to     R11C14A.F0 SLICE_47
ROUTE         1     0.656     R11C14A.F0 to     R11C15C.C1 RO00/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C15C.C1 to     R11C15C.F1 RO00/D01/SLICE_38
ROUTE         5     0.685     R11C15C.F1 to     R11C16C.C1 RO00/D01/N_24_8
CTOF_DEL    ---     0.452     R11C16C.C1 to     R11C16C.F1 RO00/D01/SLICE_27
ROUTE         4     0.876     R11C16C.F1 to     R11C16A.A0 RO00/D01/N_3_18
CTOF_DEL    ---     0.452     R11C16A.A0 to     R11C16A.F0 RO00/D01/SLICE_34
ROUTE         1     0.882     R11C16A.F0 to     R10C16D.B0 RO00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C16D.B0 to     R10C16D.F0 RO00/D01/SLICE_30
ROUTE         2     0.949     R10C16D.F0 to     R11C17B.D0 RO00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 RO00/D01/SLICE_28
ROUTE         1     1.369     R11C17B.F0 to     R14C18C.B1 RO00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18C.B1 to     R14C18C.F1 RO00/D01/SLICE_18
ROUTE         2     1.478     R14C18C.F1 to      R2C19B.D1 RO00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 RO00/D01/SLICE_11
ROUTE         1     2.618      R2C19B.F1 to     R12C14A.B0 RO00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C14A.B0 to    R12C14A.FCO RO00/D01/SLICE_0
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI RO00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO RO00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI RO00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO RO00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI RO00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO RO00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI RO00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO RO00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI RO00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO RO00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI RO00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO RO00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI RO00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C15D.FCI to    R12C15D.FCO RO00/D01/SLICE_4
ROUTE         1     0.000    R12C15D.FCO to    R12C16A.FCI RO00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R12C16A.FCI to     R12C16A.F1 RO00/D01/SLICE_3
ROUTE         1     0.000     R12C16A.F1 to    R12C16A.DI1 RO00/D01/sdiv_11[16] (to RO00/sclk)
                  --------
                   17.295   (37.7% logic, 62.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C16A.CLK RO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   56.379MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RO00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   56.379 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RO00/D01/SLICE_11.Q0   Loads: 12
   No transfer within this clock domain is found

Clock Domain: RO00/sclk   Source: RO00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "RO00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 323 connections (85.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri May 13 10:54:06 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rom00_rom0.twr -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/Segundo Parcial/03-rom00/promote.xml rom00_rom0.ncd rom00_rom0.prf 
Design file:     rom00_rom0.ncd
Preference file: rom00_rom0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RO00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[12]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[12]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_5 to RO00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_5 to RO00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15C.CLK to     R12C15C.Q1 RO00/D01/SLICE_5 (from RO00/sclk)
ROUTE         4     0.132     R12C15C.Q1 to     R12C15C.A1 RO00/D01/sdiv[12]
CTOF_DEL    ---     0.101     R12C15C.A1 to     R12C15C.F1 RO00/D01/SLICE_5
ROUTE         1     0.000     R12C15C.F1 to    R12C15C.DI1 RO00/D01/sdiv_11[12] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15C.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15C.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[3]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[3]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_9 to RO00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_9 to RO00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14C.CLK to     R12C14C.Q0 RO00/D01/SLICE_9 (from RO00/sclk)
ROUTE         2     0.132     R12C14C.Q0 to     R12C14C.A0 RO00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R12C14C.A0 to     R12C14C.F0 RO00/D01/SLICE_9
ROUTE         1     0.000     R12C14C.F0 to    R12C14C.DI0 RO00/D01/sdiv_11[3] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14C.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14C.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[1]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[1]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q0 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     0.132     R12C14B.Q0 to     R12C14B.A0 RO00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R12C14B.A0 to     R12C14B.F0 RO00/D01/SLICE_10
ROUTE         1     0.000     R12C14B.F0 to    R12C14B.DI0 RO00/D01/sdiv_11[1] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[11]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[11]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_5 to RO00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_5 to RO00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15C.CLK to     R12C15C.Q0 RO00/D01/SLICE_5 (from RO00/sclk)
ROUTE         3     0.132     R12C15C.Q0 to     R12C15C.A0 RO00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R12C15C.A0 to     R12C15C.F0 RO00/D01/SLICE_5
ROUTE         1     0.000     R12C15C.F0 to    R12C15C.DI0 RO00/D01/sdiv_11[11] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15C.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15C.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[7]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[7]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_7 to RO00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_7 to RO00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15A.CLK to     R12C15A.Q0 RO00/D01/SLICE_7 (from RO00/sclk)
ROUTE         2     0.132     R12C15A.Q0 to     R12C15A.A0 RO00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R12C15A.A0 to     R12C15A.F0 RO00/D01/SLICE_7
ROUTE         1     0.000     R12C15A.F0 to    R12C15A.DI0 RO00/D01/sdiv_11[7] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15A.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15A.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[9]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[9]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_6 to RO00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_6 to RO00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15B.CLK to     R12C15B.Q0 RO00/D01/SLICE_6 (from RO00/sclk)
ROUTE         3     0.132     R12C15B.Q0 to     R12C15B.A0 RO00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R12C15B.A0 to     R12C15B.F0 RO00/D01/SLICE_6
ROUTE         1     0.000     R12C15B.F0 to    R12C15B.DI0 RO00/D01/sdiv_11[9] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15B.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C15B.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[0]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[0]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_0 to RO00/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_0 to RO00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14A.CLK to     R12C14A.Q1 RO00/D01/SLICE_0 (from RO00/sclk)
ROUTE         2     0.132     R12C14A.Q1 to     R12C14A.A1 RO00/D01/sdiv[0]
CTOF_DEL    ---     0.101     R12C14A.A1 to     R12C14A.F1 RO00/D01/SLICE_0
ROUTE         1     0.000     R12C14A.F1 to    R12C14A.DI1 RO00/D01/sdiv_11[0] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14A.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14A.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[2]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[2]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_10 to RO00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_10 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q1 RO00/D01/SLICE_10 (from RO00/sclk)
ROUTE         2     0.132     R12C14B.Q1 to     R12C14B.A1 RO00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R12C14B.A1 to     R12C14B.F1 RO00/D01/SLICE_10
ROUTE         1     0.000     R12C14B.F1 to    R12C14B.DI1 RO00/D01/sdiv_11[2] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14B.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[6]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[6]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_8 to RO00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_8 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q1 RO00/D01/SLICE_8 (from RO00/sclk)
ROUTE         2     0.132     R12C14D.Q1 to     R12C14D.A1 RO00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R12C14D.A1 to     R12C14D.F1 RO00/D01/SLICE_8
ROUTE         1     0.000     R12C14D.F1 to    R12C14D.DI1 RO00/D01/sdiv_11[6] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RO00/D01/sdiv[5]  (from RO00/sclk +)
   Destination:    FF         Data in        RO00/D01/sdiv[5]  (to RO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RO00/D01/SLICE_8 to RO00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RO00/D01/SLICE_8 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 RO00/D01/SLICE_8 (from RO00/sclk)
ROUTE         2     0.132     R12C14D.Q0 to     R12C14D.A0 RO00/D01/sdiv[5]
CTOF_DEL    ---     0.101     R12C14D.A0 to     R12C14D.F0 RO00/D01/SLICE_8
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 RO00/D01/sdiv_11[5] (to RO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RO00/D00/OSCInst0 to RO00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C14D.CLK RO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RO00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RO00/D01/SLICE_11.Q0   Loads: 12
   No transfer within this clock domain is found

Clock Domain: RO00/sclk   Source: RO00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "RO00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 323 connections (85.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

