Dennis Abts , Natalie D. Enright Jerger , John Kim , Dan Gibson , Mikko H. Lipasti, Achieving predictable performance through better memory controller placement in many-core CMPs, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555810]
Jung Ho Ahn , William J. Dally , Brucek Khailany , Ujval J. Kapasi , Abhishek Das, Evaluating the Imagine Stream Architecture, Proceedings of the 31st annual international symposium on Computer architecture, p.14, June 19-23, 2004, München, Germany
Krste Asanovic , Rastislav Bodik , James Demmel , Tony Keaveny , Kurt Keutzer , John Kubiatowicz , Nelson Morgan , David Patterson , Koushik Sen , John Wawrzynek , David Wessel , Katherine Yelick, A view of the parallel computing landscape, Communications of the ACM, v.52 n.10, October 2009[doi>10.1145/1562764.1562783]
Bai, P., Auth, C., Balakrishnan, S., Bost, M., Brain, R., et al. 2004. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 cu interconnect layers, low-k ild and 0.57 um2 sram cell. In Proceedings of the IEEE International Electron Devices Meeting, IEDM Technical Digest. 657--660.
Ali Bakhoda , John Kim , Tor M. Aamodt, Throughput-Effective On-Chip Networks for Manycore Accelerators, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.421-432, December 04-08, 2010[doi>10.1109/MICRO.2010.50]
Bakhoda, A., Yuan, G. L., Fung, W. W. L., Wong, H., and Aamodt, T. M. 2009. Analyzing cuda workloads using a detailed gpu simulator. In Proceedings of the IEEE Symposium on Performance Analysis of Systems and Software (ISPASS'09). 163--174.
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Coon, B. W. and Lindholm, E. J. 2008. US patent 7,353,369: System and method for managing divergent threads in a simd architecture. https://www.google.com/patents/US7353369.
Sdk, C. 2009. NVIDIA CUDA SDK code samples. http://developer.nvidia.com/object/cuda sdk samples.html.
William J. Dally , Francois Labonte , Abhishek Das , Patrick Hanrahan , Jung-Ho Ahn , Jayanth Gummaraju , Mattan Erez , Nuwan Jayasena , Ian Buck , Timothy J. Knight , Ujval J. Kapasi, Merrimac: Supercomputing with Streams, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.35, November 15-21, 2003, Phoenix, AZ, USA[doi>10.1145/1048935.1050187]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Das, R., Eachempati, S., Mishra, A. K., Narayanan, V., and Das, C. R. 2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In Proceedings of the IEEE Symposium on High-Performance Computer Architecture (HPCA'09). 175--186.
Jia-Wei Fang , Yao-Wen Chang, Area-I/O flip-chip routing for chip-package co-design considering signal skews, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.5, p.711-721, May 2010[doi>10.1109/TCAD.2010.2043586]
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.407-420, December 01-05, 2007[doi>10.1109/MICRO.2007.12]
Grot, B., Hestness, J., Keckler, S. W., and Mutlu, O. 2009. Express cube topologies for on-chip interconnects. In Proceedings of the IEEE Symposium on High-Performnce Computer Architecture (HPCA'09). 163--174.
Harris, M. 2009. UNSW CUDA tutorial part 4 optimizing CUDA. http://cs.anu.edu.au/files/systems/GPUWksp/PDFs/04 OptimizingCUDA full.pdf.
Ingerly, D., Agraharam, S., Becher, D., Chikarmane, V., Fischer, K., et al. 2008. Low-k interconnect stack with thick metal 9 redistribution layer and cu die bump for 45nm high volume manufacturing. In Proceedings of the International Interconnect Technology Conference (IITC'08). 216--218.
Itrs. 2008. International technology roadmap for semiconductors 2008 update. http://www.itrs.net/Links/2008ITRS/Home2008.htm.
Jiang, N., Becker, D. U., Michelogiannakis, G., Balfour, J., Towles, B., Kim, J., and Dally, W. J. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In Proceedings of the IEEE Symposium on Performance Analysis of Systems and Software (ISPASS'13). 86--96.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
John H. Kelm , Daniel R. Johnson , Steven S. Lumetta , Sanjay J. Patel , Matthew I. Frank, A Task-Centric Memory Model for Scalable Accelerator Architectures, IEEE Micro, v.30 n.1, p.29-39, January 2010[doi>10.1109/MM.2010.6]
John H. Kelm , Daniel R. Johnson , William Tuohy , Steven S. Lumetta , Sanjay J. Patel, Cohesion: a hybrid memory model for accelerators, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816019]
Kessler, R. E., and Schwarzmeier, J. L. 1993. Cray t3d: A new dimension for cray research. In Compcon Spring Digest of Papers. 176--182.
Group, K. 2010. OpenCL - The open standard for parallel programming of heterogeneous systems. http://www.khronos.org/opencl/.
John Kim, Low-cost router microarchitecture for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669145]
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
John Kim , William J. Dally , Brian Towles , Amit K. Gupta, Microarchitecture of a High-Radix Router, Proceedings of the 32nd annual international symposium on Computer Architecture, p.420-431, June 04-08, 2005[doi>10.1109/ISCA.2005.35]
Michael Kistler , Michael Perrone , Fabrizio Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, v.26 n.3, p.10-23, May 2006[doi>10.1109/MM.2006.49]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Krolak, D. 2005. Cell broadband engine eib bus. http://www.ibm.com/developerworks/power/library/paexpert9/.
Kumar, A., Kundu, P., Singh, A., Peh, L.-S., and Jha, N. 2007a. A 4.6tbits/s 3.6ghz singlecycle noc router with a novel switch allocator in 65nm cmos. In Proceedings of the IEEE Conference on Computer Design (ICCD'07). 63--70.
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Prabhat Kumar , Yan Pan , John Kim , Gokhan Memik , Alok Choudhary, Exploring concentration and channel slicing in on-chip network router, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.276-285, May 10-13, 2009[doi>10.1109/NOCS.2009.5071477]
Jae W. Lee , Man Cheuk Ng , Krste Asanovic, Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.89-100, June 21-25, 2008[doi>10.1109/ISCA.2008.31]
Michael M. Lee , John Kim , Dennis Abts , Michael Marty , Jae W. Lee, Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.509-519, December 04-08, 2010[doi>10.1109/MICRO.2010.18]
Adam Levinthal , Thomas Porter, Chap - a SIMD graphics processor, Proceedings of the 11th annual conference on Computer graphics and interactive techniques, p.77-82, January 1984[doi>10.1145/800031.808581]
Pejman Lotfi-Kamran , Boris Grot , Babak Falsafi, NOC-Out: Microarchitecting a Scale-Out Processor, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.177-187, December 01-05, 2012[doi>10.1109/MICRO.2012.25]
Asit K. Mishra , N. Vijaykrishnan , Chita R. Das, A case for heterogeneous on-chip interconnects for CMPs, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000111]
Thomas Moscibroda , Onur Mutlu, A case for bufferless routing in on-chip networks, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555781]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Ted Nesson , S. Lennart Johnsson, ROMM routing on mesh and torus networks, Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures, p.275-287, June 24-26, 1995, Santa Barbara, California, USA[doi>10.1145/215399.215455]
John Nickolls , Ian Buck , Michael Garland , Kevin Skadron, Scalable Parallel Programming with CUDA, Queue, v.6 n.2, March/April 2008[doi>10.1145/1365490.1365500]
Nickolls, J. R., Coon, B. W., and Shebanow, M. C. 2011. US patent application 20110072213: Instructions for managing a parallel cache hierarchy (Assignee NVIDIA Corp.). March.
Nvidia. 2009. NVIDIA's next generation CUDA compute architecture: Fermi. http://openclcomputing.com/index.php/cuda/10-fermi.
Nvidia 2010. NVIDIA CUDA Programming Guide, 3.0 ed. NVIDIA.
Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001
Pfister, G. F. and Norton, V. A. 1985. Hot-spot contention and combining in multistage interconnection networks. IEEE Trans. Comput. 34, 10, 943--948.
Antonio Pullini , Federico Angiolini , Srinivasan Murali , David Atienza , Giovanni De Micheli , Luca Benini, Bringing NoCs to 65 nm, IEEE Micro, v.27 n.5, p.75-85, September 2007[doi>10.1109/MM.2007.79]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Shane Ryoo , Christopher I. Rodrigues , Sam S. Stone , Sara S. Baghsorkhi , Sain-Zee Ueng , John A. Stratton , Wen-mei W. Hwu, Program optimization space pruning for a multithreaded gpu, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356084]
Salihundam, P., Jain, S., Jacob, T., Kumar, S., Erraguntla, V., et al. 2010. A 2tb/s 6&ast;4 mesh network with DVFS and 2.3tb/s/w router in 45nm CMOS. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC'10).79--80.
Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM Transactions on Graphics (TOG), v.27 n.3, August 2008[doi>10.1145/1360612.1360617]
Daeho Seo , Akif Ali , Won-Taek Lim , Nauman Rafique , Mithuna Thottethodi, Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks, Proceedings of the 32nd annual international symposium on Computer Architecture, p.432-443, June 04-08, 2005[doi>10.1109/ISCA.2005.37]
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
Sun Microsystems Inc. 2007. OpenSPARCTM t2 core microarchitecture specification. http://www.oracle.com/technetwork/systems/opensparc/t2-06-opensparct2-core-microarch-1537749.html.
Leslie G. Valiant, A bridging model for parallel computation, Communications of the ACM, v.33 n.8, p.103-111, Aug. 1990[doi>10.1145/79173.79181]
L. G. Valiant , G. J. Brebner, Universal schemes for parallel communication, Proceedings of the thirteenth annual ACM symposium on Theory of computing, p.263-277, May 11-13, 1981, Milwaukee, Wisconsin, USA[doi>10.1145/800076.802479]
Vangal, S. R., Howard, J., Ruhl, G., Dighe, S., Wilson, H., et al. 2008. An 80-tile sub-100-w teraflops processor in 65-nm CMOS. IEEE J. Solid-State Circ. 43, 1, 29--41.
Stavros Volos , Ciprian Seiculescu , Boris Grot , Naser Khosro Pour , Babak Falsafi , Giovanni De Micheli, CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.67-74, May 09-11, 2012[doi>10.1109/NOCS.2012.15]
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
Henry Wong , Anne Bracy , Ethan Schuchman , Tor M. Aamodt , Jamison D. Collins , Perry H. Wang , Gautham Chinya , Ankur Khandelwal Groen , Hong Jiang , Hong Wang, Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454125]
Wong, H., Papadopoulou, M.-M., Sadooghi-Alvandi, M., and Moshovos, A. 2010. Demystifying GPU microarchitecture through microbenchmarking. In Proceedings of the IEEE Symposium on Performance Analysis of Systems and Software (ISPASS'10). 235--246.
George L. Yuan , Ali Bakhoda , Tor M. Aamodt, Complexity effective memory access scheduling for many-core accelerator architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669119]
