// Consider coalesced memory access by ensuring mat and target are accessed sequentially.
// Optimize memory transactions by using shared memory if applicable.
// Ensure sufficient occupancy by choosing appropriate block and grid sizes.
// Minimize register usage to improve occupancy.
