(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pc069a_toplevel_09.brd                        )
(    Software Version : 17.4S029                                      )
(    Date/Time        : Tue Jun 28 13:21:02 2022                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  Yes
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'Z:\cad\designs\uob-hep-pc069\hardware\Cadence\worklib\pc069a_toplevel\packaged'
Design Directory:            'Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/physical'
Old design name:             'Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/physical/pc069a_toplevel_09.brd'
New design name:             'Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/physical/pc069a_toplevel_10.brd'

CmdLine: netrev -proj Z:\cad\designs\uob-hep-pc069\hardware\Cadence\pc069a_toplevel.cpm -y 1 -x -z -O Z:\cad\designs\uob-hep-pc069\hardware\Cadence\worklib\pc069a_toplevel\physical\pc069a_toplevel_09.brd Z:\cad\designs\uob-hep-pc069\hardware\Cadence\worklib\pc069a_toplevel\physical\pc069a_toplevel_10.brd -q Z:\cad\designs\uob-hep-pc069\hardware\Cadence\temp\constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstchip.dat 
   Finished reading Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstchip.dat (00:00:01.30)
Starting to read Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstxprt.dat 
   Finished reading Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstxprt.dat (00:00:00.00)
Starting to read Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstxnet.dat 
   Finished reading Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstxnet.dat (00:00:00.02)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    Z:/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069a_toplevel/packaged/pstcmdb.dat
	Allegro Baseline:   C:/Users/phdgc/AppData/Local/Temp/#Taaaaah30800.tmp
	Start time: Tue Jun 28 13:21:02 2022
===========================================================


The constraint difference report file can be viewed using the following command:
cdnFlowOOSMsg.exe -file file:///Z:/cad/designs/uob-hep-pc069/hardware/Cadence/temp/constraints_difference_report.xml

===========================================================
Finished Constraint Update	Time: Tue Jun 28 13:21:04 2022
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_17.4/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.4/share/local/pcb/symbols 
           c:/cadence/spb_17.4/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.4/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.4/share/local/pcb/padstacks 
           c:/cadence/spb_17.4/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.4/share/pcb/allegrolib/symbols 
           Z:/cad/bris_cdslib/lib_psd14.x/pads 


------ Summary Statistics ------


netrev run on Jun 28 13:21:01 2022
   DESIGN NAME : 'PC069A_TOPLEVEL'
   PACKAGING ON 28-Jun-2022 AT 13:20:03

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'uob_hep_pc069_lib' 'cnstandard' 'cnpower' 'cnconnector'
              'cndiscrete' 'cninterface' 'cnlinear' 'cnmemory' 'cnspecial'
              'cnmech' 'cncmos' 'standard' 'bris_cds_standard' 'bris_cds_logic'
              'cnpassive' 'bris_cds_analogue' 'bris_cds_discrete'
              'bris_cds_connectors'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:13:32
elapsed time  0:00:06

