               ramulator.active_cycles_0            11344835                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            11344835                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0            22332044                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.804387                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0            11344835                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            12244331                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0            22332044                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.804387                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0             3519579                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0             3519579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0             5157576                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.185773                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0              683916                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0              683916                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0              959764                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.034570                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1              795008                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1              795008                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1             1007080                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.036274                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2             1099638                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2             1099638                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2             1626663                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.058591                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3             1423655                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3             1423655                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3             1564069                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.056337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1             4794396                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1             4794396                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1             5846039                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.210571                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0             1081749                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0             1081749                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0             1166414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.042014                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1             1293782                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1             1293782                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1             1749799                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.063027                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2              973528                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2              973528                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2             1055957                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.038035                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3             1707372                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3             1707372                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3             1873869                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.067496                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2             4269007                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2             4269007                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2             6060251                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.218287                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0             1529019                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0             1529019                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0             1703543                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.061361                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1              768441                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1              768441                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1             1166091                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.042002                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              985328                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              985328                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2             1223229                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.044060                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3             1474367                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3             1474367                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3             1967388                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.070864                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3             3469350                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3             3469350                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3             5268178                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.189757                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0             1105577                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0             1105577                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0             1291687                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.046526                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1             2276007                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1             2276007                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1             2946655                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.106137                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2              278192                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2              278192                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2              384509                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.013850                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3              428408                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3              428408                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3              645327                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.023244                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0            41879232                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0             9429312                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core              376099                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              399244                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core               26353                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core              329049                                      # Number of row hits for read requests per channel per core
                                     [0]            329049.0                                      # 
ramulator.read_row_misses_channel_0_core              308198                                      # Number of row misses for read requests per channel per core
                                     [0]            308198.0                                      # 
ramulator.read_row_conflicts_channel_0_core               17116                                      # Number of row conflicts for read requests per channel per core
                                     [0]             17116.0                                      # 
 ramulator.write_row_hits_channel_0_core               47050                                      # Number of row hits for write requests per channel per core
                                     [0]             47050.0                                      # 
ramulator.write_row_misses_channel_0_core               91046                                      # Number of row misses for write requests per channel per core
                                     [0]             91046.0                                      # 
ramulator.write_row_conflicts_channel_0_core                9237                                      # Number of row conflicts for write requests per channel per core
                                     [0]              9237.0                                      # 
      ramulator.useless_activates_0_core               14893                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           58.362392                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0            38202738                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            2.060128                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0            57194918                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            1.167853                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0            32422864                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.892275                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0            24772054                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits            329049.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]            329049.0                                      # 
            ramulator.record_read_misses            308198.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            308198.0                                      # 
         ramulator.record_read_conflicts             17116.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]             17116.0                                      # 
             ramulator.record_write_hits             47050.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]             47050.0                                      # 
           ramulator.record_write_misses             91046.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             91046.0                                      # 
        ramulator.record_write_conflicts              9237.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]              9237.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            27762796                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests              801911                                      # Number of incoming requests to DRAM
                 ramulator.read_requests              654578                                      # Number of incoming read requests to DRAM per core
                                     [0]            654578.0                                      # 
                ramulator.write_requests              147333                                      # Number of incoming write requests to DRAM per core
                                     [0]            147333.0                                      # 
       ramulator.ramulator_active_cycles            11344835                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel            801911.0                                      # Number of incoming requests to each DRAM channel
                                     [0]            801911.0                                      # 
ramulator.incoming_read_reqs_per_channel            654578.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]            654578.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum            57194918                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum            32422864                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum            24772054                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            2.060128                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            1.167853                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.892275                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests            654578.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]            654578.0                                      # 
         ramulator.record_write_requests            147333.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]            147333.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            74034122                                      # cpu cycle number
            ramulator.record_cycs_core_0            74034122                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            12464346                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
