// Seed: 1253456295
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic ['b0 : (  1 'b0 **  1  )  /  1 'b0] id_3;
  ;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input wor id_11,
    output supply1 id_12,
    output tri id_13,
    input supply1 id_14,
    output supply0 id_15,
    output wor id_16,
    output wire id_17,
    input uwire id_18,
    input tri id_19
);
  tri0 id_21;
  assign id_21 = 1;
  wire id_22;
  ;
  module_0 modCall_1 (
      id_22,
      id_21
  );
  logic id_23;
  ;
endmodule
