Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 13 14:29:50 2023
| Host         : AiSiJi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vlg_design_timing_summary_routed.rpt -pb vlg_design_timing_summary_routed.pb -rpx vlg_design_timing_summary_routed.rpx -warn_on_violation
| Design       : vlg_design
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_gray_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 3.310ns (64.702%)  route 1.806ns (35.298%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  r_gray_reg[2]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  r_gray_reg[2]/Q
                         net (fo=1, routed)           1.806     2.284    o_gray_OBUF[2]
    T5                   OBUF (Prop_obuf_I_O)         2.832     5.115 r  o_gray_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.115    o_gray[2]
    T5                                                                r  o_gray[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_gray_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 3.175ns (63.378%)  route 1.835ns (36.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  r_gray_reg[3]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_gray_reg[3]/Q
                         net (fo=1, routed)           1.835     2.353    o_gray_OBUF[3]
    R5                   OBUF (Prop_obuf_I_O)         2.657     5.010 r  o_gray_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.010    o_gray[3]
    R5                                                                r  o_gray[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_gray_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.862ns  (logic 3.190ns (65.608%)  route 1.672ns (34.392%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  r_gray_reg[0]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_gray_reg[0]/Q
                         net (fo=1, routed)           1.672     2.190    o_gray_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         2.672     4.862 r  o_gray_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.862    o_gray[0]
    R7                                                                r  o_gray[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_gray_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.853ns  (logic 3.190ns (65.726%)  route 1.663ns (34.274%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  r_gray_reg[1]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_gray_reg[1]/Q
                         net (fo=1, routed)           1.663     2.181    o_gray_OBUF[1]
    R6                   OBUF (Prop_obuf_I_O)         2.672     4.853 r  o_gray_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.853    o_gray[1]
    R6                                                                r  o_gray[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 0.828ns (19.717%)  route 3.371ns (80.283%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[15]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_cnt_reg[15]/Q
                         net (fo=2, routed)           0.683     1.139    r_cnt_reg[15]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.263 r  r_cnt[0]_i_7/O
                         net (fo=2, routed)           0.950     2.213    r_cnt[0]_i_7_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     2.337 r  r_cnt[0]_i_3/O
                         net (fo=2, routed)           0.785     3.123    r_cnt[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  r_cnt[0]_i_1/O
                         net (fo=26, routed)          0.953     4.199    r_cnt[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  r_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 0.828ns (19.717%)  route 3.371ns (80.283%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[15]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_cnt_reg[15]/Q
                         net (fo=2, routed)           0.683     1.139    r_cnt_reg[15]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.263 r  r_cnt[0]_i_7/O
                         net (fo=2, routed)           0.950     2.213    r_cnt[0]_i_7_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     2.337 r  r_cnt[0]_i_3/O
                         net (fo=2, routed)           0.785     3.123    r_cnt[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  r_cnt[0]_i_1/O
                         net (fo=26, routed)          0.953     4.199    r_cnt[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  r_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[15]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_cnt_reg[15]/Q
                         net (fo=2, routed)           0.683     1.139    r_cnt_reg[15]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.263 r  r_cnt[0]_i_7/O
                         net (fo=2, routed)           0.950     2.213    r_cnt[0]_i_7_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     2.337 r  r_cnt[0]_i_3/O
                         net (fo=2, routed)           0.785     3.123    r_cnt[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  r_cnt[0]_i_1/O
                         net (fo=26, routed)          0.948     4.194    r_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  r_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[15]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_cnt_reg[15]/Q
                         net (fo=2, routed)           0.683     1.139    r_cnt_reg[15]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.263 r  r_cnt[0]_i_7/O
                         net (fo=2, routed)           0.950     2.213    r_cnt[0]_i_7_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     2.337 r  r_cnt[0]_i_3/O
                         net (fo=2, routed)           0.785     3.123    r_cnt[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  r_cnt[0]_i_1/O
                         net (fo=26, routed)          0.948     4.194    r_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  r_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[15]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_cnt_reg[15]/Q
                         net (fo=2, routed)           0.683     1.139    r_cnt_reg[15]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.263 r  r_cnt[0]_i_7/O
                         net (fo=2, routed)           0.950     2.213    r_cnt[0]_i_7_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     2.337 r  r_cnt[0]_i_3/O
                         net (fo=2, routed)           0.785     3.123    r_cnt[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  r_cnt[0]_i_1/O
                         net (fo=26, routed)          0.948     4.194    r_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  r_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[15]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_cnt_reg[15]/Q
                         net (fo=2, routed)           0.683     1.139    r_cnt_reg[15]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.263 r  r_cnt[0]_i_7/O
                         net (fo=2, routed)           0.950     2.213    r_cnt[0]_i_7_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     2.337 r  r_cnt[0]_i_3/O
                         net (fo=2, routed)           0.785     3.123    r_cnt[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  r_cnt[0]_i_1/O
                         net (fo=26, routed)          0.948     4.194    r_cnt[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  r_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_gray_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  r_second_reg[2]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_second_reg[2]/Q
                         net (fo=4, routed)           0.151     0.292    r_second_reg__0[2]
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.337 r  r_gray[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    r_gray[1]
    SLICE_X2Y2           FDRE                                         r  r_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_gray_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  r_second_reg[2]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_second_reg[2]/Q
                         net (fo=4, routed)           0.151     0.292    r_second_reg__0[2]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.046     0.338 r  r_gray[2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    r_gray[2]
    SLICE_X2Y2           FDRE                                         r  r_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  r_second_reg[0]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r_second_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    r_second_reg__0[0]
    SLICE_X3Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  r_second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    p_0_in[0]
    SLICE_X3Y2           FDRE                                         r  r_second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  r_second_reg[0]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_second_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    r_second_reg__0[0]
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.043     0.353 r  r_second[3]_i_2/O
                         net (fo=1, routed)           0.000     0.353    p_0_in[3]
    SLICE_X3Y2           FDRE                                         r  r_second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  r_second_reg[0]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_second_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    r_second_reg__0[0]
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  r_second[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    p_0_in[2]
    SLICE_X3Y2           FDRE                                         r  r_second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.251ns (66.847%)  route 0.124ns (33.153%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  r_cnt_reg[1]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_cnt_reg[1]/Q
                         net (fo=2, routed)           0.124     0.265    r_cnt_reg[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.375 r  r_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.375    r_cnt_reg[0]_i_2_n_6
    SLICE_X0Y0           FDRE                                         r  r_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.252ns (66.604%)  route 0.126ns (33.396%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  r_cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_cnt_reg[2]/Q
                         net (fo=2, routed)           0.126     0.267    r_cnt_reg[2]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  r_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.378    r_cnt_reg[0]_i_2_n_5
    SLICE_X0Y0           FDRE                                         r  r_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  r_cnt_reg[10]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_cnt_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    r_cnt_reg[10]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  r_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    r_cnt_reg[8]_i_1_n_5
    SLICE_X0Y2           FDRE                                         r  r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  r_cnt_reg[14]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    r_cnt_reg[14]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  r_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    r_cnt_reg[12]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  r_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  r_cnt_reg[22]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_cnt_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    r_cnt_reg[22]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  r_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    r_cnt_reg[20]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  r_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------





