MemoryHierarchy
numberOfCacheLevels:1
Cache1
S:256
L:32
M:4
writePolicyHit:writeThrough
writePolicyMiss:writeAllocate
cacheCycles:1
mainMemoryCycles:1
HardwareOrganization
simultaneousIssuesOfInstructions:1
sizeInstructionBuffer:10
sizeOfROB:4
ADDRS:2
ADDCycles:2
MULRS:2
MULCycles:7
LWRS:1
LWCycles:10
JALRRS:1
JALRCycles:2
AssemblyProgram
.org 100
LW reg1,reg2,50
endofAssembly
ProgramData
50;2
endofData

