---
title: "Regfile Automatic Code Generation"
excerpt: "An automation tool designed to streamline hardware IP design workflows. Generates Verilog register files, C headers, and documentation from standardized CSV definitions."
collection: portfolio
---

## Overview

An automation tool designed to streamline hardware IP design workflows. It generates Verilog register files, C headers, and documentation automatically from standardized CSV definitions, significantly reducing manual coding errors and setup time.

## Technical Stack

<div class="skills-container">
  <span class="skill-tag">Perl</span>
  <span class="skill-tag">Python</span>
  <span class="skill-tag">Verilog</span>
  <span class="skill-tag">Shell</span>
</div>

<p style="margin-top: 1.5em;">
  <a href="https://github.com/noyaboy/andla_codegen" class="pub-button">GitHub</a>
</p>
