{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748400655000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748400655004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 10:50:54 2025 " "Processing started: Wed May 28 10:50:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748400655004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400655004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Electric_Piano -c Electric_Piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off Electric_Piano -c Electric_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400655004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748400655363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748400655363 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Electric_Piano.v " "Can't analyze file -- file Electric_Piano.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748400661114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCAN_CNT scan_cnt Array_KeyBoard.v(16) " "Verilog HDL Declaration information at Array_KeyBoard.v(16): object \"SCAN_CNT\" differs only in case from object \"scan_cnt\" in the same scope" {  } { { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Electric_Piano/Array_KeyBoard.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748400661124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Array_KeyBoard " "Found entity 1: Array_KeyBoard" {  } { { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Electric_Piano/Array_KeyBoard.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661124 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Beeper.v " "Can't analyze file -- file Beeper.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_electric_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file advanced_electric_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 Advanced_Electric_Piano " "Found entity 1: Advanced_Electric_Piano" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode_Controller " "Found entity 1: Mode_Controller" {  } { { "Mode_Controller.v" "" { Text "D:/Quartus_Project/Electric_Piano/Mode_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Music_Player.v(34) " "Verilog HDL Expression warning at Music_Player.v(34): truncated literal to match 16 bits" {  } { { "Music_Player.v" "" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Music_Player.v(35) " "Verilog HDL Expression warning at Music_Player.v(35): truncated literal to match 16 bits" {  } { { "Music_Player.v" "" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Music_Player.v(36) " "Verilog HDL Expression warning at Music_Player.v(36): truncated literal to match 16 bits" {  } { { "Music_Player.v" "" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Music_Player.v(37) " "Verilog HDL Expression warning at Music_Player.v(37): truncated literal to match 16 bits" {  } { { "Music_Player.v" "" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_player.v 1 1 " "Found 1 design units, including 1 entities, in source file music_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Player " "Found entity 1: Music_Player" {  } { { "Music_Player.v" "" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_beeper.v 1 1 " "Found 1 design units, including 1 entities, in source file advanced_beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Advanced_Beeper " "Found entity 1: Advanced_Beeper" {  } { { "Advanced_Beeper.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Beeper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/Quartus_Project/Electric_Piano/PWM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tone.v 1 1 " "Found 1 design units, including 1 entities, in source file tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "tone.v" "" { Text "D:/Quartus_Project/Electric_Piano/tone.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748400661151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400661151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Advanced_Electric_Piano " "Elaborating entity \"Advanced_Electric_Piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748400661183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_KeyBoard Array_KeyBoard:u_keyboard " "Elaborating entity \"Array_KeyBoard\" for hierarchy \"Array_KeyBoard:u_keyboard\"" {  } { { "Advanced_Electric_Piano.v" "u_keyboard" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400661197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode_Controller Mode_Controller:u_mode_ctrl " "Elaborating entity \"Mode_Controller\" for hierarchy \"Mode_Controller:u_mode_ctrl\"" {  } { { "Advanced_Electric_Piano.v" "u_mode_ctrl" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400661209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Music_Player Music_Player:u_music_player " "Elaborating entity \"Music_Player\" for hierarchy \"Music_Player:u_music_player\"" {  } { { "Advanced_Electric_Piano.v" "u_music_player" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400661215 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Music_Player.v(109) " "Verilog HDL Case Statement information at Music_Player.v(109): all case item expressions in this case statement are onehot" {  } { { "Music_Player.v" "" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748400661235 "|Advanced_Electric_Piano|Music_Player:u_music_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Advanced_Beeper Advanced_Beeper:u_beeper " "Elaborating entity \"Advanced_Beeper\" for hierarchy \"Advanced_Beeper:u_beeper\"" {  } { { "Advanced_Electric_Piano.v" "u_beeper" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400661235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone Advanced_Beeper:u_beeper\|tone:u_tone " "Elaborating entity \"tone\" for hierarchy \"Advanced_Beeper:u_beeper\|tone:u_tone\"" {  } { { "Advanced_Beeper.v" "u_tone" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Beeper.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400661235 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tone.v(13) " "Verilog HDL Case Statement information at tone.v(13): all case item expressions in this case statement are onehot" {  } { { "tone.v" "" { Text "D:/Quartus_Project/Electric_Piano/tone.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748400661235 "|Electric_Piano|Beeper:u2|tone:u_tone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Advanced_Beeper:u_beeper\|PWM:u_pwm " "Elaborating entity \"PWM\" for hierarchy \"Advanced_Beeper:u_beeper\|PWM:u_pwm\"" {  } { { "Advanced_Beeper.v" "u_pwm" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Beeper.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400661240 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram0 " "RAM logic \"Music_Player:u_music_player\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram0" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 165 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram1 " "RAM logic \"Music_Player:u_music_player\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram1" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 236 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram2 " "RAM logic \"Music_Player:u_music_player\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram2" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 274 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram3 " "RAM logic \"Music_Player:u_music_player\|Ram3\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram3" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 312 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram4 " "RAM logic \"Music_Player:u_music_player\|Ram4\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram4" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 349 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram5 " "RAM logic \"Music_Player:u_music_player\|Ram5\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram5" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 386 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram6 " "RAM logic \"Music_Player:u_music_player\|Ram6\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram6" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 423 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram7 " "RAM logic \"Music_Player:u_music_player\|Ram7\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram7" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 460 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram8 " "RAM logic \"Music_Player:u_music_player\|Ram8\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram8" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 497 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram9 " "RAM logic \"Music_Player:u_music_player\|Ram9\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram9" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 534 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram10 " "RAM logic \"Music_Player:u_music_player\|Ram10\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram10" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 571 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram11 " "RAM logic \"Music_Player:u_music_player\|Ram11\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram11" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 608 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram12 " "RAM logic \"Music_Player:u_music_player\|Ram12\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram12" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 645 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram13 " "RAM logic \"Music_Player:u_music_player\|Ram13\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram13" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 682 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram14 " "RAM logic \"Music_Player:u_music_player\|Ram14\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram14" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 719 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Music_Player:u_music_player\|Ram15 " "RAM logic \"Music_Player:u_music_player\|Ram15\" is uninferred because MIF is not supported for the selected family" {  } { { "Music_Player.v" "Ram15" { Text "D:/Quartus_Project/Electric_Piano/Music_Player.v" 756 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748400661430 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748400661430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Electric_Piano/Array_KeyBoard.v" 36 -1 0 } } { "Mode_Controller.v" "" { Text "D:/Quartus_Project/Electric_Piano/Mode_Controller.v" 64 -1 0 } } { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Electric_Piano/Array_KeyBoard.v" 73 -1 0 } } { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Electric_Piano/Array_KeyBoard.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748400662060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748400662060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_display\[2\] VCC " "Pin \"led_display\[2\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|led_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_display\[3\] VCC " "Pin \"led_display\[3\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|led_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_display\[4\] VCC " "Pin \"led_display\[4\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|led_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_display\[5\] VCC " "Pin \"led_display\[5\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|led_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_display\[6\] VCC " "Pin \"led_display\[6\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|led_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_display\[7\] VCC " "Pin \"led_display\[7\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|led_display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mode_indicator\[2\] VCC " "Pin \"mode_indicator\[2\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|mode_indicator[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mode_indicator\[3\] VCC " "Pin \"mode_indicator\[3\]\" is stuck at VCC" {  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748400662323 "|Advanced_Electric_Piano|mode_indicator[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748400662323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748400662389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748400664693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/Electric_Piano/output_files/Electric_Piano.map.smsg " "Generated suppressed messages file D:/Quartus_Project/Electric_Piano/output_files/Electric_Piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400664725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748400664820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748400664820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1121 " "Implemented 1121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748400664867 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748400664867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1097 " "Implemented 1097 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748400664867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748400664867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748400664885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 10:51:04 2025 " "Processing ended: Wed May 28 10:51:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748400664885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748400664885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748400664885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748400664885 ""}
