# Reading pref.tcl
# do fpga-riscv32-minimal_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying F:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity adder
# -- Compiling architecture adder32 of adder
# End time: 22:53:55 on Nov 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:55 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register32b_falling
# -- Compiling architecture arch_register32b_falling of register32b_falling
# End time: 22:53:55 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:55 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register32b
# -- Compiling architecture arch_register32b of register32b
# End time: 22:53:55 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:56 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register5b
# -- Compiling architecture arch_register5b of register5b
# End time: 22:53:56 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:56 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register4b
# -- Compiling architecture arch_register4b of register4b
# End time: 22:53:56 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:56 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register3b
# -- Compiling architecture arch_register3b of register3b
# End time: 22:53:56 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:56 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register2b
# -- Compiling architecture arch_register2b of register2b
# End time: 22:53:56 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:57 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register1b
# -- Compiling architecture arch_register1b of register1b
# End time: 22:53:57 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:57 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32_1
# -- Compiling architecture arch_mux32_1 of mux32_1
# End time: 22:53:57 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/mux5_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:57 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/mux5_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux5_1
# -- Compiling architecture arch_mux5_1 of mux5_1
# End time: 22:53:57 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/mux3_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:57 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/mux3_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux3_1
# -- Compiling architecture arch_mux3_1 of mux3_1
# End time: 22:53:58 on Nov 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:58 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture behavioral of mux2
# End time: 22:53:58 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:58 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instmem
# -- Compiling architecture description of instmem
# End time: 22:53:58 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:58 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity datamem
# -- Compiling architecture behavioural of datamem
# End time: 22:53:59 on Nov 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:59 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture arch_alu of ALU
# End time: 22:53:59 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:59 on Nov 30,2020
# vcom -reportprogress 300 -2008 -work work F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fpga_riscv32_minimal
# -- Compiling architecture arch_minimal_riscv32 of fpga_riscv32_minimal
# ** Error: (vcom-11) Could not find work.controller.
# ** Error (suppressible): F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd(62): (vcom-1195) Cannot find expanded name "work.controller".
# ** Error: F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd(62): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.datapath.
# ** Error (suppressible): F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd(63): (vcom-1195) Cannot find expanded name "work.datapath".
# ** Error: F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd(63): Unknown expanded name.
# ** Note: F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd(72): VHDL Compiler exiting
# End time: 22:53:59 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: F:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./fpga-riscv32-minimal_run_msim_rtl_vhdl.do line 23
# F:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd}"
# reading F:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project RISC_Control
