#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 10 17:54:45 2023
# Process ID: 760
# Current directory: D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1
# Command line: vivado.exe -log miniRV_SoC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniRV_SoC.tcl
# Log file: D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/miniRV_SoC.vds
# Journal file: D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source miniRV_SoC.tcl -notrace
Command: synth_design -top miniRV_SoC -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 468.375 ; gain = 101.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miniRV_SoC' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/.Xil/Vivado-760-PA25/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/.Xil/Vivado-760-PA25/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALUB_SEL' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALUB_SEL.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALUB_SEL.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ALUB_SEL' (3#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALUB_SEL.v:5]
INFO: [Synth 8-6157] synthesizing module 'CONTROLLER' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:19]
INFO: [Synth 8-6155] done synthesizing module 'CONTROLLER' (4#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (5#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v:5]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC' (6#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'RF_WSEL' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF_WSEL.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF_WSEL.v:16]
INFO: [Synth 8-6155] done synthesizing module 'RF_WSEL' (7#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF_WSEL.v:5]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.V:5]
INFO: [Synth 8-6155] done synthesizing module 'RF' (8#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.V:5]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (9#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (10#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'IROM' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/.Xil/Vivado-760-PA25/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (11#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/.Xil/Vivado-760-PA25/realtime/IROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Bridge' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Bridge' (12#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/.Xil/Vivado-760-PA25/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (13#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/.Xil/Vivado-760-PA25/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DIGITAL_LED' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DIGITAL_LED.v:1]
INFO: [Synth 8-226] default block is never used [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DIGITAL_LED.v:68]
WARNING: [Synth 8-5788] Register DN_data_reg in module DIGITAL_LED is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DIGITAL_LED.v:53]
INFO: [Synth 8-6155] done synthesizing module 'DIGITAL_LED' (14#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DIGITAL_LED.v:1]
INFO: [Synth 8-6157] synthesizing module 'LED' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LED' (15#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v:1]
INFO: [Synth 8-6157] synthesizing module 'SWITCH' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SWITCH.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SWITCH' (16#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SWITCH.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUTTON' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/BUTTON.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUTTON' (17#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/BUTTON.v:1]
INFO: [Synth 8-6155] done synthesizing module 'miniRV_SoC' (18#1) [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:5]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[11]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[10]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[9]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[8]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[7]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[6]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[5]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[4]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[3]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[2]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[1]
WARNING: [Synth 8-3331] design BUTTON has unconnected port addr[0]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[11]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[10]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[9]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[8]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[7]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[6]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[5]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[4]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[3]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[2]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[1]
WARNING: [Synth 8-3331] design SWITCH has unconnected port addr[0]
WARNING: [Synth 8-3331] design LED has unconnected port addr[11]
WARNING: [Synth 8-3331] design LED has unconnected port addr[10]
WARNING: [Synth 8-3331] design LED has unconnected port addr[9]
WARNING: [Synth 8-3331] design LED has unconnected port addr[8]
WARNING: [Synth 8-3331] design LED has unconnected port addr[7]
WARNING: [Synth 8-3331] design LED has unconnected port addr[6]
WARNING: [Synth 8-3331] design LED has unconnected port addr[5]
WARNING: [Synth 8-3331] design LED has unconnected port addr[4]
WARNING: [Synth 8-3331] design LED has unconnected port addr[3]
WARNING: [Synth 8-3331] design LED has unconnected port addr[2]
WARNING: [Synth 8-3331] design LED has unconnected port addr[1]
WARNING: [Synth 8-3331] design LED has unconnected port addr[0]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[31]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[30]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[29]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[28]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[27]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[26]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[25]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[24]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[11]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[10]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[9]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[8]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[7]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[6]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[5]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[4]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[3]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[2]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[1]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[0]
WARNING: [Synth 8-3331] design SEXT has unconnected port cpu_clk
WARNING: [Synth 8-3331] design SEXT has unconnected port din[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port din[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port din[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port din[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port din[2]
WARNING: [Synth 8-3331] design SEXT has unconnected port din[1]
WARNING: [Synth 8-3331] design SEXT has unconnected port din[0]
WARNING: [Synth 8-3331] design RF has unconnected port rst
WARNING: [Synth 8-3331] design RF_WSEL has unconnected port cpu_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.215 ; gain = 157.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.215 ; gain = 157.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.215 ; gain = 157.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Finished Parsing XDC File [d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Parsing XDC File [d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Finished Parsing XDC File [d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Parsing XDC File [d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Finished Parsing XDC File [d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Parsing XDC File [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/constrs_1/new/miniRV_clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'fpga_clk' already exists, overwriting the previous clock with the same name. [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/constrs_1/new/miniRV_clock.xdc:2]
Finished Parsing XDC File [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/constrs_1/new/miniRV_clock.xdc]
Parsing XDC File [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/constrs_1/new/miniRV_SoC.xdc]
Finished Parsing XDC File [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/constrs_1/new/miniRV_SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/constrs_1/new/miniRV_SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniRV_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniRV_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.367 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.367 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 877.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 877.367 ; gain = 510.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 877.367 ; gain = 510.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  d:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Mem_IROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mem_DRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 877.367 ; gain = 510.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sext_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'flag_reg' in module 'PC'
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'alub_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALUB_SEL.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'sext_op_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'npc_op_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ram_we_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'alub_sel_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'rf_we_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'rf_wsel_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'npc_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                 iSTATE0 |                              010 |                               01
*
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flag_reg' using encoding 'one-hot' in module 'PC'
WARNING: [Synth 8-327] inferring latch for variable 'wD_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF_WSEL.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'ext_reg' [D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 877.367 ; gain = 510.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module miniRV_SoC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module ALUB_SEL 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module CONTROLLER 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RF_WSEL 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SEXT 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module Bridge 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DIGITAL_LED 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module SWITCH 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module BUTTON 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CONTROLLER/sext_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Bridge/access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[11]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[10]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[9]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[8]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[7]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[6]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[5]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[4]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[3]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[2]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[1]
WARNING: [Synth 8-3331] design DIGITAL_LED has unconnected port addr[0]
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[30]' (FDC) to 'myButton/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[30]' (FDC) to 'myButton/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[31]' (FDC) to 'myButton/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[31]' (FDC) to 'myButton/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[28]' (FDC) to 'myButton/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[28]' (FDC) to 'myButton/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[29]' (FDC) to 'myButton/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[29]' (FDC) to 'myButton/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[26]' (FDC) to 'myButton/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[26]' (FDC) to 'myButton/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[27]' (FDC) to 'myButton/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[27]' (FDC) to 'myButton/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[24]' (FDC) to 'myButton/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[24]' (FDC) to 'myButton/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'Switch/rdata_reg[25]' (FDC) to 'myButton/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[25]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[5]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[10]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[11]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[8]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[9]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[6]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[7]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[16]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[17]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[14]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[15]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[12]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[13]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[22]' (FDC) to 'myButton/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[23]' (FDC) to 'myButton/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[20]' (FDC) to 'myButton/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[21]' (FDC) to 'myButton/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'myButton/rdata_reg[18]' (FDC) to 'myButton/rdata_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myButton/rdata_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Digital_LED/cnt_inc_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 877.367 ; gain = 510.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------+-----------+----------------------+---------------+
|miniRV_SoC  | Core_cpu/RF/reg_heap_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clkgen/clk_out1' to pin 'Clkgen/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'fpga_clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 877.367 ; gain = 510.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.320 ; gain = 524.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------+-----------+----------------------+---------------+
|miniRV_SoC  | Core_cpu/RF/reg_heap_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |IROM          |         1|
|3     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DRAM   |     1|
|2     |IROM   |     1|
|3     |cpuclk |     1|
|4     |BUFG   |     6|
|5     |CARRY4 |    42|
|6     |LUT1   |     3|
|7     |LUT2   |   145|
|8     |LUT3   |    47|
|9     |LUT4   |   150|
|10    |LUT5   |   132|
|11    |LUT6   |   376|
|12    |MUXF7  |    20|
|13    |RAM32M |    12|
|14    |FDCE   |   148|
|15    |FDPE   |    11|
|16    |FDRE   |     3|
|17    |LD     |   176|
|18    |LDC    |     4|
|19    |IBUF   |    30|
|20    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  1411|
|2     |  Core_cpu     |myCPU       |  1035|
|3     |    ALU        |ALU         |    98|
|4     |    ALUB_SEL   |ALUB_SEL    |   235|
|5     |    CONTROLLER |CONTROLLER  |   370|
|6     |    NPC        |NPC         |    48|
|7     |    PC         |PC          |    70|
|8     |    RF         |RF          |   149|
|9     |    RF_WSEL    |RF_WSEL     |    32|
|10    |    SEXT       |SEXT        |    33|
|11    |  Digital_LED  |DIGITAL_LED |   156|
|12    |  Led          |LED         |    24|
|13    |  Switch       |SWITCH      |    43|
|14    |  myButton     |BUTTON      |    10|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 895.688 ; gain = 175.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 895.688 ; gain = 528.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  LD => LDCE: 176 instances
  LDC => LDCE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 896.977 ; gain = 541.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ysy/comp2012/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/miniRV_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miniRV_SoC_utilization_synth.rpt -pb miniRV_SoC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 17:55:10 2023...
