{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653501097409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653501097421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 12:51:37 2022 " "Processing started: Wed May 25 12:51:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653501097421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653501097421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ElMicro -c ElMicro " "Command: quartus_sta ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653501097421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653501097585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653501097850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653501097850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501097887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501097887 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653501098115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ElMicro.sdc " "Synopsys Design Constraints File file not found: 'ElMicro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653501098139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501098139 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653501098141 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AluSel\[0\] AluSel\[0\] " "create_clock -period 1.000 -name AluSel\[0\] AluSel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653501098141 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653501098141 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[0\]~360\|combout " "Node \"inst16\|result\[0\]~360\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[0\]~358\|datab " "Node \"inst16\|result\[0\]~358\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[0\]~358\|combout " "Node \"inst16\|result\[0\]~358\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[0\]~359\|dataa " "Node \"inst16\|result\[0\]~359\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[0\]~359\|combout " "Node \"inst16\|result\[0\]~359\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[0\]~360\|dataa " "Node \"inst16\|result\[0\]~360\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098143 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[1\]~348\|combout " "Node \"inst16\|result\[1\]~348\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[1\]~346\|datac " "Node \"inst16\|result\[1\]~346\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[1\]~346\|combout " "Node \"inst16\|result\[1\]~346\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[1\]~347\|dataa " "Node \"inst16\|result\[1\]~347\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[1\]~347\|combout " "Node \"inst16\|result\[1\]~347\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[1\]~348\|datac " "Node \"inst16\|result\[1\]~348\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098143 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[2\]~336\|combout " "Node \"inst16\|result\[2\]~336\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[2\]~334\|datac " "Node \"inst16\|result\[2\]~334\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[2\]~334\|combout " "Node \"inst16\|result\[2\]~334\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[2\]~335\|datac " "Node \"inst16\|result\[2\]~335\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[2\]~335\|combout " "Node \"inst16\|result\[2\]~335\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[2\]~336\|datac " "Node \"inst16\|result\[2\]~336\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098143 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098143 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[3\]~324\|combout " "Node \"inst16\|result\[3\]~324\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[3\]~322\|datac " "Node \"inst16\|result\[3\]~322\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[3\]~322\|combout " "Node \"inst16\|result\[3\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[3\]~323\|datac " "Node \"inst16\|result\[3\]~323\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[3\]~323\|combout " "Node \"inst16\|result\[3\]~323\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[3\]~324\|datac " "Node \"inst16\|result\[3\]~324\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098144 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[4\]~312\|combout " "Node \"inst16\|result\[4\]~312\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[4\]~310\|datab " "Node \"inst16\|result\[4\]~310\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[4\]~310\|combout " "Node \"inst16\|result\[4\]~310\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[4\]~311\|dataa " "Node \"inst16\|result\[4\]~311\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[4\]~311\|combout " "Node \"inst16\|result\[4\]~311\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[4\]~312\|datac " "Node \"inst16\|result\[4\]~312\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098144 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[5\]~300\|combout " "Node \"inst16\|result\[5\]~300\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[5\]~298\|datad " "Node \"inst16\|result\[5\]~298\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[5\]~298\|combout " "Node \"inst16\|result\[5\]~298\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[5\]~299\|datab " "Node \"inst16\|result\[5\]~299\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[5\]~299\|combout " "Node \"inst16\|result\[5\]~299\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[5\]~300\|datac " "Node \"inst16\|result\[5\]~300\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098144 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[6\]~288\|combout " "Node \"inst16\|result\[6\]~288\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[6\]~286\|datad " "Node \"inst16\|result\[6\]~286\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[6\]~286\|combout " "Node \"inst16\|result\[6\]~286\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[6\]~287\|datac " "Node \"inst16\|result\[6\]~287\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[6\]~287\|combout " "Node \"inst16\|result\[6\]~287\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[6\]~288\|datac " "Node \"inst16\|result\[6\]~288\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098144 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|result\[7\]~276\|combout " "Node \"inst16\|result\[7\]~276\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[7\]~274\|datad " "Node \"inst16\|result\[7\]~274\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[7\]~274\|combout " "Node \"inst16\|result\[7\]~274\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[7\]~275\|datac " "Node \"inst16\|result\[7\]~275\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[7\]~275\|combout " "Node \"inst16\|result\[7\]~275\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|result\[7\]~276\|dataa " "Node \"inst16\|result\[7\]~276\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653501098144 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653501098144 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653501098146 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653501098146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653501098147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653501098148 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653501098148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653501098157 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1653501098163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653501098166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.100 " "Worst-case setup slack is -8.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.100            -918.681 CLK  " "   -8.100            -918.681 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743             -35.661 AluSel\[0\]  " "   -4.743             -35.661 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501098168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLK  " "    0.322               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 AluSel\[0\]  " "    0.696               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501098172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653501098175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653501098178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -213.435 CLK  " "   -3.000            -213.435 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501098180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501098180 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653501098192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653501098211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653501099017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653501099106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653501099106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653501099107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653501099116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.305 " "Worst-case setup slack is -7.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.305            -835.583 CLK  " "   -7.305            -835.583 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.272             -32.003 AluSel\[0\]  " "   -4.272             -32.003 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501099118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 CLK  " "    0.316               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 AluSel\[0\]  " "    0.480               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501099122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653501099124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653501099126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -212.456 CLK  " "   -3.000            -212.456 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501099128 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653501099139 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653501099297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653501099297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653501099297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653501099299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.039 " "Worst-case setup slack is -3.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039            -324.981 CLK  " "   -3.039            -324.981 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729             -12.472 AluSel\[0\]  " "   -1.729             -12.472 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501099301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 CLK  " "    0.127               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 AluSel\[0\]  " "    0.367               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501099305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653501099307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653501099310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -151.124 CLK  " "   -3.000            -151.124 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653501099311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653501099311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653501099995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653501100001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 62 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653501100039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 12:51:40 2022 " "Processing ended: Wed May 25 12:51:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653501100039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653501100039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653501100039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653501100039 ""}
