//===-- LC3bMCTargetDesc.cpp - LC3b Target Description--- -------*- C++ -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file provides LC3b specific target descriptions.
//
//===----------------------------------------------------------------------===//

#include "LC3bMCTargetDesc.h"
#include "LC3bMCAsmInfo.h"
#include "InstPrinter/LC3bInstPrinter.h"
#include "llvm/MC/MachineLocation.h"
#include "llvm/MC/MCCodeGenInfo.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/TargetRegistry.h"

#define GET_INSTRINFO_MC_DESC
#include "LC3bGenInstrInfo.inc"

#define GET_SUBTARGETINFO_MC_DESC
#include "LC3bGenSubtargetInfo.inc"

#define GET_REGINFO_MC_DESC
#include "LC3bGenRegisterInfo.inc"

using namespace llvm;

static std::string ParseLC3bTriple(StringRef TT, StringRef CPU) {
		std::string LC3bArchFeature;
		size_t DashPosition = 0;
		StringRef TheTriple;
		// Letâ€™s see if there is a dash, like cpu0-unknown-linux.
		DashPosition = TT.find('-');
		if (DashPosition == StringRef::npos) {
				// No dash, we check the string size.
				TheTriple = TT.substr(0);
		} else {
				// We are only interested in substring before dash.
				TheTriple = TT.substr(0,DashPosition);
		}
		if (TheTriple == "lc3b"){
				if (CPU.empty() || CPU == "lc3b32") {  //FIXME : cpu0 name
						LC3bArchFeature = "+lc3b32";
				}
		}
		return LC3bArchFeature;
}
static MCInstrInfo *createLC3bMCInstrInfo() {
		MCInstrInfo *X = new MCInstrInfo();
		InitLC3bMCInstrInfo(X); // defined in LC3bGenInstrInfo.inc
		return X;
}
static MCRegisterInfo *createLC3bMCRegisterInfo(StringRef TT) {
		MCRegisterInfo *X = new MCRegisterInfo();
		//InitLC3bMCRegisterInfo(X, LC3b::LR); // defined in LC3bGenRegisterInfo.inc   //FIXME what is LC3b::LR
		return X;
}
static MCSubtargetInfo *createLC3bMCSubtargetInfo(StringRef TT, StringRef CPU,
StringRef FS) {
		std::string ArchFS = ParseLC3bTriple(TT,CPU);
		if (!FS.empty()) {
				if (!ArchFS.empty())
						ArchFS = ArchFS + "," + FS.str();
				else
						ArchFS = FS;
		}
		MCSubtargetInfo *X = new MCSubtargetInfo();
		InitLC3bMCSubtargetInfo(X, TT, CPU, ArchFS); // defined in LC3bGenSubtargetInfo.inc
		return X;
}

static MCInstPrinter *createLC3bMCInstPrinter(const Target &T,
                                              unsigned SyntaxVariant,
                                              const MCAsmInfo &MAI,
                                              const MCInstrInfo &MII,
                                              const MCRegisterInfo &MRI,
                                              const MCSubtargetInfo &STI)
{
   return new LC3bInstPrinter(MAI, MII, MRI);
}

extern "C" void LLVMInitializeLC3bTargetMC() {
   // Register the MC asm info.
   // FIXME
   RegisterMCAsmInfo<LC3bMCAsmInfo> X(TheLC3bTarget);

   // Register the MC instruction info.
   TargetRegistry::RegisterMCInstrInfo(TheLC3bTarget, createLC3bMCInstrInfo);

   // Register the MC register info.
   TargetRegistry::RegisterMCRegInfo(TheLC3bTarget, createLC3bMCRegisterInfo);

   // Register the MC subtarget info.
   TargetRegistry::RegisterMCSubtargetInfo(TheLC3bTarget, createLC3bMCSubtargetInfo);

   // Register the MCInstPrinter.
   TargetRegistry::RegisterMCInstPrinter(TheLC3bTarget, createLC3bMCInstPrinter);
}
