{"vcs1":{"timestamp_begin":1704254081.429167871, "rt":0.49, "ut":0.10, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704254081.010844957}
{"VCS_COMP_START_TIME": 1704254081.010844957}
{"VCS_COMP_END_TIME": 1704254083.414369816}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
