CIR_WAKE_ENABLE_BIT,VAR_0
CIR_WAKE_IRCON,VAR_1
CIR_WAKE_IRCON_MODE0,VAR_2
CIR_WAKE_IRCON_R,VAR_3
CIR_WAKE_IRCON_RXEN,VAR_4
CIR_WAKE_IRCON_RXINV,VAR_5
CIR_WAKE_IRCON_SAMPLE_PERIOD_SEL,VAR_6
CIR_WAKE_IREN,VAR_7
CIR_WAKE_IRSTS,VAR_8
CR_ACPI_CIR_WAKE,VAR_9
CR_ACPI_IRQ_EVENTS2,VAR_10
CR_LOGICAL_DEV_EN,VAR_11
LOGICAL_DEV_ACPI,VAR_12
LOGICAL_DEV_CIR_WAKE,VAR_13
LOGICAL_DEV_ENABLE,VAR_14
PME_INTR_CIR_PASS_BIT,VAR_15
nvt_cir_wake_reg_write,FUNC_0
nvt_cr_write,FUNC_1
nvt_efm_disable,FUNC_2
nvt_efm_enable,FUNC_3
nvt_select_logical_dev,FUNC_4
nvt_set_reg_bit,FUNC_5
spin_lock_irqsave,FUNC_6
spin_unlock_irqrestore,FUNC_7
nvt_enable_wake,FUNC_8
nvt,VAR_16
flags,VAR_17
