CADENCE IHNL11140
$model
ECE_6240_Digial/hw3_1_adder_4bit_tb/schematic ECE_6240_Digial/hw3_1_adder_4bit_tb/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/1 hw3_1_adder_4bit_tb
ECE_6240_Digial/hw1_3_CMOS_3_Input_NOR/schematic ECE_6240_Digial/hw1_3_CMOS_3_Input_NOR/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw1_3_CMOS_3_Input_NOR
ECE_6240_Digial/hw1_3_CMOS_2_Input_NAND/schematic ECE_6240_Digial/hw1_3_CMOS_2_Input_NAND/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw1_3_CMOS_2_Input_NAND
ECE_6240_Digial/hw1_1_c_inverter/schematic ECE_6240_Digial/hw1_1_c_inverter/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw1_1_c_inverter
ECE_6240_Digial/hw1_3_CMOS_2_Input_NOR/schematic ECE_6240_Digial/hw1_3_CMOS_2_Input_NOR/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw1_3_CMOS_2_Input_NOR
ECE_6240_Digial/hw3_1_adder_4bit/schematic ECE_6240_Digial/hw3_1_adder_4bit/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw3_1_adder_4bit
ECE_6240_Digial/hw3_1_adder_1bit/schematic ECE_6240_Digial/hw3_1_adder_1bit/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw3_1_adder_1bit
ECE_6240_Digial/hw1_3_CMOS_3_Input_NAND/schematic ECE_6240_Digial/hw1_3_CMOS_3_Input_NAND/schematic/spectre_spice_pspice_verilog_verilogams_behavioral_functional_systemVerilog_schematic_veriloga_vhdl_vhdlams_wreal/ECE_6240_Digial_hw3_1_adder_4bit_tb_config/0 hw1_3_CMOS_3_Input_NAND
$endmodel
$net
gnd! 0
vdd! vdd!
$endnet
$param
p5vonly p5vonly
$endparam
