###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-06.ece.iastate.edu)
#  Generated on:      Thu Dec 10 21:05:15 2015
#  Design:            triangle
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST17/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST17/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: yi[0]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.048
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.278
= Slack Time                    0.114
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | yi[0] v      |              |       |   0.041 |    0.155 | 
     | g6166                          | I v -> ZN ^  | CKND1        | 0.028 |   0.069 |    0.183 | 
     | g7363                          | C ^ -> ZN v  | OAI211D2     | 0.052 |   0.120 |    0.235 | 
     | g7362                          | A1 v -> ZN ^ | CKND2D1      | 0.039 |   0.159 |    0.274 | 
     | g7361                          | A ^ -> CON v | FCICOND1     | 0.062 |   0.222 |    0.336 | 
     | g5975                          | A2 v -> ZN ^ | OAI21D1      | 0.056 |   0.278 |    0.392 | 
     | RC_CG_HIER_INST17              | enable ^     | RC_CG_MOD_17 |       |   0.278 |    0.392 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.278 |    0.392 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |   -0.074 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.074 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST14/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST14/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: xi[1]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.050
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.276
= Slack Time                    0.114
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | xi[1] v      |              |       |   0.041 |    0.155 | 
     | g6168                          | I v -> ZN ^  | CKND1        | 0.028 |   0.069 |    0.183 | 
     | g6027                          | A2 ^ -> ZN v | ND2D0        | 0.042 |   0.111 |    0.225 | 
     | g6008                          | A2 v -> ZN ^ | AOI32D1      | 0.056 |   0.167 |    0.281 | 
     | g5983                          | A1 ^ -> ZN v | OAI22D1      | 0.044 |   0.210 |    0.325 | 
     | g5973                          | A2 v -> ZN v | IOA21D1      | 0.065 |   0.276 |    0.390 | 
     | RC_CG_HIER_INST14              | enable v     | RC_CG_MOD_14 |       |   0.276 |    0.390 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.276 |    0.390 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |   -0.074 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.074 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST16/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST16/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: yi[1]                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.047
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.264
= Slack Time                    0.129
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | yi[1] ^      |              |       |   0.041 |    0.170 | 
     | g7360                          | I ^ -> ZN v  | CKND2        | 0.021 |   0.062 |    0.191 | 
     | g6009                          | C v -> ZN ^  | MAOI222D0    | 0.101 |   0.164 |    0.293 | 
     | g5984                          | A1 ^ -> ZN v | MAOI22D1     | 0.051 |   0.215 |    0.343 | 
     | g5974                          | A2 v -> ZN ^ | OAI21D1      | 0.049 |   0.264 |    0.393 | 
     | RC_CG_HIER_INST16              | enable ^     | RC_CG_MOD_16 |       |   0.264 |    0.393 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.264 |    0.393 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |   -0.089 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.089 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin yi_ff_reg[2][1]/CP 
Endpoint:   yi_ff_reg[2][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.195
= Slack Time                    0.134
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.175 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.205 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.241 | 
     | g6125           | A1 v -> ZN ^ | NR2XD0  | 0.088 |   0.195 |    0.329 | 
     | yi_ff_reg[2][1] | D ^          | SDFQND1 | 0.000 |   0.195 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.094 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.094 | 
     | yi_ff_reg[2][1]                | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.094 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin yi_ff_reg[0][1]/CP 
Endpoint:   yi_ff_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.195
= Slack Time                    0.134
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.175 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.205 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.241 | 
     | g6125           | A1 v -> ZN ^ | NR2XD0  | 0.088 |   0.195 |    0.329 | 
     | yi_ff_reg[0][1] | D ^          | SDFQND1 | 0.000 |   0.195 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.094 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.094 | 
     | yi_ff_reg[0][1]                | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.094 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin yi_ff_reg[0][2]/CP 
Endpoint:   yi_ff_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.194
= Slack Time                    0.135
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.176 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.206 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.242 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.194 |    0.329 | 
     | yi_ff_reg[0][2] | D ^          | SDFQND1 | 0.000 |   0.194 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.095 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.095 | 
     | yi_ff_reg[0][2]                | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.095 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin yi_ff_reg[2][2]/CP 
Endpoint:   yi_ff_reg[2][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.194
= Slack Time                    0.135
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.176 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.206 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.242 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.194 |    0.329 | 
     | yi_ff_reg[2][2] | D ^          | SDFQND1 | 0.000 |   0.194 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.095 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.095 | 
     | yi_ff_reg[2][2]                | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.095 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin yi_ff_reg[1][2]/CP 
Endpoint:   yi_ff_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.194
= Slack Time                    0.135
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.176 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.206 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.242 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.194 |    0.329 | 
     | yi_ff_reg[1][2] | D ^          | SDFQND1 | 0.000 |   0.194 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.095 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.095 | 
     | yi_ff_reg[1][2]               | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.095 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RLO_reg[1]/CP 
Endpoint:   RLO_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.200
= Slack Time                    0.135
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.176 | 
     | g21        | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.221 | 
     | g5962      | A2 ^ -> Z ^  | AN2XD1 | 0.114 |   0.200 |    0.335 | 
     | RLO_reg[1] | D ^          | SDFD4  | 0.001 |   0.200 |    0.336 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.095 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.095 | 
     | RLO_reg[1]                    | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.095 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin D1_reg[1]/CP 
Endpoint:   D1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.200
= Slack Time                    0.135
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.176 | 
     | g21       | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.221 | 
     | g5962     | A2 ^ -> Z ^  | AN2XD1 | 0.114 |   0.200 |    0.335 | 
     | D1_reg[1] | D ^          | SDFD4  | 0.001 |   0.200 |    0.336 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.095 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.095 | 
     | D1_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.095 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin D0_reg[1]/CP 
Endpoint:   D0_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.200
= Slack Time                    0.135
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.176 | 
     | g21       | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.221 | 
     | g5962     | A2 ^ -> Z ^  | AN2XD1 | 0.114 |   0.200 |    0.335 | 
     | D0_reg[1] | D ^          | SDFD4  | 0.001 |   0.200 |    0.336 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.095 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.095 | 
     | D0_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.095 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin D1_reg[0]/CP 
Endpoint:   D1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.200
= Slack Time                    0.136
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.177 | 
     | g21       | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.222 | 
     | g5970     | A2 ^ -> Z ^  | AN2XD1 | 0.113 |   0.199 |    0.335 | 
     | D1_reg[0] | D ^          | SDFD4  | 0.000 |   0.200 |    0.336 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.096 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.096 | 
     | D1_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.096 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin D0_reg[0]/CP 
Endpoint:   D0_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.200
= Slack Time                    0.136
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.177 | 
     | g21       | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.222 | 
     | g5970     | A2 ^ -> Z ^  | AN2XD1 | 0.113 |   0.199 |    0.335 | 
     | D0_reg[0] | D ^          | SDFD4  | 0.000 |   0.200 |    0.336 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.096 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.096 | 
     | D0_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.096 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RLO_reg[0]/CP 
Endpoint:   RLO_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.199
= Slack Time                    0.136
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.177 | 
     | g21        | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.222 | 
     | g5970      | A2 ^ -> Z ^  | AN2XD1 | 0.113 |   0.199 |    0.336 | 
     | RLO_reg[0] | D ^          | SDFD4  | 0.000 |   0.199 |    0.336 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.096 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.096 | 
     | RLO_reg[0]                    | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.096 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin BC_reg[3]/CP 
Endpoint:   BC_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.210
= Slack Time                    0.137
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.178 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.208 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.244 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.283 | 
     | g6114     | A2 ^ -> Z ^  | AN2XD1  | 0.064 |   0.210 |    0.347 | 
     | BC_reg[3] | D ^          | SDFQND1 | 0.000 |   0.210 |    0.347 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.097 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.097 | 
     | BC_reg[3]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.097 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin AD_reg[3]/CP 
Endpoint:   AD_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.210
= Slack Time                    0.137
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.178 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.208 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.244 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.283 | 
     | g6114     | A2 ^ -> Z ^  | AN2XD1  | 0.064 |   0.210 |    0.347 | 
     | AD_reg[3] | D ^          | SDFQND1 | 0.000 |   0.210 |    0.347 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.097 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.097 | 
     | AD_reg[3]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.097 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin D1_reg[4]/CP 
Endpoint:   D1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.198
= Slack Time                    0.138
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.179 | 
     | g21       | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.224 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.112 |   0.198 |    0.336 | 
     | D1_reg[4] | D ^          | SDFD4  | 0.000 |   0.198 |    0.336 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.098 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.098 | 
     | D1_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.098 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin D0_reg[4]/CP 
Endpoint:   D0_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.198
= Slack Time                    0.138
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.179 | 
     | g21       | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.224 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.112 |   0.198 |    0.336 | 
     | D0_reg[4] | D ^          | SDFD4  | 0.000 |   0.198 |    0.336 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.098 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.098 | 
     | D0_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.098 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin yi_ff_reg[2][0]/CP 
Endpoint:   yi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.110
+ Phase Shift                   0.400
= Required Time                 0.330
- Arrival Time                  0.192
= Slack Time                    0.138
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.179 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.209 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.245 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.085 |   0.192 |    0.330 | 
     | yi_ff_reg[2][0] | D ^          | SDFQND1 | 0.000 |   0.192 |    0.330 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.098 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.098 | 
     | yi_ff_reg[2][0]                | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.098 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin yi_ff_reg[0][0]/CP 
Endpoint:   yi_ff_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.110
+ Phase Shift                   0.400
= Required Time                 0.330
- Arrival Time                  0.192
= Slack Time                    0.138
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.179 | 
     | g20             | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.209 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.245 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.085 |   0.192 |    0.330 | 
     | yi_ff_reg[0][0] | D ^          | SDFQND1 | 0.000 |   0.192 |    0.330 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.098 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.098 | 
     | yi_ff_reg[0][0]                | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.098 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin BC_reg[6]/CP 
Endpoint:   BC_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.209
= Slack Time                    0.139
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.180 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.210 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.246 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.285 | 
     | g6113     | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.209 |    0.348 | 
     | BC_reg[6] | D ^          | SDFQND1 | 0.000 |   0.209 |    0.348 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.099 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.099 | 
     | BC_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.099 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin AD_reg[6]/CP 
Endpoint:   AD_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.209
= Slack Time                    0.139
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.180 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.210 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.246 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.285 | 
     | g6113     | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.209 |    0.348 | 
     | AD_reg[6] | D ^          | SDFQND1 | 0.000 |   0.209 |    0.348 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.099 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.099 | 
     | AD_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.099 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin BC_reg[5]/CP 
Endpoint:   BC_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.209
= Slack Time                    0.139
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.180 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.210 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.246 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.285 | 
     | g6117     | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.209 |    0.348 | 
     | BC_reg[5] | D ^          | SDFQND1 | 0.000 |   0.209 |    0.348 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.099 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.099 | 
     | BC_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.099 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin AD_reg[5]/CP 
Endpoint:   AD_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.209
= Slack Time                    0.139
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.180 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.210 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.246 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.285 | 
     | g6117     | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.209 |    0.348 | 
     | AD_reg[5] | D ^          | SDFQND1 | 0.000 |   0.209 |    0.348 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.099 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.099 | 
     | AD_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.099 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin BC_reg[4]/CP 
Endpoint:   BC_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.208
= Slack Time                    0.140
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.181 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.211 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.247 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.286 | 
     | g6115     | A2 ^ -> Z ^  | AN2XD1  | 0.062 |   0.208 |    0.348 | 
     | BC_reg[4] | D ^          | SDFQND1 | 0.000 |   0.208 |    0.348 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.100 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.100 | 
     | BC_reg[4]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.100 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin AD_reg[4]/CP 
Endpoint:   AD_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.208
= Slack Time                    0.140
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.181 | 
     | g20       | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.211 | 
     | g19       | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.247 | 
     | fopt6179  | I v -> ZN ^  | INVD12  | 0.039 |   0.146 |    0.286 | 
     | g6115     | A2 ^ -> Z ^  | AN2XD1  | 0.062 |   0.208 |    0.348 | 
     | AD_reg[4] | D ^          | SDFQND1 | 0.000 |   0.208 |    0.348 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.100 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.100 | 
     | AD_reg[4]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.100 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin y_max_reg[0]/CP 
Endpoint:   y_max_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset          (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.108
+ Phase Shift                   0.400
= Required Time                 0.332
- Arrival Time                  0.192
= Slack Time                    0.140
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | reset v      |         |       |   0.041 |    0.181 | 
     | g20          | A2 v -> ZN ^ | NR2D4   | 0.030 |   0.071 |    0.211 | 
     | g19          | I ^ -> ZN v  | INVD4   | 0.036 |   0.107 |    0.247 | 
     | g18          | A1 v -> ZN ^ | NR2XD0  | 0.085 |   0.192 |    0.331 | 
     | y_max_reg[0] | D ^          | SDFQND4 | 0.000 |   0.192 |    0.332 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.100 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.100 | 
     | y_max_reg[0]                   | CP ^        | SDFQND4 | 0.000 |   0.040 |   -0.100 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin D1_reg[6]/CP 
Endpoint:   D1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.107
+ Phase Shift                   0.400
= Required Time                 0.333
- Arrival Time                  0.192
= Slack Time                    0.140
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.181 | 
     | g21       | A2 v -> ZN ^ | NR2XD4  | 0.045 |   0.086 |    0.226 | 
     | g5892     | A2 ^ -> Z ^  | AN2XD1  | 0.106 |   0.192 |    0.332 | 
     | D1_reg[6] | D ^          | SDFQND1 | 0.000 |   0.192 |    0.333 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.100 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.100 | 
     | D1_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.100 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin D0_reg[6]/CP 
Endpoint:   D0_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.107
+ Phase Shift                   0.400
= Required Time                 0.333
- Arrival Time                  0.192
= Slack Time                    0.140
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.181 | 
     | g21       | A2 v -> ZN ^ | NR2XD4  | 0.045 |   0.086 |    0.226 | 
     | g5892     | A2 ^ -> Z ^  | AN2XD1  | 0.106 |   0.192 |    0.332 | 
     | D0_reg[6] | D ^          | SDFQND1 | 0.000 |   0.192 |    0.333 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.100 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.100 | 
     | D0_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |   -0.100 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.064
+ Phase Shift                   0.400
= Required Time                 0.376
- Arrival Time                  0.234
= Slack Time                    0.142
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.183 | 
     | g20                           | A2 v -> ZN ^ | NR2D4       | 0.030 |   0.071 |    0.213 | 
     | g19                           | I ^ -> ZN v  | INVD4       | 0.036 |   0.107 |    0.250 | 
     | fopt6179                      | I v -> ZN ^  | INVD12      | 0.039 |   0.146 |    0.288 | 
     | g101                          | B ^ -> ZN v  | OAI21D0     | 0.088 |   0.234 |    0.376 | 
     | RC_CG_HIER_INST4              | enable v     | RC_CG_MOD_4 |       |   0.234 |    0.376 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.234 |    0.376 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | clk ^ |         |       |   0.040 |   -0.102 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.102 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin AD_reg[2]/CP 
Endpoint:   AD_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.208
= Slack Time                    0.144
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.185 | 
     | g20       | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.215 | 
     | g19       | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.252 | 
     | fopt6179  | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.290 | 
     | g6116     | A2 ^ -> Z ^  | AN2XD1 | 0.063 |   0.208 |    0.353 | 
     | AD_reg[2] | D ^          | SDFD1  | 0.000 |   0.208 |    0.353 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.104 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.104 | 
     | AD_reg[2]                     | CP ^        | SDFD1   | 0.000 |   0.040 |   -0.104 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST10/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST10/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.056
+ Phase Shift                   0.400
= Required Time                 0.384
- Arrival Time                  0.240
= Slack Time                    0.145
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.186 | 
     | g20                            | A2 v -> ZN ^ | NR2D4        | 0.030 |   0.071 |    0.216 | 
     | g19                            | I ^ -> ZN v  | INVD4        | 0.036 |   0.107 |    0.252 | 
     | g105                           | B v -> Z v   | AO31D0       | 0.132 |   0.239 |    0.384 | 
     | RC_CG_HIER_INST10              | enable v     | RC_CG_MOD_10 |       |   0.240 |    0.384 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.240 |    0.384 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |   -0.105 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.105 | 
     +-------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RLO_reg[3]/CP 
Endpoint:   RLO_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.102
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.190
= Slack Time                    0.148
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.189 | 
     | g21        | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.234 | 
     | g5929      | A2 ^ -> Z ^  | AN2XD1 | 0.104 |   0.190 |    0.338 | 
     | RLO_reg[3] | D ^          | SDFD4  | 0.000 |   0.190 |    0.338 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.108 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.108 | 
     | RLO_reg[3]                    | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.108 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST15/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST15/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: xi[2]                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.051
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.239
= Slack Time                    0.150
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | xi[2] ^      |              |       |   0.041 |    0.191 | 
     | g58                            | I ^ -> ZN v  | CKND1        | 0.037 |   0.078 |    0.228 | 
     | g57                            | A2 v -> ZN ^ | AOI22D1      | 0.059 |   0.137 |    0.287 | 
     | g56                            | B2 ^ -> ZN ^ | MOAI22D1     | 0.067 |   0.205 |    0.355 | 
     | g55                            | A2 ^ -> ZN v | OAI21D1      | 0.034 |   0.239 |    0.389 | 
     | RC_CG_HIER_INST15              | enable v     | RC_CG_MOD_15 |       |   0.239 |    0.389 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.239 |    0.389 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |   -0.110 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.110 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin inc_y_reg/CP 
Endpoint:   inc_y_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.252
= Slack Time                    0.152
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance |     Arc      |   Cell   | Delay | Arrival | Required | 
     |           |              |          |       |  Time   |   Time   | 
     |-----------+--------------+----------+-------+---------+----------| 
     |           | reset v      |          |       |   0.041 |    0.193 | 
     | g21       | A2 v -> ZN ^ | NR2XD4   | 0.045 |   0.086 |    0.238 | 
     | g629      | I ^ -> ZN v  | CKND1    | 0.058 |   0.144 |    0.296 | 
     | g616      | B2 v -> ZN v | MAOI22D1 | 0.077 |   0.222 |    0.374 | 
     | g126      | B v -> ZN ^  | OAI21D1  | 0.030 |   0.252 |    0.404 | 
     | inc_y_reg | D ^          | DFD2     | 0.000 |   0.252 |    0.404 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------+ 
     |  Instance |  Arc  |  Cell | Delay | Arrival | Required | 
     |           |       |       |       |  Time   |   Time   | 
     |-----------+-------+-------+-------+---------+----------| 
     |           | clk ^ |       |       |   0.040 |   -0.112 | 
     | inc_y_reg | CP ^  | DFD2  | 0.000 |   0.040 |   -0.112 | 
     +--------------------------------------------------------+ 
Path 36: MET Setup Check with Pin inc_x_reg/CP 
Endpoint:   inc_x_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.251
= Slack Time                    0.153
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.194 | 
     | g21       | A2 v -> ZN ^ | NR2XD4  | 0.045 |   0.086 |    0.239 | 
     | g629      | I ^ -> ZN v  | CKND1   | 0.058 |   0.144 |    0.297 | 
     | g7277     | B1 v -> ZN ^ | INR2XD0 | 0.043 |   0.187 |    0.340 | 
     | g24       | A1 ^ -> ZN v | CKND2D1 | 0.034 |   0.221 |    0.374 | 
     | g23       | B v -> ZN ^  | OAI21D1 | 0.030 |   0.251 |    0.404 | 
     | inc_x_reg | D ^          | DFQD1   | 0.000 |   0.251 |    0.404 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------+ 
     |  Instance |  Arc  |  Cell | Delay | Arrival | Required | 
     |           |       |       |       |  Time   |   Time   | 
     |-----------+-------+-------+-------+---------+----------| 
     |           | clk ^ |       |       |   0.040 |   -0.113 | 
     | inc_x_reg | CP ^  | DFQD1 | 0.000 |   0.040 |   -0.113 | 
     +--------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RLO_reg[2]/CP 
Endpoint:   RLO_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.101
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.186
= Slack Time                    0.154
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.195 | 
     | g21        | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.239 | 
     | g5944      | A2 ^ -> Z ^  | AN2XD1 | 0.100 |   0.186 |    0.339 | 
     | RLO_reg[2] | D ^          | SDFD4  | 0.000 |   0.186 |    0.339 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.114 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.114 | 
     | RLO_reg[2]                    | CP ^        | SDFD4   | 0.000 |   0.040 |   -0.114 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin rst_int_reg/CP 
Endpoint:   rst_int_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset         (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.408
- Arrival Time                  0.249
= Slack Time                    0.159
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | reset v      |        |       |   0.041 |    0.200 | 
     | g21         | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.245 | 
     | g625        | B1 ^ -> ZN v | IND2D2 | 0.041 |   0.127 |    0.286 | 
     | g621        | A2 v -> ZN ^ | NR2XD1 | 0.047 |   0.173 |    0.332 | 
     | g7179       | A3 ^ -> Z ^  | AN3XD1 | 0.076 |   0.249 |    0.408 | 
     | rst_int_reg | D ^          | DFD4   | 0.000 |   0.249 |    0.408 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance   |  Arc  |  Cell | Delay | Arrival | Required | 
     |             |       |       |       |  Time   |   Time   | 
     |-------------+-------+-------+-------+---------+----------| 
     |             | clk ^ |       |       |   0.040 |   -0.119 | 
     | rst_int_reg | CP ^  | DFD4  | 0.000 |   0.040 |   -0.119 | 
     +----------------------------------------------------------+ 
Path 39: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST13/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST13/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {cg_enable_group_clk} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.060
+ Phase Shift                   0.400
= Required Time                 0.380
- Arrival Time                  0.217
= Slack Time                    0.163
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.204 | 
     | g20                            | A2 v -> ZN ^ | NR2D4        | 0.030 |   0.071 |    0.234 | 
     | g19                            | I ^ -> ZN v  | INVD4        | 0.036 |   0.107 |    0.270 | 
     | fopt6179                       | I v -> ZN ^  | INVD12       | 0.039 |   0.146 |    0.308 | 
     | g102                           | B1 ^ -> ZN v | IND4D1       | 0.071 |   0.217 |    0.380 | 
     | RC_CG_HIER_INST13              | enable v     | RC_CG_MOD_13 |       |   0.217 |    0.380 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.217 |    0.380 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |   -0.123 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |   -0.123 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin control_reg[2]/CP 
Endpoint:   control_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.241
= Slack Time                    0.164
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.206 | 
     | g21            | A2 v -> ZN ^ | NR2XD4  | 0.045 |   0.086 |    0.250 | 
     | g7230          | B ^ -> ZN v  | OAI21D1 | 0.060 |   0.146 |    0.310 | 
     | g7229          | I v -> ZN ^  | CKND2   | 0.028 |   0.174 |    0.338 | 
     | g7411          | A2 ^ -> ZN v | CKND2D0 | 0.037 |   0.211 |    0.376 | 
     | g7410          | A2 v -> ZN ^ | ND2D1   | 0.029 |   0.241 |    0.405 | 
     | control_reg[2] | D ^          | DFQD4   | 0.000 |   0.241 |    0.405 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.124 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.124 | 
     | control_reg[2]                 | CP ^        | DFQD4   | 0.000 |   0.040 |   -0.124 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin control_reg[1]/CP 
Endpoint:   control_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.238
= Slack Time                    0.166
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.207 | 
     | g21            | A2 v -> ZN ^ | NR2XD4  | 0.045 |   0.086 |    0.252 | 
     | g7230          | B ^ -> ZN v  | OAI21D1 | 0.060 |   0.146 |    0.312 | 
     | g7229          | I v -> ZN ^  | CKND2   | 0.028 |   0.174 |    0.340 | 
     | g16            | A1 ^ -> ZN ^ | IOA21D1 | 0.064 |   0.238 |    0.404 | 
     | control_reg[1] | D ^          | DFQD4   | 0.000 |   0.238 |    0.404 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.126 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.126 | 
     | control_reg[1]                 | CP ^        | DFQD4   | 0.000 |   0.040 |   -0.126 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin control_reg[3]/CP 
Endpoint:   control_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.041
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.233
= Slack Time                    0.166
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                |              |          |       |  Time   |   Time   | 
     |----------------+--------------+----------+-------+---------+----------| 
     |                | reset v      |          |       |   0.041 |    0.207 | 
     | g21            | A2 v -> ZN ^ | NR2XD4   | 0.045 |   0.086 |    0.252 | 
     | g7230          | B ^ -> ZN v  | OAI21D1  | 0.060 |   0.146 |    0.312 | 
     | g7229          | I v -> ZN ^  | CKND2    | 0.028 |   0.174 |    0.340 | 
     | g7194          | B2 ^ -> ZN ^ | MOAI22D1 | 0.060 |   0.233 |    0.399 | 
     | control_reg[3] | D ^          | DFQD4    | 0.000 |   0.233 |    0.399 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.126 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.126 | 
     | control_reg[3]                 | CP ^        | DFQD4   | 0.000 |   0.040 |   -0.126 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RLO_reg[5]/CP 
Endpoint:   RLO_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.234
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.208 | 
     | g20        | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19        | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.274 | 
     | fopt6179   | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906      | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.400 | 
     | RLO_reg[5] | D ^          | DFQD1  | 0.000 |   0.234 |    0.401 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | RLO_reg[5]                    | CP ^        | DFQD1   | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin C1_reg[5]/CP 
Endpoint:   C1_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.234
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.208 | 
     | g20       | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19       | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.274 | 
     | fopt6179  | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906     | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.400 | 
     | C1_reg[5] | D ^          | DFQD1  | 0.000 |   0.234 |    0.401 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST7/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | C1_reg[5]                     | CP ^        | DFQD1   | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin C0_reg[5]/CP 
Endpoint:   C0_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.234
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.208 | 
     | g20       | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19       | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.274 | 
     | fopt6179  | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906     | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.400 | 
     | C0_reg[5] | D ^          | DFQD1  | 0.000 |   0.234 |    0.401 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | C0_reg[5]                     | CP ^        | DFQD1   | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin B_reg[5]/CP 
Endpoint:   B_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset      (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.234
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------+ 
     | Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |          |              |        |       |  Time   |   Time   | 
     |----------+--------------+--------+-------+---------+----------| 
     |          | reset v      |        |       |   0.041 |    0.208 | 
     | g20      | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19      | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.274 | 
     | fopt6179 | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906    | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.400 | 
     | B_reg[5] | D ^          | DFQD1  | 0.000 |   0.234 |    0.401 | 
     +---------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | B_reg[5]                      | CP ^        | DFQD1   | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin D1_reg[5]/CP 
Endpoint:   D1_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.234
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.208 | 
     | g20       | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19       | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.274 | 
     | fopt6179  | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906     | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.400 | 
     | D1_reg[5] | D ^          | DFD1   | 0.000 |   0.234 |    0.401 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | D1_reg[5]                     | CP ^        | DFD1    | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A_reg[5]/CP 
Endpoint:   A_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset      (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.233
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------+ 
     | Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |          |              |        |       |  Time   |   Time   | 
     |----------+--------------+--------+-------+---------+----------| 
     |          | reset v      |        |       |   0.041 |    0.208 | 
     | g20      | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19      | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.274 | 
     | fopt6179 | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906    | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.400 | 
     | A_reg[5] | D ^          | DFQD1  | 0.000 |   0.233 |    0.401 | 
     +---------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | A_reg[5]                      | CP ^        | DFQD1   | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin D0_reg[5]/CP 
Endpoint:   D0_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.039
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.234
= Slack Time                    0.167
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.208 | 
     | g20       | A2 v -> ZN ^ | NR2D4  | 0.030 |   0.071 |    0.238 | 
     | g19       | I ^ -> ZN v  | INVD4  | 0.036 |   0.107 |    0.275 | 
     | fopt6179  | I v -> ZN ^  | INVD12 | 0.039 |   0.146 |    0.313 | 
     | g5906     | A2 ^ -> Z ^  | AN2D2  | 0.087 |   0.233 |    0.401 | 
     | D0_reg[5] | D ^          | DFD1   | 0.000 |   0.234 |    0.401 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.127 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.127 | 
     | D0_reg[5]                     | CP ^        | DFD1    | 0.000 |   0.040 |   -0.127 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin xi_ff_reg[2][0]/CP 
Endpoint:   xi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.040
- Setup                         0.097
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.172
= Slack Time                    0.171
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | reset v      |        |       |   0.041 |    0.212 | 
     | g21             | A2 v -> ZN ^ | NR2XD4 | 0.045 |   0.086 |    0.257 | 
     | g7340           | A1 ^ -> Z ^  | AN2XD1 | 0.086 |   0.172 |    0.343 | 
     | xi_ff_reg[2][0] | D ^          | SDFD1  | 0.000 |   0.172 |    0.343 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.131 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |   -0.131 | 
     | xi_ff_reg[2][0]                | CP ^        | SDFD1   | 0.000 |   0.040 |   -0.131 | 
     +-------------------------------------------------------------------------------------+ 

