
DA2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dec0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c8  0800e050  0800e050  0001e050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e718  0800e718  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e718  0800e718  0001e718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e720  0800e720  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e720  0800e720  0001e720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e724  0800e724  0001e724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800e728  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f8  2**0
                  CONTENTS
 10 .bss          00004e1c  200001f8  200001f8  000201f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20005014  20005014  000201f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 14 .debug_info   000174cc  00000000  00000000  0002026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000038bf  00000000  00000000  00037737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001568  00000000  00000000  0003aff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001078  00000000  00000000  0003c560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024f09  00000000  00000000  0003d5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018af6  00000000  00000000  000624e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8098  00000000  00000000  0007afd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000070f8  00000000  00000000  00153070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0015a168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e038 	.word	0x0800e038

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800e038 	.word	0x0800e038

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <get_rpm>:
	uint16_t cnt=0;
	uint16_t preCnt=0;
	int loop=0;
	bool flag_rot;
//	const TickType_t xFrequency = 100 / portTICK_PERIOD_MS;
double get_rpm(int motor){
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
//	const float timeout = (float)(1/osKernelGetSysTimerFreq())*160000;
////	reset_tick();
	switch (motor){
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b03      	cmp	r3, #3
 8000ffc:	d029      	beq.n	8001052 <get_rpm+0x62>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b03      	cmp	r3, #3
 8001002:	dc36      	bgt.n	8001072 <get_rpm+0x82>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d003      	beq.n	8001012 <get_rpm+0x22>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d010      	beq.n	8001032 <get_rpm+0x42>
 8001010:	e02f      	b.n	8001072 <get_rpm+0x82>
		case MOTOR_1:
			__HAL_TIM_SET_COUNTER(&htim1, (flag_rot_1)?65535:0);
 8001012:	4b61      	ldr	r3, [pc, #388]	; (8001198 <get_rpm+0x1a8>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d002      	beq.n	8001020 <get_rpm+0x30>
 800101a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800101e:	e000      	b.n	8001022 <get_rpm+0x32>
 8001020:	2200      	movs	r2, #0
 8001022:	4b5e      	ldr	r3, [pc, #376]	; (800119c <get_rpm+0x1ac>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_1;
 8001028:	4b5b      	ldr	r3, [pc, #364]	; (8001198 <get_rpm+0x1a8>)
 800102a:	781a      	ldrb	r2, [r3, #0]
 800102c:	4b5c      	ldr	r3, [pc, #368]	; (80011a0 <get_rpm+0x1b0>)
 800102e:	701a      	strb	r2, [r3, #0]
			break;
 8001030:	e01f      	b.n	8001072 <get_rpm+0x82>
		case MOTOR_2:
			__HAL_TIM_SET_COUNTER(&htim3, (flag_rot_2)?65535:0);
 8001032:	4b5c      	ldr	r3, [pc, #368]	; (80011a4 <get_rpm+0x1b4>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d002      	beq.n	8001040 <get_rpm+0x50>
 800103a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800103e:	e000      	b.n	8001042 <get_rpm+0x52>
 8001040:	2200      	movs	r2, #0
 8001042:	4b59      	ldr	r3, [pc, #356]	; (80011a8 <get_rpm+0x1b8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_2;
 8001048:	4b56      	ldr	r3, [pc, #344]	; (80011a4 <get_rpm+0x1b4>)
 800104a:	781a      	ldrb	r2, [r3, #0]
 800104c:	4b54      	ldr	r3, [pc, #336]	; (80011a0 <get_rpm+0x1b0>)
 800104e:	701a      	strb	r2, [r3, #0]
			break;
 8001050:	e00f      	b.n	8001072 <get_rpm+0x82>
		case MOTOR_3:
			__HAL_TIM_SET_COUNTER(&htim4, (flag_rot_3)?65535:0);
 8001052:	4b56      	ldr	r3, [pc, #344]	; (80011ac <get_rpm+0x1bc>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d002      	beq.n	8001060 <get_rpm+0x70>
 800105a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800105e:	e000      	b.n	8001062 <get_rpm+0x72>
 8001060:	2200      	movs	r2, #0
 8001062:	4b53      	ldr	r3, [pc, #332]	; (80011b0 <get_rpm+0x1c0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_3;
 8001068:	4b50      	ldr	r3, [pc, #320]	; (80011ac <get_rpm+0x1bc>)
 800106a:	781a      	ldrb	r2, [r3, #0]
 800106c:	4b4c      	ldr	r3, [pc, #304]	; (80011a0 <get_rpm+0x1b0>)
 800106e:	701a      	strb	r2, [r3, #0]
			break;
 8001070:	bf00      	nop
	}
	ResetLoop(flag_rot);
 8001072:	4b4b      	ldr	r3, [pc, #300]	; (80011a0 <get_rpm+0x1b0>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f8da 	bl	8001230 <ResetLoop>
//	uint32_t a=osKernelGetTickCount();
	uint32_t a=xTaskGetTickCount();
 800107c:	f005 fe32 	bl	8006ce4 <xTaskGetTickCount>
 8001080:	60f8      	str	r0, [r7, #12]
//	TickType_t a = pdTICKS_TO_MS( xTaskGetTickCount());
//	uint32_t a= osKernelSysTick();
//	UARTprintf("tick: %d \n",a);

	while(xTaskGetTickCount()- a <= 10){
 8001082:	e029      	b.n	80010d8 <get_rpm+0xe8>
		switch (motor){
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2b03      	cmp	r3, #3
 8001088:	d017      	beq.n	80010ba <get_rpm+0xca>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b03      	cmp	r3, #3
 800108e:	dc1b      	bgt.n	80010c8 <get_rpm+0xd8>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d003      	beq.n	800109e <get_rpm+0xae>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d007      	beq.n	80010ac <get_rpm+0xbc>
 800109c:	e014      	b.n	80010c8 <get_rpm+0xd8>
		case MOTOR_1:
			cnt = __HAL_TIM_GET_COUNTER(&htim1);
 800109e:	4b3f      	ldr	r3, [pc, #252]	; (800119c <get_rpm+0x1ac>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b43      	ldr	r3, [pc, #268]	; (80011b4 <get_rpm+0x1c4>)
 80010a8:	801a      	strh	r2, [r3, #0]
			break;
 80010aa:	e00d      	b.n	80010c8 <get_rpm+0xd8>

		case MOTOR_2:
			cnt = __HAL_TIM_GET_COUNTER(&htim3);
 80010ac:	4b3e      	ldr	r3, [pc, #248]	; (80011a8 <get_rpm+0x1b8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	4b3f      	ldr	r3, [pc, #252]	; (80011b4 <get_rpm+0x1c4>)
 80010b6:	801a      	strh	r2, [r3, #0]
			break;
 80010b8:	e006      	b.n	80010c8 <get_rpm+0xd8>

		case MOTOR_3:
			cnt = __HAL_TIM_GET_COUNTER(&htim4);
 80010ba:	4b3d      	ldr	r3, [pc, #244]	; (80011b0 <get_rpm+0x1c0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b3c      	ldr	r3, [pc, #240]	; (80011b4 <get_rpm+0x1c4>)
 80010c4:	801a      	strh	r2, [r3, #0]
			break;
 80010c6:	bf00      	nop
		}
		CountLoop(cnt, flag_rot);
 80010c8:	4b3a      	ldr	r3, [pc, #232]	; (80011b4 <get_rpm+0x1c4>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	4a34      	ldr	r2, [pc, #208]	; (80011a0 <get_rpm+0x1b0>)
 80010ce:	7812      	ldrb	r2, [r2, #0]
 80010d0:	4611      	mov	r1, r2
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 f878 	bl	80011c8 <CountLoop>
	while(xTaskGetTickCount()- a <= 10){
 80010d8:	f005 fe04 	bl	8006ce4 <xTaskGetTickCount>
 80010dc:	4602      	mov	r2, r0
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b0a      	cmp	r3, #10
 80010e4:	d9ce      	bls.n	8001084 <get_rpm+0x94>
	}
//	UARTprintf("loop: %d, \t cnt: %d \r\n",loop,cnt);
	rpm= ((double)loop*65000+((flag_rot)?(double)(65535-cnt):(double)cnt))/47000*100*60;
 80010e6:	4b34      	ldr	r3, [pc, #208]	; (80011b8 <get_rpm+0x1c8>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa1a 	bl	8000524 <__aeabi_i2d>
 80010f0:	a325      	add	r3, pc, #148	; (adr r3, 8001188 <get_rpm+0x198>)
 80010f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f6:	f7ff fa7f 	bl	80005f8 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4614      	mov	r4, r2
 8001100:	461d      	mov	r5, r3
 8001102:	4b27      	ldr	r3, [pc, #156]	; (80011a0 <get_rpm+0x1b0>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d008      	beq.n	800111c <get_rpm+0x12c>
 800110a:	4b2a      	ldr	r3, [pc, #168]	; (80011b4 <get_rpm+0x1c4>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8001112:	33ff      	adds	r3, #255	; 0xff
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fa05 	bl	8000524 <__aeabi_i2d>
 800111a:	e004      	b.n	8001126 <get_rpm+0x136>
 800111c:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <get_rpm+0x1c4>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff f9ef 	bl	8000504 <__aeabi_ui2d>
 8001126:	4622      	mov	r2, r4
 8001128:	462b      	mov	r3, r5
 800112a:	f7ff f8af 	bl	800028c <__adddf3>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	a316      	add	r3, pc, #88	; (adr r3, 8001190 <get_rpm+0x1a0>)
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	f7ff fb86 	bl	800084c <__aeabi_ddiv>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <get_rpm+0x1cc>)
 800114e:	f7ff fa53 	bl	80005f8 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <get_rpm+0x1d0>)
 8001160:	f7ff fa4a 	bl	80005f8 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4916      	ldr	r1, [pc, #88]	; (80011c4 <get_rpm+0x1d4>)
 800116a:	e9c1 2300 	strd	r2, r3, [r1]
//	rpm=(rpm>1000)?0:rpm;
	return rpm;
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <get_rpm+0x1d4>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	ec43 2b17 	vmov	d7, r2, r3
}
 8001178:	eeb0 0a47 	vmov.f32	s0, s14
 800117c:	eef0 0a67 	vmov.f32	s1, s15
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bdb0      	pop	{r4, r5, r7, pc}
 8001186:	bf00      	nop
 8001188:	00000000 	.word	0x00000000
 800118c:	40efbd00 	.word	0x40efbd00
 8001190:	00000000 	.word	0x00000000
 8001194:	40e6f300 	.word	0x40e6f300
 8001198:	20000000 	.word	0x20000000
 800119c:	20000284 	.word	0x20000284
 80011a0:	20000228 	.word	0x20000228
 80011a4:	20000001 	.word	0x20000001
 80011a8:	200002cc 	.word	0x200002cc
 80011ac:	20000002 	.word	0x20000002
 80011b0:	20000314 	.word	0x20000314
 80011b4:	20000220 	.word	0x20000220
 80011b8:	20000224 	.word	0x20000224
 80011bc:	40590000 	.word	0x40590000
 80011c0:	404e0000 	.word	0x404e0000
 80011c4:	20000218 	.word	0x20000218

080011c8 <CountLoop>:
void CountLoop(uint16_t cnt, bool flag){
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	460a      	mov	r2, r1
 80011d2:	80fb      	strh	r3, [r7, #6]
 80011d4:	4613      	mov	r3, r2
 80011d6:	717b      	strb	r3, [r7, #5]
	if (!flag){
 80011d8:	797b      	ldrb	r3, [r7, #5]
 80011da:	f083 0301 	eor.w	r3, r3, #1
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00d      	beq.n	8001200 <CountLoop+0x38>
		if(cnt<preCnt){ //working as MOTOR1=RESET, MOTOR2=RESET, MOTOR3=RESET
 80011e4:	4b10      	ldr	r3, [pc, #64]	; (8001228 <CountLoop+0x60>)
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	88fa      	ldrh	r2, [r7, #6]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d204      	bcs.n	80011f8 <CountLoop+0x30>
			loop++;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <CountLoop+0x64>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	3301      	adds	r3, #1
 80011f4:	4a0d      	ldr	r2, [pc, #52]	; (800122c <CountLoop+0x64>)
 80011f6:	6013      	str	r3, [r2, #0]
		}
		preCnt=cnt;
 80011f8:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <CountLoop+0x60>)
 80011fa:	88fb      	ldrh	r3, [r7, #6]
 80011fc:	8013      	strh	r3, [r2, #0]
		if(cnt>preCnt){	//
			loop++;
		}
		preCnt=cnt;
	}
}
 80011fe:	e00c      	b.n	800121a <CountLoop+0x52>
		if(cnt>preCnt){	//
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <CountLoop+0x60>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	88fa      	ldrh	r2, [r7, #6]
 8001206:	429a      	cmp	r2, r3
 8001208:	d904      	bls.n	8001214 <CountLoop+0x4c>
			loop++;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <CountLoop+0x64>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	3301      	adds	r3, #1
 8001210:	4a06      	ldr	r2, [pc, #24]	; (800122c <CountLoop+0x64>)
 8001212:	6013      	str	r3, [r2, #0]
		preCnt=cnt;
 8001214:	4a04      	ldr	r2, [pc, #16]	; (8001228 <CountLoop+0x60>)
 8001216:	88fb      	ldrh	r3, [r7, #6]
 8001218:	8013      	strh	r3, [r2, #0]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	20000222 	.word	0x20000222
 800122c:	20000224 	.word	0x20000224

08001230 <ResetLoop>:
void ResetLoop(bool flag){
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	loop=0;
 800123a:	4b09      	ldr	r3, [pc, #36]	; (8001260 <ResetLoop+0x30>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
	preCnt=(flag)?65535:0;
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d002      	beq.n	800124c <ResetLoop+0x1c>
 8001246:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800124a:	e000      	b.n	800124e <ResetLoop+0x1e>
 800124c:	2200      	movs	r2, #0
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <ResetLoop+0x34>)
 8001250:	801a      	strh	r2, [r3, #0]
//	if(!flag){
//		preCnt=0;
//	}else{
//		preCnt=65535;
//	}
}
 8001252:	bf00      	nop
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000224 	.word	0x20000224
 8001264:	20000222 	.word	0x20000222

08001268 <pid_config>:
uint8_t flag_V_slow=false;
uint8_t rx_data;



void pid_config(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	pid.Kp=0.3;
 800126c:	491a      	ldr	r1, [pc, #104]	; (80012d8 <pid_config+0x70>)
 800126e:	a314      	add	r3, pc, #80	; (adr r3, 80012c0 <pid_config+0x58>)
 8001270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001274:	e9c1 2300 	strd	r2, r3, [r1]
	pid.Ki=0.2;
 8001278:	4917      	ldr	r1, [pc, #92]	; (80012d8 <pid_config+0x70>)
 800127a:	a313      	add	r3, pc, #76	; (adr r3, 80012c8 <pid_config+0x60>)
 800127c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001280:	e9c1 2302 	strd	r2, r3, [r1, #8]
	pid.Kd=0.005;
 8001284:	4914      	ldr	r1, [pc, #80]	; (80012d8 <pid_config+0x70>)
 8001286:	a312      	add	r3, pc, #72	; (adr r3, 80012d0 <pid_config+0x68>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pid.target_val_1=V1;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <pid_config+0x74>)
 8001292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001296:	4910      	ldr	r1, [pc, #64]	; (80012d8 <pid_config+0x70>)
 8001298:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid.target_val_2=V2;
 800129c:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <pid_config+0x78>)
 800129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a2:	490d      	ldr	r1, [pc, #52]	; (80012d8 <pid_config+0x70>)
 80012a4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	pid.target_val_3=V3;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <pid_config+0x7c>)
 80012aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ae:	490a      	ldr	r1, [pc, #40]	; (80012d8 <pid_config+0x70>)
 80012b0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	PID_init(&pid);
 80012b4:	4808      	ldr	r0, [pc, #32]	; (80012d8 <pid_config+0x70>)
 80012b6:	f001 f909 	bl	80024cc <PID_init>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	33333333 	.word	0x33333333
 80012c4:	3fd33333 	.word	0x3fd33333
 80012c8:	9999999a 	.word	0x9999999a
 80012cc:	3fc99999 	.word	0x3fc99999
 80012d0:	47ae147b 	.word	0x47ae147b
 80012d4:	3f747ae1 	.word	0x3f747ae1
 80012d8:	200003f8 	.word	0x200003f8
 80012dc:	20000478 	.word	0x20000478
 80012e0:	20000480 	.word	0x20000480
 80012e4:	20000488 	.word	0x20000488

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ec:	f001 ff38 	bl	8003160 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f0:	f000 f85e 	bl	80013b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f4:	f000 fadc 	bl	80018b0 <MX_GPIO_Init>
  MX_TIM1_Init();
 80012f8:	f000 f8f8 	bl	80014ec <MX_TIM1_Init>
  MX_TIM3_Init();
 80012fc:	f000 f94e 	bl	800159c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001300:	f000 f9a0 	bl	8001644 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001304:	f000 f9f2 	bl	80016ec <MX_TIM5_Init>
  MX_TIM9_Init();
 8001308:	f000 fa70 	bl	80017ec <MX_TIM9_Init>
  MX_SPI3_Init();
 800130c:	f000 f8b8 	bl	8001480 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
//  PCA9685_Init(&hi2c1);

  	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, 100); //motor 1
 8001310:	4b1c      	ldr	r3, [pc, #112]	; (8001384 <main+0x9c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2264      	movs	r2, #100	; 0x64
 8001316:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, 100); //motor 2
 8001318:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <main+0x9c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2264      	movs	r2, #100	; 0x64
 800131e:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 100); //motor 3
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <main+0xa0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2264      	movs	r2, #100	; 0x64
 8001326:	635a      	str	r2, [r3, #52]	; 0x34

//  	HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, GPIO_PIN_SET);
//  	HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, GPIO_PIN_SET);
//  	HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, GPIO_PIN_SET);

    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001328:	2108      	movs	r1, #8
 800132a:	4816      	ldr	r0, [pc, #88]	; (8001384 <main+0x9c>)
 800132c:	f003 fa98 	bl	8004860 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001330:	210c      	movs	r1, #12
 8001332:	4814      	ldr	r0, [pc, #80]	; (8001384 <main+0x9c>)
 8001334:	f003 fa94 	bl	8004860 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001338:	2100      	movs	r1, #0
 800133a:	4813      	ldr	r0, [pc, #76]	; (8001388 <main+0xa0>)
 800133c:	f003 fa90 	bl	8004860 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001340:	2104      	movs	r1, #4
 8001342:	4812      	ldr	r0, [pc, #72]	; (800138c <main+0xa4>)
 8001344:	f003 fbfa 	bl	8004b3c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001348:	2104      	movs	r1, #4
 800134a:	4811      	ldr	r0, [pc, #68]	; (8001390 <main+0xa8>)
 800134c:	f003 fbf6 	bl	8004b3c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001350:	2104      	movs	r1, #4
 8001352:	4810      	ldr	r0, [pc, #64]	; (8001394 <main+0xac>)
 8001354:	f003 fbf2 	bl	8004b3c <HAL_TIM_Encoder_Start>
//    __HAL_UART_ENABLE_IT(&huart5, UART_IT_RXNE);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001358:	f004 fb10 	bl	800597c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CONTROL */
  CONTROLHandle = osThreadNew(StartControl, NULL, &CONTROL_attributes);
 800135c:	4a0e      	ldr	r2, [pc, #56]	; (8001398 <main+0xb0>)
 800135e:	2100      	movs	r1, #0
 8001360:	480e      	ldr	r0, [pc, #56]	; (800139c <main+0xb4>)
 8001362:	f004 fb55 	bl	8005a10 <osThreadNew>
 8001366:	4603      	mov	r3, r0
 8001368:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <main+0xb8>)
 800136a:	6013      	str	r3, [r2, #0]

  /* creation of PID */
  PIDHandle = osThreadNew(StartPID, NULL, &PID_attributes);
 800136c:	4a0d      	ldr	r2, [pc, #52]	; (80013a4 <main+0xbc>)
 800136e:	2100      	movs	r1, #0
 8001370:	480d      	ldr	r0, [pc, #52]	; (80013a8 <main+0xc0>)
 8001372:	f004 fb4d 	bl	8005a10 <osThreadNew>
 8001376:	4603      	mov	r3, r0
 8001378:	4a0c      	ldr	r2, [pc, #48]	; (80013ac <main+0xc4>)
 800137a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800137c:	f004 fb22 	bl	80059c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001380:	e7fe      	b.n	8001380 <main+0x98>
 8001382:	bf00      	nop
 8001384:	2000035c 	.word	0x2000035c
 8001388:	200003a4 	.word	0x200003a4
 800138c:	20000284 	.word	0x20000284
 8001390:	200002cc 	.word	0x200002cc
 8001394:	20000314 	.word	0x20000314
 8001398:	0800e074 	.word	0x0800e074
 800139c:	08001ca5 	.word	0x08001ca5
 80013a0:	200003ec 	.word	0x200003ec
 80013a4:	0800e098 	.word	0x0800e098
 80013a8:	08001d3d 	.word	0x08001d3d
 80013ac:	200003f0 	.word	0x200003f0

080013b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b094      	sub	sp, #80	; 0x50
 80013b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b6:	f107 0320 	add.w	r3, r7, #32
 80013ba:	2230      	movs	r2, #48	; 0x30
 80013bc:	2100      	movs	r1, #0
 80013be:	4618      	mov	r0, r3
 80013c0:	f007 ffc7 	bl	8009352 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	4b27      	ldr	r3, [pc, #156]	; (8001478 <SystemClock_Config+0xc8>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	4a26      	ldr	r2, [pc, #152]	; (8001478 <SystemClock_Config+0xc8>)
 80013de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e2:	6413      	str	r3, [r2, #64]	; 0x40
 80013e4:	4b24      	ldr	r3, [pc, #144]	; (8001478 <SystemClock_Config+0xc8>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013f0:	2300      	movs	r3, #0
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	4b21      	ldr	r3, [pc, #132]	; (800147c <SystemClock_Config+0xcc>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a20      	ldr	r2, [pc, #128]	; (800147c <SystemClock_Config+0xcc>)
 80013fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013fe:	6013      	str	r3, [r2, #0]
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <SystemClock_Config+0xcc>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800140c:	2302      	movs	r3, #2
 800140e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001410:	2301      	movs	r3, #1
 8001412:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001414:	2310      	movs	r3, #16
 8001416:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001418:	2302      	movs	r3, #2
 800141a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800141c:	2300      	movs	r3, #0
 800141e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001420:	2308      	movs	r3, #8
 8001422:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001424:	2340      	movs	r3, #64	; 0x40
 8001426:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001428:	2302      	movs	r3, #2
 800142a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800142c:	2304      	movs	r3, #4
 800142e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001430:	f107 0320 	add.w	r3, r7, #32
 8001434:	4618      	mov	r0, r3
 8001436:	f002 f96d 	bl	8003714 <HAL_RCC_OscConfig>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001440:	f000 fc98 	bl	8001d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001444:	230f      	movs	r3, #15
 8001446:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001448:	2302      	movs	r3, #2
 800144a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 800144c:	23a0      	movs	r3, #160	; 0xa0
 800144e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001458:	f107 030c 	add.w	r3, r7, #12
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f002 fbd0 	bl	8003c04 <HAL_RCC_ClockConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800146a:	f000 fc83 	bl	8001d74 <Error_Handler>
  }
}
 800146e:	bf00      	nop
 8001470:	3750      	adds	r7, #80	; 0x50
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40023800 	.word	0x40023800
 800147c:	40007000 	.word	0x40007000

08001480 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <MX_SPI3_Init+0x64>)
 8001486:	4a18      	ldr	r2, [pc, #96]	; (80014e8 <MX_SPI3_Init+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_SPI3_Init+0x64>)
 800148c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001490:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <MX_SPI3_Init+0x64>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <MX_SPI3_Init+0x64>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014a0:	2202      	movs	r2, #2
 80014a2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014b0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014b4:	2228      	movs	r2, #40	; 0x28
 80014b6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80014b8:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014ba:	2280      	movs	r2, #128	; 0x80
 80014bc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014be:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c4:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80014ca:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014cc:	220a      	movs	r2, #10
 80014ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014d0:	4804      	ldr	r0, [pc, #16]	; (80014e4 <MX_SPI3_Init+0x64>)
 80014d2:	f002 fd95 	bl	8004000 <HAL_SPI_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80014dc:	f000 fc4a 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2000022c 	.word	0x2000022c
 80014e8:	40003c00 	.word	0x40003c00

080014ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	; 0x30
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014f2:	f107 030c 	add.w	r3, r7, #12
 80014f6:	2224      	movs	r2, #36	; 0x24
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f007 ff29 	bl	8009352 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001508:	4b22      	ldr	r3, [pc, #136]	; (8001594 <MX_TIM1_Init+0xa8>)
 800150a:	4a23      	ldr	r2, [pc, #140]	; (8001598 <MX_TIM1_Init+0xac>)
 800150c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800150e:	4b21      	ldr	r3, [pc, #132]	; (8001594 <MX_TIM1_Init+0xa8>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001514:	4b1f      	ldr	r3, [pc, #124]	; (8001594 <MX_TIM1_Init+0xa8>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800151a:	4b1e      	ldr	r3, [pc, #120]	; (8001594 <MX_TIM1_Init+0xa8>)
 800151c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001520:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001522:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <MX_TIM1_Init+0xa8>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001528:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <MX_TIM1_Init+0xa8>)
 800152a:	2200      	movs	r2, #0
 800152c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <MX_TIM1_Init+0xa8>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001534:	2303      	movs	r3, #3
 8001536:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800153c:	2301      	movs	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800154c:	2301      	movs	r3, #1
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001558:	f107 030c 	add.w	r3, r7, #12
 800155c:	4619      	mov	r1, r3
 800155e:	480d      	ldr	r0, [pc, #52]	; (8001594 <MX_TIM1_Init+0xa8>)
 8001560:	f003 fa46 	bl	80049f0 <HAL_TIM_Encoder_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800156a:	f000 fc03 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	; (8001594 <MX_TIM1_Init+0xa8>)
 800157c:	f004 f92a 	bl	80057d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001586:	f000 fbf5 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3730      	adds	r7, #48	; 0x30
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000284 	.word	0x20000284
 8001598:	40010000 	.word	0x40010000

0800159c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	; 0x30
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	2224      	movs	r2, #36	; 0x24
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f007 fed1 	bl	8009352 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015b8:	4b20      	ldr	r3, [pc, #128]	; (800163c <MX_TIM3_Init+0xa0>)
 80015ba:	4a21      	ldr	r2, [pc, #132]	; (8001640 <MX_TIM3_Init+0xa4>)
 80015bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015be:	4b1f      	ldr	r3, [pc, #124]	; (800163c <MX_TIM3_Init+0xa0>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c4:	4b1d      	ldr	r3, [pc, #116]	; (800163c <MX_TIM3_Init+0xa0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <MX_TIM3_Init+0xa0>)
 80015cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d2:	4b1a      	ldr	r3, [pc, #104]	; (800163c <MX_TIM3_Init+0xa0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d8:	4b18      	ldr	r3, [pc, #96]	; (800163c <MX_TIM3_Init+0xa0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015de:	2303      	movs	r3, #3
 80015e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015e6:	2301      	movs	r3, #1
 80015e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015f6:	2301      	movs	r3, #1
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	4619      	mov	r1, r3
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <MX_TIM3_Init+0xa0>)
 800160a:	f003 f9f1 	bl	80049f0 <HAL_TIM_Encoder_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001614:	f000 fbae 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001618:	2300      	movs	r3, #0
 800161a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	4619      	mov	r1, r3
 8001624:	4805      	ldr	r0, [pc, #20]	; (800163c <MX_TIM3_Init+0xa0>)
 8001626:	f004 f8d5 	bl	80057d4 <HAL_TIMEx_MasterConfigSynchronization>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001630:	f000 fba0 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001634:	bf00      	nop
 8001636:	3730      	adds	r7, #48	; 0x30
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200002cc 	.word	0x200002cc
 8001640:	40000400 	.word	0x40000400

08001644 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08c      	sub	sp, #48	; 0x30
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	2224      	movs	r2, #36	; 0x24
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f007 fe7d 	bl	8009352 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001660:	4b20      	ldr	r3, [pc, #128]	; (80016e4 <MX_TIM4_Init+0xa0>)
 8001662:	4a21      	ldr	r2, [pc, #132]	; (80016e8 <MX_TIM4_Init+0xa4>)
 8001664:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001666:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <MX_TIM4_Init+0xa0>)
 8001668:	2200      	movs	r2, #0
 800166a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166c:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <MX_TIM4_Init+0xa0>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001672:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <MX_TIM4_Init+0xa0>)
 8001674:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001678:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167a:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <MX_TIM4_Init+0xa0>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001680:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <MX_TIM4_Init+0xa0>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001686:	2303      	movs	r3, #3
 8001688:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800168e:	2301      	movs	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800169a:	2300      	movs	r3, #0
 800169c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800169e:	2301      	movs	r3, #1
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016a2:	2300      	movs	r3, #0
 80016a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80016aa:	f107 030c 	add.w	r3, r7, #12
 80016ae:	4619      	mov	r1, r3
 80016b0:	480c      	ldr	r0, [pc, #48]	; (80016e4 <MX_TIM4_Init+0xa0>)
 80016b2:	f003 f99d 	bl	80049f0 <HAL_TIM_Encoder_Init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80016bc:	f000 fb5a 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c0:	2300      	movs	r3, #0
 80016c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4805      	ldr	r0, [pc, #20]	; (80016e4 <MX_TIM4_Init+0xa0>)
 80016ce:	f004 f881 	bl	80057d4 <HAL_TIMEx_MasterConfigSynchronization>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80016d8:	f000 fb4c 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	3730      	adds	r7, #48	; 0x30
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000314 	.word	0x20000314
 80016e8:	40000800 	.word	0x40000800

080016ec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08e      	sub	sp, #56	; 0x38
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	f107 0320 	add.w	r3, r7, #32
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
 8001718:	615a      	str	r2, [r3, #20]
 800171a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800171c:	4b31      	ldr	r3, [pc, #196]	; (80017e4 <MX_TIM5_Init+0xf8>)
 800171e:	4a32      	ldr	r2, [pc, #200]	; (80017e8 <MX_TIM5_Init+0xfc>)
 8001720:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8-1;
 8001722:	4b30      	ldr	r3, [pc, #192]	; (80017e4 <MX_TIM5_Init+0xf8>)
 8001724:	2207      	movs	r2, #7
 8001726:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001728:	4b2e      	ldr	r3, [pc, #184]	; (80017e4 <MX_TIM5_Init+0xf8>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 800172e:	4b2d      	ldr	r3, [pc, #180]	; (80017e4 <MX_TIM5_Init+0xf8>)
 8001730:	2263      	movs	r2, #99	; 0x63
 8001732:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001734:	4b2b      	ldr	r3, [pc, #172]	; (80017e4 <MX_TIM5_Init+0xf8>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173a:	4b2a      	ldr	r3, [pc, #168]	; (80017e4 <MX_TIM5_Init+0xf8>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001740:	4828      	ldr	r0, [pc, #160]	; (80017e4 <MX_TIM5_Init+0xf8>)
 8001742:	f002 ff73 	bl	800462c <HAL_TIM_Base_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 800174c:	f000 fb12 	bl	8001d74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001754:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001756:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175a:	4619      	mov	r1, r3
 800175c:	4821      	ldr	r0, [pc, #132]	; (80017e4 <MX_TIM5_Init+0xf8>)
 800175e:	f003 fc2d 	bl	8004fbc <HAL_TIM_ConfigClockSource>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8001768:	f000 fb04 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800176c:	481d      	ldr	r0, [pc, #116]	; (80017e4 <MX_TIM5_Init+0xf8>)
 800176e:	f003 f81d 	bl	80047ac <HAL_TIM_PWM_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8001778:	f000 fafc 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177c:	2300      	movs	r3, #0
 800177e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001780:	2300      	movs	r3, #0
 8001782:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001784:	f107 0320 	add.w	r3, r7, #32
 8001788:	4619      	mov	r1, r3
 800178a:	4816      	ldr	r0, [pc, #88]	; (80017e4 <MX_TIM5_Init+0xf8>)
 800178c:	f004 f822 	bl	80057d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8001796:	f000 faed 	bl	8001d74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800179a:	2360      	movs	r3, #96	; 0x60
 800179c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	2208      	movs	r2, #8
 80017ae:	4619      	mov	r1, r3
 80017b0:	480c      	ldr	r0, [pc, #48]	; (80017e4 <MX_TIM5_Init+0xf8>)
 80017b2:	f003 fb41 	bl	8004e38 <HAL_TIM_PWM_ConfigChannel>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 80017bc:	f000 fada 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	220c      	movs	r2, #12
 80017c4:	4619      	mov	r1, r3
 80017c6:	4807      	ldr	r0, [pc, #28]	; (80017e4 <MX_TIM5_Init+0xf8>)
 80017c8:	f003 fb36 	bl	8004e38 <HAL_TIM_PWM_ConfigChannel>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM5_Init+0xea>
  {
    Error_Handler();
 80017d2:	f000 facf 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80017d6:	4803      	ldr	r0, [pc, #12]	; (80017e4 <MX_TIM5_Init+0xf8>)
 80017d8:	f001 faa0 	bl	8002d1c <HAL_TIM_MspPostInit>

}
 80017dc:	bf00      	nop
 80017de:	3738      	adds	r7, #56	; 0x38
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000035c 	.word	0x2000035c
 80017e8:	40000c00 	.word	0x40000c00

080017ec <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08c      	sub	sp, #48	; 0x30
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
 800180c:	611a      	str	r2, [r3, #16]
 800180e:	615a      	str	r2, [r3, #20]
 8001810:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001812:	4b25      	ldr	r3, [pc, #148]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001814:	4a25      	ldr	r2, [pc, #148]	; (80018ac <MX_TIM9_Init+0xc0>)
 8001816:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8-1;
 8001818:	4b23      	ldr	r3, [pc, #140]	; (80018a8 <MX_TIM9_Init+0xbc>)
 800181a:	2207      	movs	r2, #7
 800181c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181e:	4b22      	ldr	r3, [pc, #136]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 100-1;
 8001824:	4b20      	ldr	r3, [pc, #128]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001826:	2263      	movs	r2, #99	; 0x63
 8001828:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182a:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <MX_TIM9_Init+0xbc>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001830:	4b1d      	ldr	r3, [pc, #116]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001832:	2200      	movs	r2, #0
 8001834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001836:	481c      	ldr	r0, [pc, #112]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001838:	f002 fef8 	bl	800462c <HAL_TIM_Base_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM9_Init+0x5a>
  {
    Error_Handler();
 8001842:	f000 fa97 	bl	8001d74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001846:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800184a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	4619      	mov	r1, r3
 8001852:	4815      	ldr	r0, [pc, #84]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001854:	f003 fbb2 	bl	8004fbc <HAL_TIM_ConfigClockSource>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 800185e:	f000 fa89 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001862:	4811      	ldr	r0, [pc, #68]	; (80018a8 <MX_TIM9_Init+0xbc>)
 8001864:	f002 ffa2 	bl	80047ac <HAL_TIM_PWM_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM9_Init+0x86>
  {
    Error_Handler();
 800186e:	f000 fa81 	bl	8001d74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001872:	2360      	movs	r3, #96	; 0x60
 8001874:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	2200      	movs	r2, #0
 8001886:	4619      	mov	r1, r3
 8001888:	4807      	ldr	r0, [pc, #28]	; (80018a8 <MX_TIM9_Init+0xbc>)
 800188a:	f003 fad5 	bl	8004e38 <HAL_TIM_PWM_ConfigChannel>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_TIM9_Init+0xac>
  {
    Error_Handler();
 8001894:	f000 fa6e 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001898:	4803      	ldr	r0, [pc, #12]	; (80018a8 <MX_TIM9_Init+0xbc>)
 800189a:	f001 fa3f 	bl	8002d1c <HAL_TIM_MspPostInit>

}
 800189e:	bf00      	nop
 80018a0:	3730      	adds	r7, #48	; 0x30
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	200003a4 	.word	0x200003a4
 80018ac:	40014000 	.word	0x40014000

080018b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08c      	sub	sp, #48	; 0x30
 80018b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]
 80018c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
 80018ca:	4b3f      	ldr	r3, [pc, #252]	; (80019c8 <MX_GPIO_Init+0x118>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a3e      	ldr	r2, [pc, #248]	; (80019c8 <MX_GPIO_Init+0x118>)
 80018d0:	f043 0310 	orr.w	r3, r3, #16
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b3c      	ldr	r3, [pc, #240]	; (80019c8 <MX_GPIO_Init+0x118>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0310 	and.w	r3, r3, #16
 80018de:	61bb      	str	r3, [r7, #24]
 80018e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <MX_GPIO_Init+0x118>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a37      	ldr	r2, [pc, #220]	; (80019c8 <MX_GPIO_Init+0x118>)
 80018ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b35      	ldr	r3, [pc, #212]	; (80019c8 <MX_GPIO_Init+0x118>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b31      	ldr	r3, [pc, #196]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	4a30      	ldr	r2, [pc, #192]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6313      	str	r3, [r2, #48]	; 0x30
 800190e:	4b2e      	ldr	r3, [pc, #184]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b2a      	ldr	r3, [pc, #168]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a29      	ldr	r2, [pc, #164]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001924:	f043 0308 	orr.w	r3, r3, #8
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <MX_GPIO_Init+0x118>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	4b23      	ldr	r3, [pc, #140]	; (80019c8 <MX_GPIO_Init+0x118>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	4a22      	ldr	r2, [pc, #136]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001940:	f043 0304 	orr.w	r3, r3, #4
 8001944:	6313      	str	r3, [r2, #48]	; 0x30
 8001946:	4b20      	ldr	r3, [pc, #128]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	f003 0304 	and.w	r3, r3, #4
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	4b1c      	ldr	r3, [pc, #112]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a1b      	ldr	r2, [pc, #108]	; (80019c8 <MX_GPIO_Init+0x118>)
 800195c:	f043 0302 	orr.w	r3, r3, #2
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <MX_GPIO_Init+0x118>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS_GPIO_Port, SS_Pin, GPIO_PIN_RESET);
 800196e:	2200      	movs	r2, #0
 8001970:	2110      	movs	r1, #16
 8001972:	4816      	ldr	r0, [pc, #88]	; (80019cc <MX_GPIO_Init+0x11c>)
 8001974:	f001 feb4 	bl	80036e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIRECTION_3_Pin|DIRECTION_2_Pin|DIRECTION_1_Pin, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800197e:	4814      	ldr	r0, [pc, #80]	; (80019d0 <MX_GPIO_Init+0x120>)
 8001980:	f001 feae 	bl	80036e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS_Pin */
  GPIO_InitStruct.Pin = SS_Pin;
 8001984:	2310      	movs	r3, #16
 8001986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001988:	2301      	movs	r3, #1
 800198a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SS_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 031c 	add.w	r3, r7, #28
 8001998:	4619      	mov	r1, r3
 800199a:	480c      	ldr	r0, [pc, #48]	; (80019cc <MX_GPIO_Init+0x11c>)
 800199c:	f001 fd04 	bl	80033a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIRECTION_3_Pin DIRECTION_2_Pin DIRECTION_1_Pin */
  GPIO_InitStruct.Pin = DIRECTION_3_Pin|DIRECTION_2_Pin|DIRECTION_1_Pin;
 80019a0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80019a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a6:	2301      	movs	r3, #1
 80019a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019b2:	f107 031c 	add.w	r3, r7, #28
 80019b6:	4619      	mov	r1, r3
 80019b8:	4805      	ldr	r0, [pc, #20]	; (80019d0 <MX_GPIO_Init+0x120>)
 80019ba:	f001 fcf5 	bl	80033a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019be:	bf00      	nop
 80019c0:	3730      	adds	r7, #48	; 0x30
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000
 80019d0:	40021000 	.word	0x40021000
 80019d4:	00000000 	.word	0x00000000

080019d8 <Moving>:

/* USER CODE BEGIN 4 */
void Moving(uint8_t PSX_RX, double Vd, double Theta){
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	ed87 0b02 	vstr	d0, [r7, #8]
 80019e4:	ed87 1b00 	vstr	d1, [r7]
 80019e8:	75fb      	strb	r3, [r7, #23]
	if(flag_V_slow==true) Vd /= 1000.0f;
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <Moving+0x98>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d10b      	bne.n	8001a0a <Moving+0x32>
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <Moving+0x9c>)
 80019f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019fc:	f7fe ff26 	bl	800084c <__aeabi_ddiv>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001a08:	e002      	b.n	8001a10 <Moving+0x38>
	else if(flag_V_slow==false) Vd /= 1.0f;
 8001a0a:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <Moving+0x98>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
	Robot_Move(Vd, Theta,0);
 8001a10:	ed9f 2b11 	vldr	d2, [pc, #68]	; 8001a58 <Moving+0x80>
 8001a14:	ed97 1b00 	vldr	d1, [r7]
 8001a18:	ed97 0b02 	vldr	d0, [r7, #8]
 8001a1c:	f000 f9b0 	bl	8001d80 <Robot_Move>
	switch(PSX_RX){
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
 8001a22:	2b7f      	cmp	r3, #127	; 0x7f
 8001a24:	d00a      	beq.n	8001a3c <Moving+0x64>
 8001a26:	2bdf      	cmp	r3, #223	; 0xdf
 8001a28:	d111      	bne.n	8001a4e <Moving+0x76>
	case Rotate_Right:
		Robot_Move(0, 0, -0.3);
 8001a2a:	ed9f 2b0d 	vldr	d2, [pc, #52]	; 8001a60 <Moving+0x88>
 8001a2e:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 8001a58 <Moving+0x80>
 8001a32:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8001a58 <Moving+0x80>
 8001a36:	f000 f9a3 	bl	8001d80 <Robot_Move>
		break;
 8001a3a:	e008      	b.n	8001a4e <Moving+0x76>
	case Rotate_Left:
		Robot_Move(0, 0, 0.3);
 8001a3c:	ed9f 2b0a 	vldr	d2, [pc, #40]	; 8001a68 <Moving+0x90>
 8001a40:	ed9f 1b05 	vldr	d1, [pc, #20]	; 8001a58 <Moving+0x80>
 8001a44:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8001a58 <Moving+0x80>
 8001a48:	f000 f99a 	bl	8001d80 <Robot_Move>
		break;
 8001a4c:	bf00      	nop
	}
}
 8001a4e:	bf00      	nop
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
	...
 8001a60:	33333333 	.word	0x33333333
 8001a64:	bfd33333 	.word	0xbfd33333
 8001a68:	33333333 	.word	0x33333333
 8001a6c:	3fd33333 	.word	0x3fd33333
 8001a70:	20000470 	.word	0x20000470
 8001a74:	408f4000 	.word	0x408f4000

08001a78 <Hand>:
void Hand(uint8_t PSX_RX){
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
	switch(PSX_RX){
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	2bf7      	cmp	r3, #247	; 0xf7
 8001a86:	d002      	beq.n	8001a8e <Hand+0x16>
 8001a88:	2bfb      	cmp	r3, #251	; 0xfb
 8001a8a:	d004      	beq.n	8001a96 <Hand+0x1e>
	case Slow:
		flag_V_slow=true;
		break;
	}

}
 8001a8c:	e007      	b.n	8001a9e <Hand+0x26>
		flag_V_slow=false;
 8001a8e:	4b07      	ldr	r3, [pc, #28]	; (8001aac <Hand+0x34>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
		break;
 8001a94:	e003      	b.n	8001a9e <Hand+0x26>
		flag_V_slow=true;
 8001a96:	4b05      	ldr	r3, [pc, #20]	; (8001aac <Hand+0x34>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	701a      	strb	r2, [r3, #0]
		break;
 8001a9c:	bf00      	nop
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	20000470 	.word	0x20000470

08001ab0 <Calculate_angle>:
void Calculate_angle(double LX, double LY) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	ed87 0b02 	vstr	d0, [r7, #8]
 8001aba:	ed87 1b00 	vstr	d1, [r7]

    double angle_rad = atan(LY / LX);
 8001abe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ac2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ac6:	f7fe fec1 	bl	800084c <__aeabi_ddiv>
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	ec43 2b17 	vmov	d7, r2, r3
 8001ad2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ad6:	eef0 0a67 	vmov.f32	s1, s15
 8001ada:	f00b f875 	bl	800cbc8 <atan>
 8001ade:	ed87 0b04 	vstr	d0, [r7, #16]
    Theta = angle_rad * (180.0f / PI)-30.0f;
 8001ae2:	a33b      	add	r3, pc, #236	; (adr r3, 8001bd0 <Calculate_angle+0x120>)
 8001ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001aec:	f7fe fd84 	bl	80005f8 <__aeabi_dmul>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	4b30      	ldr	r3, [pc, #192]	; (8001bc0 <Calculate_angle+0x110>)
 8001afe:	f7fe fbc3 	bl	8000288 <__aeabi_dsub>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	492f      	ldr	r1, [pc, #188]	; (8001bc4 <Calculate_angle+0x114>)
 8001b08:	e9c1 2300 	strd	r2, r3, [r1]
    if(LX < 0)Theta += 180.0f;
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b18:	f7fe ffe0 	bl	8000adc <__aeabi_dcmplt>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d00c      	beq.n	8001b3c <Calculate_angle+0x8c>
 8001b22:	4b28      	ldr	r3, [pc, #160]	; (8001bc4 <Calculate_angle+0x114>)
 8001b24:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	4b26      	ldr	r3, [pc, #152]	; (8001bc8 <Calculate_angle+0x118>)
 8001b2e:	f7fe fbad 	bl	800028c <__adddf3>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4923      	ldr	r1, [pc, #140]	; (8001bc4 <Calculate_angle+0x114>)
 8001b38:	e9c1 2300 	strd	r2, r3, [r1]
    if(LX >= 0 && LY < 0)Theta += 360.0f;
 8001b3c:	f04f 0200 	mov.w	r2, #0
 8001b40:	f04f 0300 	mov.w	r3, #0
 8001b44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b48:	f7fe ffdc 	bl	8000b04 <__aeabi_dcmpge>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d017      	beq.n	8001b82 <Calculate_angle+0xd2>
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b5e:	f7fe ffbd 	bl	8000adc <__aeabi_dcmplt>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00c      	beq.n	8001b82 <Calculate_angle+0xd2>
 8001b68:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <Calculate_angle+0x114>)
 8001b6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <Calculate_angle+0x11c>)
 8001b74:	f7fe fb8a 	bl	800028c <__adddf3>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4911      	ldr	r1, [pc, #68]	; (8001bc4 <Calculate_angle+0x114>)
 8001b7e:	e9c1 2300 	strd	r2, r3, [r1]
    if(Theta<0) Theta+=360.0f;
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <Calculate_angle+0x114>)
 8001b84:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	f7fe ffa4 	bl	8000adc <__aeabi_dcmplt>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d100      	bne.n	8001b9c <Calculate_angle+0xec>
}
 8001b9a:	e00c      	b.n	8001bb6 <Calculate_angle+0x106>
    if(Theta<0) Theta+=360.0f;
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <Calculate_angle+0x114>)
 8001b9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <Calculate_angle+0x11c>)
 8001ba8:	f7fe fb70 	bl	800028c <__adddf3>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4904      	ldr	r1, [pc, #16]	; (8001bc4 <Calculate_angle+0x114>)
 8001bb2:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001bb6:	bf00      	nop
 8001bb8:	3718      	adds	r7, #24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	403e0000 	.word	0x403e0000
 8001bc4:	20000468 	.word	0x20000468
 8001bc8:	40668000 	.word	0x40668000
 8001bcc:	40768000 	.word	0x40768000
 8001bd0:	1a53b118 	.word	0x1a53b118
 8001bd4:	404ca5dc 	.word	0x404ca5dc

08001bd8 <Caculate_Vd>:

void Caculate_Vd(uint8_t PSX_RX[]){
 8001bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
	int8_t LX=PSX_RX[7];
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3307      	adds	r3, #7
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	73fb      	strb	r3, [r7, #15]
	int8_t LY=PSX_RX[8];
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3308      	adds	r3, #8
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	73bb      	strb	r3, [r7, #14]

	LX=LX-128;
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	3b80      	subs	r3, #128	; 0x80
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	73fb      	strb	r3, [r7, #15]
	LY=127-LY;
 8001bfa:	7bbb      	ldrb	r3, [r7, #14]
 8001bfc:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	73bb      	strb	r3, [r7, #14]

	Vd=(fabs(LX)>=fabs(LY))?fabs(LX):fabs(LY);
 8001c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7fe fc8b 	bl	8000524 <__aeabi_i2d>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4690      	mov	r8, r2
 8001c14:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001c18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7fe fc81 	bl	8000524 <__aeabi_i2d>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4692      	mov	sl, r2
 8001c28:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8001c2c:	4652      	mov	r2, sl
 8001c2e:	465b      	mov	r3, fp
 8001c30:	4640      	mov	r0, r8
 8001c32:	4649      	mov	r1, r9
 8001c34:	f7fe ff66 	bl	8000b04 <__aeabi_dcmpge>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00a      	beq.n	8001c54 <Caculate_Vd+0x7c>
 8001c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc6e 	bl	8000524 <__aeabi_i2d>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001c52:	e009      	b.n	8001c68 <Caculate_Vd+0x90>
 8001c54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc63 	bl	8000524 <__aeabi_i2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4614      	mov	r4, r2
 8001c64:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001c68:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <Caculate_Vd+0xc8>)
 8001c6a:	e9c3 4500 	strd	r4, r5, [r3]
	Calculate_angle((double)LX, (double)LY);
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc56 	bl	8000524 <__aeabi_i2d>
 8001c78:	4604      	mov	r4, r0
 8001c7a:	460d      	mov	r5, r1
 8001c7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe fc4f 	bl	8000524 <__aeabi_i2d>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	ec43 2b11 	vmov	d1, r2, r3
 8001c8e:	ec45 4b10 	vmov	d0, r4, r5
 8001c92:	f7ff ff0d 	bl	8001ab0 <Calculate_angle>
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ca0:	20000460 	.word	0x20000460

08001ca4 <StartControl>:
  * @retval None
  */

/* USER CODE END Header_StartControl */
void StartControl(void *argument)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af02      	add	r7, sp, #8
 8001caa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	uint8_t PSX_RX[9]= { 0x00 };
 8001cac:	2300      	movs	r3, #0
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	711a      	strb	r2, [r3, #4]
	uint8_t PSX_TX[2] = {
 8001cba:	f244 2301 	movw	r3, #16897	; 0x4201
 8001cbe:	813b      	strh	r3, [r7, #8]
		0x01, 0x42
	};
	spi_enable;
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2110      	movs	r1, #16
 8001cc4:	4819      	ldr	r0, [pc, #100]	; (8001d2c <StartControl+0x88>)
 8001cc6:	f001 fd0b 	bl	80036e0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, PSX_TX, PSX_RX, 9, 10);
 8001cca:	f107 020c 	add.w	r2, r7, #12
 8001cce:	f107 0108 	add.w	r1, r7, #8
 8001cd2:	230a      	movs	r3, #10
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	2309      	movs	r3, #9
 8001cd8:	4815      	ldr	r0, [pc, #84]	; (8001d30 <StartControl+0x8c>)
 8001cda:	f002 fa1a 	bl	8004112 <HAL_SPI_TransmitReceive>
	spi_disable;
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	4812      	ldr	r0, [pc, #72]	; (8001d2c <StartControl+0x88>)
 8001ce4:	f001 fcfc 	bl	80036e0 <HAL_GPIO_WritePin>
	if(PSX_RX[1]==0x73){
 8001ce8:	7b7b      	ldrb	r3, [r7, #13]
 8001cea:	2b73      	cmp	r3, #115	; 0x73
 8001cec:	d11a      	bne.n	8001d24 <StartControl+0x80>
		Caculate_Vd(PSX_RX);
 8001cee:	f107 030c 	add.w	r3, r7, #12
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ff70 	bl	8001bd8 <Caculate_Vd>
		Hand(PSX_RX[4]);
 8001cf8:	7c3b      	ldrb	r3, [r7, #16]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff febc 	bl	8001a78 <Hand>
		Moving(PSX_RX[3],Vd,Theta);
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	4a0c      	ldr	r2, [pc, #48]	; (8001d34 <StartControl+0x90>)
 8001d04:	ed92 7b00 	vldr	d7, [r2]
 8001d08:	4a0b      	ldr	r2, [pc, #44]	; (8001d38 <StartControl+0x94>)
 8001d0a:	ed92 6b00 	vldr	d6, [r2]
 8001d0e:	eeb0 1a46 	vmov.f32	s2, s12
 8001d12:	eef0 1a66 	vmov.f32	s3, s13
 8001d16:	eeb0 0a47 	vmov.f32	s0, s14
 8001d1a:	eef0 0a67 	vmov.f32	s1, s15
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fe5a 	bl	80019d8 <Moving>
	}

		osDelay(100);
 8001d24:	2064      	movs	r0, #100	; 0x64
 8001d26:	f003 ff05 	bl	8005b34 <osDelay>
  {
 8001d2a:	e7bf      	b.n	8001cac <StartControl+0x8>
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	2000022c 	.word	0x2000022c
 8001d34:	20000460 	.word	0x20000460
 8001d38:	20000468 	.word	0x20000468

08001d3c <StartPID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPID */
void StartPID(void *argument)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPID */
  /* Infinite loop */
  for(;;)
  {

	PID();
 8001d44:	f000 fdc4 	bl	80028d0 <PID>
	osDelay(50);
 8001d48:	2032      	movs	r0, #50	; 0x32
 8001d4a:	f003 fef3 	bl	8005b34 <osDelay>
	PID();
 8001d4e:	e7f9      	b.n	8001d44 <StartPID+0x8>

08001d50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d101      	bne.n	8001d66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d62:	f001 fa1f 	bl	80031a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40014400 	.word	0x40014400

08001d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d78:	b672      	cpsid	i
}
 8001d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d7c:	e7fe      	b.n	8001d7c <Error_Handler+0x8>
	...

08001d80 <Robot_Move>:
bool flag_rot_1=true, flag_rot_2=true, flag_rot_3=true;

double prev_duty_1=100, prev_duty_2=100, prev_duty_3=100;
double duty=100;

void Robot_Move(double Vd, double Theta, double Vtheta){
 8001d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d84:	b092      	sub	sp, #72	; 0x48
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	ed87 0b06 	vstr	d0, [r7, #24]
 8001d8c:	ed87 1b04 	vstr	d1, [r7, #16]
 8001d90:	ed87 2b02 	vstr	d2, [r7, #8]
	double V1_abs, V2_abs, V3_abs, Vmax, Temp;

	V2=Vd*(-0.87*cos(Theta*PI/180)-0.5f*sin(Theta*PI/180))+Vtheta;
 8001d94:	a396      	add	r3, pc, #600	; (adr r3, 8001ff0 <Robot_Move+0x270>)
 8001d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d9e:	f7fe fc2b 	bl	80005f8 <__aeabi_dmul>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4610      	mov	r0, r2
 8001da8:	4619      	mov	r1, r3
 8001daa:	f04f 0200 	mov.w	r2, #0
 8001dae:	4b94      	ldr	r3, [pc, #592]	; (8002000 <Robot_Move+0x280>)
 8001db0:	f7fe fd4c 	bl	800084c <__aeabi_ddiv>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	ec43 2b17 	vmov	d7, r2, r3
 8001dbc:	eeb0 0a47 	vmov.f32	s0, s14
 8001dc0:	eef0 0a67 	vmov.f32	s1, s15
 8001dc4:	f00b f8a0 	bl	800cf08 <cos>
 8001dc8:	ec51 0b10 	vmov	r0, r1, d0
 8001dcc:	a386      	add	r3, pc, #536	; (adr r3, 8001fe8 <Robot_Move+0x268>)
 8001dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd2:	f7fe fc11 	bl	80005f8 <__aeabi_dmul>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	e9c7 2300 	strd	r2, r3, [r7]
 8001dde:	a384      	add	r3, pc, #528	; (adr r3, 8001ff0 <Robot_Move+0x270>)
 8001de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001de8:	f7fe fc06 	bl	80005f8 <__aeabi_dmul>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	4b81      	ldr	r3, [pc, #516]	; (8002000 <Robot_Move+0x280>)
 8001dfa:	f7fe fd27 	bl	800084c <__aeabi_ddiv>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	ec43 2b17 	vmov	d7, r2, r3
 8001e06:	eeb0 0a47 	vmov.f32	s0, s14
 8001e0a:	eef0 0a67 	vmov.f32	s1, s15
 8001e0e:	f00b f8db 	bl	800cfc8 <sin>
 8001e12:	ec51 0b10 	vmov	r0, r1, d0
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	4b7a      	ldr	r3, [pc, #488]	; (8002004 <Robot_Move+0x284>)
 8001e1c:	f7fe fbec 	bl	80005f8 <__aeabi_dmul>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e28:	f7fe fa2e 	bl	8000288 <__aeabi_dsub>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e38:	f7fe fbde 	bl	80005f8 <__aeabi_dmul>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
 8001e44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e48:	f7fe fa20 	bl	800028c <__adddf3>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	496d      	ldr	r1, [pc, #436]	; (8002008 <Robot_Move+0x288>)
 8001e52:	e9c1 2300 	strd	r2, r3, [r1]
	V3=Vd*(0.87*cos(Theta*PI/180)-0.5f*sin(Theta*PI/180))+Vtheta;
 8001e56:	a366      	add	r3, pc, #408	; (adr r3, 8001ff0 <Robot_Move+0x270>)
 8001e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e60:	f7fe fbca 	bl	80005f8 <__aeabi_dmul>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	4b63      	ldr	r3, [pc, #396]	; (8002000 <Robot_Move+0x280>)
 8001e72:	f7fe fceb 	bl	800084c <__aeabi_ddiv>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	ec43 2b17 	vmov	d7, r2, r3
 8001e7e:	eeb0 0a47 	vmov.f32	s0, s14
 8001e82:	eef0 0a67 	vmov.f32	s1, s15
 8001e86:	f00b f83f 	bl	800cf08 <cos>
 8001e8a:	ec51 0b10 	vmov	r0, r1, d0
 8001e8e:	a35a      	add	r3, pc, #360	; (adr r3, 8001ff8 <Robot_Move+0x278>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	f7fe fbb0 	bl	80005f8 <__aeabi_dmul>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	e9c7 2300 	strd	r2, r3, [r7]
 8001ea0:	a353      	add	r3, pc, #332	; (adr r3, 8001ff0 <Robot_Move+0x270>)
 8001ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001eaa:	f7fe fba5 	bl	80005f8 <__aeabi_dmul>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	4b51      	ldr	r3, [pc, #324]	; (8002000 <Robot_Move+0x280>)
 8001ebc:	f7fe fcc6 	bl	800084c <__aeabi_ddiv>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	ec43 2b17 	vmov	d7, r2, r3
 8001ec8:	eeb0 0a47 	vmov.f32	s0, s14
 8001ecc:	eef0 0a67 	vmov.f32	s1, s15
 8001ed0:	f00b f87a 	bl	800cfc8 <sin>
 8001ed4:	ec51 0b10 	vmov	r0, r1, d0
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	4b49      	ldr	r3, [pc, #292]	; (8002004 <Robot_Move+0x284>)
 8001ede:	f7fe fb8b 	bl	80005f8 <__aeabi_dmul>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001eea:	f7fe f9cd 	bl	8000288 <__aeabi_dsub>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001efa:	f7fe fb7d 	bl	80005f8 <__aeabi_dmul>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	4610      	mov	r0, r2
 8001f04:	4619      	mov	r1, r3
 8001f06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f0a:	f7fe f9bf 	bl	800028c <__adddf3>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	493e      	ldr	r1, [pc, #248]	; (800200c <Robot_Move+0x28c>)
 8001f14:	e9c1 2300 	strd	r2, r3, [r1]
	V1=Vd*sin(Theta*PI/180)+Vtheta;
 8001f18:	a335      	add	r3, pc, #212	; (adr r3, 8001ff0 <Robot_Move+0x270>)
 8001f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f22:	f7fe fb69 	bl	80005f8 <__aeabi_dmul>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	4b33      	ldr	r3, [pc, #204]	; (8002000 <Robot_Move+0x280>)
 8001f34:	f7fe fc8a 	bl	800084c <__aeabi_ddiv>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	ec43 2b17 	vmov	d7, r2, r3
 8001f40:	eeb0 0a47 	vmov.f32	s0, s14
 8001f44:	eef0 0a67 	vmov.f32	s1, s15
 8001f48:	f00b f83e 	bl	800cfc8 <sin>
 8001f4c:	ec51 0b10 	vmov	r0, r1, d0
 8001f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f54:	f7fe fb50 	bl	80005f8 <__aeabi_dmul>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f64:	f7fe f992 	bl	800028c <__adddf3>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4928      	ldr	r1, [pc, #160]	; (8002010 <Robot_Move+0x290>)
 8001f6e:	e9c1 2300 	strd	r2, r3, [r1]

	V1_abs=fabs(V1);
 8001f72:	4b27      	ldr	r3, [pc, #156]	; (8002010 <Robot_Move+0x290>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	4611      	mov	r1, r2
 8001f7a:	6439      	str	r1, [r7, #64]	; 0x40
 8001f7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f80:	647b      	str	r3, [r7, #68]	; 0x44
	V2_abs=fabs(V2);
 8001f82:	4b21      	ldr	r3, [pc, #132]	; (8002008 <Robot_Move+0x288>)
 8001f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f88:	4611      	mov	r1, r2
 8001f8a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001f8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f90:	63fb      	str	r3, [r7, #60]	; 0x3c
	V3_abs=fabs(V3);
 8001f92:	4b1e      	ldr	r3, [pc, #120]	; (800200c <Robot_Move+0x28c>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	4611      	mov	r1, r2
 8001f9a:	6339      	str	r1, [r7, #48]	; 0x30
 8001f9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fa0:	637b      	str	r3, [r7, #52]	; 0x34

	Vmax = V1_abs;
 8001fa2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fa6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V2_abs > Vmax) ? V2_abs : Vmax;
 8001faa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001fae:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001fb2:	f7fe fdb1 	bl	8000b18 <__aeabi_dcmpgt>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <Robot_Move+0x242>
 8001fbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fc0:	e001      	b.n	8001fc6 <Robot_Move+0x246>
 8001fc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001fc6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V3_abs > Vmax) ? V3_abs : Vmax;
 8001fca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001fce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001fd2:	f7fe fda1 	bl	8000b18 <__aeabi_dcmpgt>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d01b      	beq.n	8002014 <Robot_Move+0x294>
 8001fdc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001fe0:	e01a      	b.n	8002018 <Robot_Move+0x298>
 8001fe2:	bf00      	nop
 8001fe4:	f3af 8000 	nop.w
 8001fe8:	3d70a3d7 	.word	0x3d70a3d7
 8001fec:	bfebd70a 	.word	0xbfebd70a
 8001ff0:	54524550 	.word	0x54524550
 8001ff4:	400921fb 	.word	0x400921fb
 8001ff8:	3d70a3d7 	.word	0x3d70a3d7
 8001ffc:	3febd70a 	.word	0x3febd70a
 8002000:	40668000 	.word	0x40668000
 8002004:	3fe00000 	.word	0x3fe00000
 8002008:	20000480 	.word	0x20000480
 800200c:	20000488 	.word	0x20000488
 8002010:	20000478 	.word	0x20000478
 8002014:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002018:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (Vmax>3){
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	4b75      	ldr	r3, [pc, #468]	; (80021f8 <Robot_Move+0x478>)
 8002022:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002026:	f7fe fd77 	bl	8000b18 <__aeabi_dcmpgt>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d02e      	beq.n	800208e <Robot_Move+0x30e>
	Temp=3/Vmax;
 8002030:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002034:	f04f 0000 	mov.w	r0, #0
 8002038:	496f      	ldr	r1, [pc, #444]	; (80021f8 <Robot_Move+0x478>)
 800203a:	f7fe fc07 	bl	800084c <__aeabi_ddiv>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	e9c7 2308 	strd	r2, r3, [r7, #32]
		V1= V1*Temp;
 8002046:	4b6d      	ldr	r3, [pc, #436]	; (80021fc <Robot_Move+0x47c>)
 8002048:	e9d3 0100 	ldrd	r0, r1, [r3]
 800204c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002050:	f7fe fad2 	bl	80005f8 <__aeabi_dmul>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4968      	ldr	r1, [pc, #416]	; (80021fc <Robot_Move+0x47c>)
 800205a:	e9c1 2300 	strd	r2, r3, [r1]
		V2= V2*Temp;
 800205e:	4b68      	ldr	r3, [pc, #416]	; (8002200 <Robot_Move+0x480>)
 8002060:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002064:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002068:	f7fe fac6 	bl	80005f8 <__aeabi_dmul>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4963      	ldr	r1, [pc, #396]	; (8002200 <Robot_Move+0x480>)
 8002072:	e9c1 2300 	strd	r2, r3, [r1]
		V3= V3*Temp;
 8002076:	4b63      	ldr	r3, [pc, #396]	; (8002204 <Robot_Move+0x484>)
 8002078:	e9d3 0100 	ldrd	r0, r1, [r3]
 800207c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002080:	f7fe faba 	bl	80005f8 <__aeabi_dmul>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	495e      	ldr	r1, [pc, #376]	; (8002204 <Robot_Move+0x484>)
 800208a:	e9c1 2300 	strd	r2, r3, [r1]
//	 V1 = Vmax*V1/10000;
//	 V2 = Vmax*V2/10000;
//	 V3 = Vmax*V3/10000;

//	 printf("V1= %.2f m/s \t V2= %.2f m/s \t V3= %.2f m/s \r\n", V1,V2,V3);
	if(V1<0){
 800208e:	4b5b      	ldr	r3, [pc, #364]	; (80021fc <Robot_Move+0x47c>)
 8002090:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	f04f 0300 	mov.w	r3, #0
 800209c:	f7fe fd1e 	bl	8000adc <__aeabi_dcmplt>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00d      	beq.n	80020c2 <Robot_Move+0x342>
	 Rotation(MOTOR_1, !CLOCK_WISE);
 80020a6:	2100      	movs	r1, #0
 80020a8:	2001      	movs	r0, #1
 80020aa:	f000 f98b 	bl	80023c4 <Rotation>
	 V1=fabs(V1);
 80020ae:	4b53      	ldr	r3, [pc, #332]	; (80021fc <Robot_Move+0x47c>)
 80020b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b4:	4692      	mov	sl, r2
 80020b6:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80020ba:	4b50      	ldr	r3, [pc, #320]	; (80021fc <Robot_Move+0x47c>)
 80020bc:	e9c3 ab00 	strd	sl, fp, [r3]
 80020c0:	e00f      	b.n	80020e2 <Robot_Move+0x362>
	} else if(V1>0){
 80020c2:	4b4e      	ldr	r3, [pc, #312]	; (80021fc <Robot_Move+0x47c>)
 80020c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	f7fe fd22 	bl	8000b18 <__aeabi_dcmpgt>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <Robot_Move+0x362>
	 Rotation(MOTOR_1, CLOCK_WISE);
 80020da:	2101      	movs	r1, #1
 80020dc:	2001      	movs	r0, #1
 80020de:	f000 f971 	bl	80023c4 <Rotation>
	}
	if(V2<0){
 80020e2:	4b47      	ldr	r3, [pc, #284]	; (8002200 <Robot_Move+0x480>)
 80020e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	f7fe fcf4 	bl	8000adc <__aeabi_dcmplt>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00d      	beq.n	8002116 <Robot_Move+0x396>
	 Rotation(MOTOR_2, !CLOCK_WISE);
 80020fa:	2100      	movs	r1, #0
 80020fc:	2002      	movs	r0, #2
 80020fe:	f000 f961 	bl	80023c4 <Rotation>
	 V2=fabs(V2);
 8002102:	4b3f      	ldr	r3, [pc, #252]	; (8002200 <Robot_Move+0x480>)
 8002104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002108:	4690      	mov	r8, r2
 800210a:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800210e:	4b3c      	ldr	r3, [pc, #240]	; (8002200 <Robot_Move+0x480>)
 8002110:	e9c3 8900 	strd	r8, r9, [r3]
 8002114:	e00f      	b.n	8002136 <Robot_Move+0x3b6>
	} else if(V2>0){
 8002116:	4b3a      	ldr	r3, [pc, #232]	; (8002200 <Robot_Move+0x480>)
 8002118:	e9d3 0100 	ldrd	r0, r1, [r3]
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	f7fe fcf8 	bl	8000b18 <__aeabi_dcmpgt>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <Robot_Move+0x3b6>
	 Rotation(MOTOR_2, CLOCK_WISE);
 800212e:	2101      	movs	r1, #1
 8002130:	2002      	movs	r0, #2
 8002132:	f000 f947 	bl	80023c4 <Rotation>
	}
	if(V3<0){
 8002136:	4b33      	ldr	r3, [pc, #204]	; (8002204 <Robot_Move+0x484>)
 8002138:	e9d3 0100 	ldrd	r0, r1, [r3]
 800213c:	f04f 0200 	mov.w	r2, #0
 8002140:	f04f 0300 	mov.w	r3, #0
 8002144:	f7fe fcca 	bl	8000adc <__aeabi_dcmplt>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00d      	beq.n	800216a <Robot_Move+0x3ea>
	 Rotation(MOTOR_3, !CLOCK_WISE);
 800214e:	2100      	movs	r1, #0
 8002150:	2003      	movs	r0, #3
 8002152:	f000 f937 	bl	80023c4 <Rotation>
	 V3=fabs(V3);
 8002156:	4b2b      	ldr	r3, [pc, #172]	; (8002204 <Robot_Move+0x484>)
 8002158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215c:	4614      	mov	r4, r2
 800215e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002162:	4b28      	ldr	r3, [pc, #160]	; (8002204 <Robot_Move+0x484>)
 8002164:	e9c3 4500 	strd	r4, r5, [r3]
 8002168:	e00f      	b.n	800218a <Robot_Move+0x40a>
	} else if(V3>0){
 800216a:	4b26      	ldr	r3, [pc, #152]	; (8002204 <Robot_Move+0x484>)
 800216c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	f04f 0300 	mov.w	r3, #0
 8002178:	f7fe fcce 	bl	8000b18 <__aeabi_dcmpgt>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <Robot_Move+0x40a>
	 Rotation(MOTOR_3, CLOCK_WISE);
 8002182:	2101      	movs	r1, #1
 8002184:	2003      	movs	r0, #3
 8002186:	f000 f91d 	bl	80023c4 <Rotation>
	}

	V1=v2rpm(V1);
 800218a:	4b1c      	ldr	r3, [pc, #112]	; (80021fc <Robot_Move+0x47c>)
 800218c:	ed93 7b00 	vldr	d7, [r3]
 8002190:	eeb0 0a47 	vmov.f32	s0, s14
 8002194:	eef0 0a67 	vmov.f32	s1, s15
 8002198:	f000 f972 	bl	8002480 <v2rpm>
 800219c:	eeb0 7a40 	vmov.f32	s14, s0
 80021a0:	eef0 7a60 	vmov.f32	s15, s1
 80021a4:	4b15      	ldr	r3, [pc, #84]	; (80021fc <Robot_Move+0x47c>)
 80021a6:	ed83 7b00 	vstr	d7, [r3]
	V2=v2rpm(V2);
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <Robot_Move+0x480>)
 80021ac:	ed93 7b00 	vldr	d7, [r3]
 80021b0:	eeb0 0a47 	vmov.f32	s0, s14
 80021b4:	eef0 0a67 	vmov.f32	s1, s15
 80021b8:	f000 f962 	bl	8002480 <v2rpm>
 80021bc:	eeb0 7a40 	vmov.f32	s14, s0
 80021c0:	eef0 7a60 	vmov.f32	s15, s1
 80021c4:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <Robot_Move+0x480>)
 80021c6:	ed83 7b00 	vstr	d7, [r3]
	V3=v2rpm(V3);
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <Robot_Move+0x484>)
 80021cc:	ed93 7b00 	vldr	d7, [r3]
 80021d0:	eeb0 0a47 	vmov.f32	s0, s14
 80021d4:	eef0 0a67 	vmov.f32	s1, s15
 80021d8:	f000 f952 	bl	8002480 <v2rpm>
 80021dc:	eeb0 7a40 	vmov.f32	s14, s0
 80021e0:	eef0 7a60 	vmov.f32	s15, s1
 80021e4:	4b07      	ldr	r3, [pc, #28]	; (8002204 <Robot_Move+0x484>)
 80021e6:	ed83 7b00 	vstr	d7, [r3]
	pid_config();
 80021ea:	f7ff f83d 	bl	8001268 <pid_config>

}
 80021ee:	bf00      	nop
 80021f0:	3748      	adds	r7, #72	; 0x48
 80021f2:	46bd      	mov	sp, r7
 80021f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021f8:	40080000 	.word	0x40080000
 80021fc:	20000478 	.word	0x20000478
 8002200:	20000480 	.word	0x20000480
 8002204:	20000488 	.word	0x20000488

08002208 <set_duty_cycle>:
double rpm_to_duty(double rpm){
	double duty=(98.15-0.6*rpm);
	return duty;
}
void set_duty_cycle(int motor, double out){
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	ed87 0b00 	vstr	d0, [r7]
	if(motor==MOTOR_1){
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d132      	bne.n	8002280 <set_duty_cycle+0x78>
		prev_duty_1=prev_duty_1-out;
 800221a:	4b51      	ldr	r3, [pc, #324]	; (8002360 <set_duty_cycle+0x158>)
 800221c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002220:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002224:	f7fe f830 	bl	8000288 <__aeabi_dsub>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	494c      	ldr	r1, [pc, #304]	; (8002360 <set_duty_cycle+0x158>)
 800222e:	e9c1 2300 	strd	r2, r3, [r1]
		prev_duty_1=(prev_duty_1>100)?100:((prev_duty_1<0)?0:prev_duty_1);
 8002232:	4b4b      	ldr	r3, [pc, #300]	; (8002360 <set_duty_cycle+0x158>)
 8002234:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	4b49      	ldr	r3, [pc, #292]	; (8002364 <set_duty_cycle+0x15c>)
 800223e:	f7fe fc6b 	bl	8000b18 <__aeabi_dcmpgt>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <set_duty_cycle+0x48>
 8002248:	f04f 0200 	mov.w	r2, #0
 800224c:	4b45      	ldr	r3, [pc, #276]	; (8002364 <set_duty_cycle+0x15c>)
 800224e:	e013      	b.n	8002278 <set_duty_cycle+0x70>
 8002250:	4b43      	ldr	r3, [pc, #268]	; (8002360 <set_duty_cycle+0x158>)
 8002252:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002256:	f04f 0200 	mov.w	r2, #0
 800225a:	f04f 0300 	mov.w	r3, #0
 800225e:	f7fe fc3d 	bl	8000adc <__aeabi_dcmplt>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <set_duty_cycle+0x6a>
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	e002      	b.n	8002278 <set_duty_cycle+0x70>
 8002272:	4b3b      	ldr	r3, [pc, #236]	; (8002360 <set_duty_cycle+0x158>)
 8002274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002278:	4939      	ldr	r1, [pc, #228]	; (8002360 <set_duty_cycle+0x158>)
 800227a:	e9c1 2300 	strd	r2, r3, [r1]
	}
	else if(motor==MOTOR_3){
		prev_duty_3=prev_duty_3-out;
		prev_duty_3=(prev_duty_3>100)?100:((prev_duty_3<0)?0:prev_duty_3);
	}
}
 800227e:	e06a      	b.n	8002356 <set_duty_cycle+0x14e>
	else if(motor==MOTOR_2){
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2b02      	cmp	r3, #2
 8002284:	d132      	bne.n	80022ec <set_duty_cycle+0xe4>
		prev_duty_2=prev_duty_2-out;
 8002286:	4b38      	ldr	r3, [pc, #224]	; (8002368 <set_duty_cycle+0x160>)
 8002288:	e9d3 0100 	ldrd	r0, r1, [r3]
 800228c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002290:	f7fd fffa 	bl	8000288 <__aeabi_dsub>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4933      	ldr	r1, [pc, #204]	; (8002368 <set_duty_cycle+0x160>)
 800229a:	e9c1 2300 	strd	r2, r3, [r1]
		prev_duty_2=(prev_duty_2>100)?100:((prev_duty_2<0)?0:prev_duty_2);
 800229e:	4b32      	ldr	r3, [pc, #200]	; (8002368 <set_duty_cycle+0x160>)
 80022a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022a4:	f04f 0200 	mov.w	r2, #0
 80022a8:	4b2e      	ldr	r3, [pc, #184]	; (8002364 <set_duty_cycle+0x15c>)
 80022aa:	f7fe fc35 	bl	8000b18 <__aeabi_dcmpgt>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <set_duty_cycle+0xb4>
 80022b4:	f04f 0200 	mov.w	r2, #0
 80022b8:	4b2a      	ldr	r3, [pc, #168]	; (8002364 <set_duty_cycle+0x15c>)
 80022ba:	e013      	b.n	80022e4 <set_duty_cycle+0xdc>
 80022bc:	4b2a      	ldr	r3, [pc, #168]	; (8002368 <set_duty_cycle+0x160>)
 80022be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	f7fe fc07 	bl	8000adc <__aeabi_dcmplt>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d004      	beq.n	80022de <set_duty_cycle+0xd6>
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	e002      	b.n	80022e4 <set_duty_cycle+0xdc>
 80022de:	4b22      	ldr	r3, [pc, #136]	; (8002368 <set_duty_cycle+0x160>)
 80022e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e4:	4920      	ldr	r1, [pc, #128]	; (8002368 <set_duty_cycle+0x160>)
 80022e6:	e9c1 2300 	strd	r2, r3, [r1]
}
 80022ea:	e034      	b.n	8002356 <set_duty_cycle+0x14e>
	else if(motor==MOTOR_3){
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2b03      	cmp	r3, #3
 80022f0:	d131      	bne.n	8002356 <set_duty_cycle+0x14e>
		prev_duty_3=prev_duty_3-out;
 80022f2:	4b1e      	ldr	r3, [pc, #120]	; (800236c <set_duty_cycle+0x164>)
 80022f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022fc:	f7fd ffc4 	bl	8000288 <__aeabi_dsub>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4919      	ldr	r1, [pc, #100]	; (800236c <set_duty_cycle+0x164>)
 8002306:	e9c1 2300 	strd	r2, r3, [r1]
		prev_duty_3=(prev_duty_3>100)?100:((prev_duty_3<0)?0:prev_duty_3);
 800230a:	4b18      	ldr	r3, [pc, #96]	; (800236c <set_duty_cycle+0x164>)
 800230c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	4b13      	ldr	r3, [pc, #76]	; (8002364 <set_duty_cycle+0x15c>)
 8002316:	f7fe fbff 	bl	8000b18 <__aeabi_dcmpgt>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <set_duty_cycle+0x120>
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <set_duty_cycle+0x15c>)
 8002326:	e013      	b.n	8002350 <set_duty_cycle+0x148>
 8002328:	4b10      	ldr	r3, [pc, #64]	; (800236c <set_duty_cycle+0x164>)
 800232a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800232e:	f04f 0200 	mov.w	r2, #0
 8002332:	f04f 0300 	mov.w	r3, #0
 8002336:	f7fe fbd1 	bl	8000adc <__aeabi_dcmplt>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d004      	beq.n	800234a <set_duty_cycle+0x142>
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e002      	b.n	8002350 <set_duty_cycle+0x148>
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <set_duty_cycle+0x164>)
 800234c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002350:	4906      	ldr	r1, [pc, #24]	; (800236c <set_duty_cycle+0x164>)
 8002352:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002356:	bf00      	nop
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000008 	.word	0x20000008
 8002364:	40590000 	.word	0x40590000
 8002368:	20000010 	.word	0x20000010
 800236c:	20000018 	.word	0x20000018

08002370 <Run_Now>:
void Run_Now(double duty_1, double duty_2, double duty_3){
 8002370:	b590      	push	{r4, r7, lr}
 8002372:	b087      	sub	sp, #28
 8002374:	af00      	add	r7, sp, #0
 8002376:	ed87 0b04 	vstr	d0, [r7, #16]
 800237a:	ed87 1b02 	vstr	d1, [r7, #8]
 800237e:	ed87 2b00 	vstr	d2, [r7]
//	duty_1=rpm_to_duty(V1);
//	duty_2=rpm_to_duty(V2);
//	duty_3=rpm_to_duty(V3);

	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, duty_1);
 8002382:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <Run_Now+0x4c>)
 8002384:	681c      	ldr	r4, [r3, #0]
 8002386:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800238a:	f7fe fc0d 	bl	8000ba8 <__aeabi_d2uiz>
 800238e:	4603      	mov	r3, r0
 8002390:	63e3      	str	r3, [r4, #60]	; 0x3c
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, duty_2);
 8002392:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <Run_Now+0x4c>)
 8002394:	681c      	ldr	r4, [r3, #0]
 8002396:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800239a:	f7fe fc05 	bl	8000ba8 <__aeabi_d2uiz>
 800239e:	4603      	mov	r3, r0
 80023a0:	6423      	str	r3, [r4, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, duty_3);
 80023a2:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <Run_Now+0x50>)
 80023a4:	681c      	ldr	r4, [r3, #0]
 80023a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023aa:	f7fe fbfd 	bl	8000ba8 <__aeabi_d2uiz>
 80023ae:	4603      	mov	r3, r0
 80023b0:	6363      	str	r3, [r4, #52]	; 0x34
}
 80023b2:	bf00      	nop
 80023b4:	371c      	adds	r7, #28
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd90      	pop	{r4, r7, pc}
 80023ba:	bf00      	nop
 80023bc:	2000035c 	.word	0x2000035c
 80023c0:	200003a4 	.word	0x200003a4

080023c4 <Rotation>:
void Rotation(int motor, int rotation){
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
	if(motor==MOTOR_1){
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d115      	bne.n	8002400 <Rotation+0x3c>
		if(rotation==CLOCK_WISE){
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d109      	bne.n	80023ee <Rotation+0x2a>
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, CLOCK_WISE);
 80023da:	2201      	movs	r2, #1
 80023dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023e0:	4822      	ldr	r0, [pc, #136]	; (800246c <Rotation+0xa8>)
 80023e2:	f001 f97d 	bl	80036e0 <HAL_GPIO_WritePin>
			flag_rot_1=true;
 80023e6:	4b22      	ldr	r3, [pc, #136]	; (8002470 <Rotation+0xac>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	701a      	strb	r2, [r3, #0]
 80023ec:	e008      	b.n	8002400 <Rotation+0x3c>
		} else {
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, !CLOCK_WISE);
 80023ee:	2200      	movs	r2, #0
 80023f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023f4:	481d      	ldr	r0, [pc, #116]	; (800246c <Rotation+0xa8>)
 80023f6:	f001 f973 	bl	80036e0 <HAL_GPIO_WritePin>
			flag_rot_1=false;
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <Rotation+0xac>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_2){
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d115      	bne.n	8002432 <Rotation+0x6e>
		if(rotation==CLOCK_WISE){
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d109      	bne.n	8002420 <Rotation+0x5c>
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, CLOCK_WISE);
 800240c:	2201      	movs	r2, #1
 800240e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002412:	4816      	ldr	r0, [pc, #88]	; (800246c <Rotation+0xa8>)
 8002414:	f001 f964 	bl	80036e0 <HAL_GPIO_WritePin>
			flag_rot_2=true;
 8002418:	4b16      	ldr	r3, [pc, #88]	; (8002474 <Rotation+0xb0>)
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
 800241e:	e008      	b.n	8002432 <Rotation+0x6e>
		} else {
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, !CLOCK_WISE);
 8002420:	2200      	movs	r2, #0
 8002422:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002426:	4811      	ldr	r0, [pc, #68]	; (800246c <Rotation+0xa8>)
 8002428:	f001 f95a 	bl	80036e0 <HAL_GPIO_WritePin>
			flag_rot_2=false;
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <Rotation+0xb0>)
 800242e:	2200      	movs	r2, #0
 8002430:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_3){
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b03      	cmp	r3, #3
 8002436:	d115      	bne.n	8002464 <Rotation+0xa0>
		if(rotation==CLOCK_WISE){
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d109      	bne.n	8002452 <Rotation+0x8e>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, CLOCK_WISE);
 800243e:	2201      	movs	r2, #1
 8002440:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002444:	4809      	ldr	r0, [pc, #36]	; (800246c <Rotation+0xa8>)
 8002446:	f001 f94b 	bl	80036e0 <HAL_GPIO_WritePin>
			flag_rot_3=true;
 800244a:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <Rotation+0xb4>)
 800244c:	2201      	movs	r2, #1
 800244e:	701a      	strb	r2, [r3, #0]
		} else {
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
			flag_rot_3=false;
		}
	}
}
 8002450:	e008      	b.n	8002464 <Rotation+0xa0>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
 8002452:	2200      	movs	r2, #0
 8002454:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002458:	4804      	ldr	r0, [pc, #16]	; (800246c <Rotation+0xa8>)
 800245a:	f001 f941 	bl	80036e0 <HAL_GPIO_WritePin>
			flag_rot_3=false;
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <Rotation+0xb4>)
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40021000 	.word	0x40021000
 8002470:	20000000 	.word	0x20000000
 8002474:	20000001 	.word	0x20000001
 8002478:	20000002 	.word	0x20000002
 800247c:	00000000 	.word	0x00000000

08002480 <v2rpm>:

double v2rpm (double vantoc){
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	ed87 0b00 	vstr	d0, [r7]
    return (vantoc/(PI*diameter))*60;
 800248a:	a30e      	add	r3, pc, #56	; (adr r3, 80024c4 <v2rpm+0x44>)
 800248c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002490:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002494:	f7fe f9da 	bl	800084c <__aeabi_ddiv>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	4610      	mov	r0, r2
 800249e:	4619      	mov	r1, r3
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <v2rpm+0x40>)
 80024a6:	f7fe f8a7 	bl	80005f8 <__aeabi_dmul>
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	ec43 2b17 	vmov	d7, r2, r3
}
 80024b2:	eeb0 0a47 	vmov.f32	s0, s14
 80024b6:	eef0 0a67 	vmov.f32	s1, s15
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	404e0000 	.word	0x404e0000
 80024c4:	5b30428a 	.word	0x5b30428a
 80024c8:	3fd8209f 	.word	0x3fd8209f

080024cc <PID_init>:
,err_next
,actual_val
,pre_actual_val_1=0
,pre_actual_val_2=0
,pre_actual_val_3=0;
void PID_init(PID_Param_t *par){
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	Kp=par->Kp;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024da:	4913      	ldr	r1, [pc, #76]	; (8002528 <PID_init+0x5c>)
 80024dc:	e9c1 2300 	strd	r2, r3, [r1]
	Ki=par->Ki;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80024e6:	4911      	ldr	r1, [pc, #68]	; (800252c <PID_init+0x60>)
 80024e8:	e9c1 2300 	strd	r2, r3, [r1]
	Kd=par->Kd;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80024f2:	490f      	ldr	r1, [pc, #60]	; (8002530 <PID_init+0x64>)
 80024f4:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_1=par->target_val_1;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80024fe:	490d      	ldr	r1, [pc, #52]	; (8002534 <PID_init+0x68>)
 8002500:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_2=par->target_val_2;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800250a:	490b      	ldr	r1, [pc, #44]	; (8002538 <PID_init+0x6c>)
 800250c:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_3=par->target_val_3;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002516:	4909      	ldr	r1, [pc, #36]	; (800253c <PID_init+0x70>)
 8002518:	e9c1 2300 	strd	r2, r3, [r1]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	20000490 	.word	0x20000490
 800252c:	20000498 	.word	0x20000498
 8002530:	200004a0 	.word	0x200004a0
 8002534:	200004a8 	.word	0x200004a8
 8002538:	200004b0 	.word	0x200004b0
 800253c:	200004b8 	.word	0x200004b8

08002540 <update_motor_values>:

double update_motor_values(double target_val, double actual_val, double prev_actual_val,double err_last, double err_next) {
 8002540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002544:	b08a      	sub	sp, #40	; 0x28
 8002546:	af00      	add	r7, sp, #0
 8002548:	ed87 0b08 	vstr	d0, [r7, #32]
 800254c:	ed87 1b06 	vstr	d1, [r7, #24]
 8002550:	ed87 2b04 	vstr	d2, [r7, #16]
 8002554:	ed87 3b02 	vstr	d3, [r7, #8]
 8002558:	ed87 4b00 	vstr	d4, [r7]

	if((uint8_t)target_val==0){
 800255c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002560:	f7fe fb22 	bl	8000ba8 <__aeabi_d2uiz>
 8002564:	4603      	mov	r3, r0
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d107      	bne.n	800257c <update_motor_values+0x3c>
		actual_val=-30;
 800256c:	f04f 0200 	mov.w	r2, #0
 8002570:	4b50      	ldr	r3, [pc, #320]	; (80026b4 <update_motor_values+0x174>)
 8002572:	e9c7 2306 	strd	r2, r3, [r7, #24]
		return actual_val;
 8002576:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800257a:	e091      	b.n	80026a0 <update_motor_values+0x160>
	}
	err=target_val-actual_val;
 800257c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002580:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002584:	f7fd fe80 	bl	8000288 <__aeabi_dsub>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	494a      	ldr	r1, [pc, #296]	; (80026b8 <update_motor_values+0x178>)
 800258e:	e9c1 2300 	strd	r2, r3, [r1]
	actual_val = prev_actual_val + pid.Kp*(err - err_next)
 8002592:	4b4a      	ldr	r3, [pc, #296]	; (80026bc <update_motor_values+0x17c>)
 8002594:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002598:	4b47      	ldr	r3, [pc, #284]	; (80026b8 <update_motor_values+0x178>)
 800259a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800259e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025a2:	f7fd fe71 	bl	8000288 <__aeabi_dsub>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4620      	mov	r0, r4
 80025ac:	4629      	mov	r1, r5
 80025ae:	f7fe f823 	bl	80005f8 <__aeabi_dmul>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	4610      	mov	r0, r2
 80025b8:	4619      	mov	r1, r3
 80025ba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025be:	f7fd fe65 	bl	800028c <__adddf3>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4614      	mov	r4, r2
 80025c8:	461d      	mov	r5, r3
				  + pid.Ki*err
 80025ca:	4b3c      	ldr	r3, [pc, #240]	; (80026bc <update_motor_values+0x17c>)
 80025cc:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80025d0:	4b39      	ldr	r3, [pc, #228]	; (80026b8 <update_motor_values+0x178>)
 80025d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d6:	f7fe f80f 	bl	80005f8 <__aeabi_dmul>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4620      	mov	r0, r4
 80025e0:	4629      	mov	r1, r5
 80025e2:	f7fd fe53 	bl	800028c <__adddf3>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4692      	mov	sl, r2
 80025ec:	469b      	mov	fp, r3
				  + pid.Kd*(err - 2 * err_next + err_last);
 80025ee:	4b33      	ldr	r3, [pc, #204]	; (80026bc <update_motor_values+0x17c>)
 80025f0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80025f4:	4b30      	ldr	r3, [pc, #192]	; (80026b8 <update_motor_values+0x178>)
 80025f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80025fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	f7fd fe43 	bl	800028c <__adddf3>
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	4640      	mov	r0, r8
 800260c:	4649      	mov	r1, r9
 800260e:	f7fd fe3b 	bl	8000288 <__aeabi_dsub>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4610      	mov	r0, r2
 8002618:	4619      	mov	r1, r3
 800261a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800261e:	f7fd fe35 	bl	800028c <__adddf3>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4620      	mov	r0, r4
 8002628:	4629      	mov	r1, r5
 800262a:	f7fd ffe5 	bl	80005f8 <__aeabi_dmul>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
	actual_val = prev_actual_val + pid.Kp*(err - err_next)
 8002632:	4650      	mov	r0, sl
 8002634:	4659      	mov	r1, fp
 8002636:	f7fd fe29 	bl	800028c <__adddf3>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	err_last = err_next;
 8002642:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002646:	e9c7 2302 	strd	r2, r3, [r7, #8]
	err_next = err;
 800264a:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <update_motor_values+0x178>)
 800264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002650:	e9c7 2300 	strd	r2, r3, [r7]
	actual_val=(actual_val>10)?10:actual_val;
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	4b19      	ldr	r3, [pc, #100]	; (80026c0 <update_motor_values+0x180>)
 800265a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800265e:	f7fe fa5b 	bl	8000b18 <__aeabi_dcmpgt>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <update_motor_values+0x130>
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <update_motor_values+0x180>)
 800266e:	e001      	b.n	8002674 <update_motor_values+0x134>
 8002670:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002674:	e9c7 2306 	strd	r2, r3, [r7, #24]
	actual_val=(actual_val<-10)?-10:actual_val;
 8002678:	f04f 0200 	mov.w	r2, #0
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <update_motor_values+0x184>)
 800267e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002682:	f7fe fa2b 	bl	8000adc <__aeabi_dcmplt>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <update_motor_values+0x154>
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <update_motor_values+0x184>)
 8002692:	e001      	b.n	8002698 <update_motor_values+0x158>
 8002694:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002698:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return actual_val;
 800269c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80026a0:	ec43 2b17 	vmov	d7, r2, r3
 80026a4:	eeb0 0a47 	vmov.f32	s0, s14
 80026a8:	eef0 0a67 	vmov.f32	s1, s15
 80026ac:	3728      	adds	r7, #40	; 0x28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026b4:	c03e0000 	.word	0xc03e0000
 80026b8:	200004c0 	.word	0x200004c0
 80026bc:	200003f8 	.word	0x200003f8
 80026c0:	40240000 	.word	0x40240000
 80026c4:	c0240000 	.word	0xc0240000

080026c8 <save_Err>:
void save_Err(int motor){
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	switch(motor){
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d02f      	beq.n	8002736 <save_Err+0x6e>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b03      	cmp	r3, #3
 80026da:	dc3f      	bgt.n	800275c <save_Err+0x94>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d003      	beq.n	80026ea <save_Err+0x22>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d013      	beq.n	8002710 <save_Err+0x48>
		pre_actual_val_3=actual_val;
		err_last_3=err_last;
		err_next_3=err_next;
		break;
	}
}
 80026e8:	e038      	b.n	800275c <save_Err+0x94>
		pre_actual_val_1=actual_val;
 80026ea:	4b1f      	ldr	r3, [pc, #124]	; (8002768 <save_Err+0xa0>)
 80026ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f0:	491e      	ldr	r1, [pc, #120]	; (800276c <save_Err+0xa4>)
 80026f2:	e9c1 2300 	strd	r2, r3, [r1]
		err_last_1=err_last;
 80026f6:	4b1e      	ldr	r3, [pc, #120]	; (8002770 <save_Err+0xa8>)
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	491d      	ldr	r1, [pc, #116]	; (8002774 <save_Err+0xac>)
 80026fe:	e9c1 2300 	strd	r2, r3, [r1]
		err_next_1=err_next;
 8002702:	4b1d      	ldr	r3, [pc, #116]	; (8002778 <save_Err+0xb0>)
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	491c      	ldr	r1, [pc, #112]	; (800277c <save_Err+0xb4>)
 800270a:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 800270e:	e025      	b.n	800275c <save_Err+0x94>
		pre_actual_val_2=actual_val;
 8002710:	4b15      	ldr	r3, [pc, #84]	; (8002768 <save_Err+0xa0>)
 8002712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002716:	491a      	ldr	r1, [pc, #104]	; (8002780 <save_Err+0xb8>)
 8002718:	e9c1 2300 	strd	r2, r3, [r1]
		err_last_2=err_last;
 800271c:	4b14      	ldr	r3, [pc, #80]	; (8002770 <save_Err+0xa8>)
 800271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002722:	4918      	ldr	r1, [pc, #96]	; (8002784 <save_Err+0xbc>)
 8002724:	e9c1 2300 	strd	r2, r3, [r1]
		err_next_2=err_next;
 8002728:	4b13      	ldr	r3, [pc, #76]	; (8002778 <save_Err+0xb0>)
 800272a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272e:	4916      	ldr	r1, [pc, #88]	; (8002788 <save_Err+0xc0>)
 8002730:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8002734:	e012      	b.n	800275c <save_Err+0x94>
		pre_actual_val_3=actual_val;
 8002736:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <save_Err+0xa0>)
 8002738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800273c:	4913      	ldr	r1, [pc, #76]	; (800278c <save_Err+0xc4>)
 800273e:	e9c1 2300 	strd	r2, r3, [r1]
		err_last_3=err_last;
 8002742:	4b0b      	ldr	r3, [pc, #44]	; (8002770 <save_Err+0xa8>)
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	4911      	ldr	r1, [pc, #68]	; (8002790 <save_Err+0xc8>)
 800274a:	e9c1 2300 	strd	r2, r3, [r1]
		err_next_3=err_next;
 800274e:	4b0a      	ldr	r3, [pc, #40]	; (8002778 <save_Err+0xb0>)
 8002750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002754:	490f      	ldr	r1, [pc, #60]	; (8002794 <save_Err+0xcc>)
 8002756:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 800275a:	bf00      	nop
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	20000508 	.word	0x20000508
 800276c:	20000510 	.word	0x20000510
 8002770:	200004e0 	.word	0x200004e0
 8002774:	200004c8 	.word	0x200004c8
 8002778:	20000500 	.word	0x20000500
 800277c:	200004e8 	.word	0x200004e8
 8002780:	20000518 	.word	0x20000518
 8002784:	200004d0 	.word	0x200004d0
 8002788:	200004f0 	.word	0x200004f0
 800278c:	20000520 	.word	0x20000520
 8002790:	200004d8 	.word	0x200004d8
 8002794:	200004f8 	.word	0x200004f8

08002798 <PID_Calculation>:
double PID_Calculation(int motor, double actual_val){
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	ed87 0b00 	vstr	d0, [r7]

	switch(motor) {
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	d04d      	beq.n	8002846 <PID_Calculation+0xae>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	dc6c      	bgt.n	800288a <PID_Calculation+0xf2>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d003      	beq.n	80027be <PID_Calculation+0x26>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d022      	beq.n	8002802 <PID_Calculation+0x6a>
 80027bc:	e065      	b.n	800288a <PID_Calculation+0xf2>
	    case MOTOR_1:
			actual_val=update_motor_values(target_val_1, actual_val, pre_actual_val_1, err_last_1, err_next_1);
 80027be:	4b38      	ldr	r3, [pc, #224]	; (80028a0 <PID_Calculation+0x108>)
 80027c0:	ed93 7b00 	vldr	d7, [r3]
 80027c4:	4b37      	ldr	r3, [pc, #220]	; (80028a4 <PID_Calculation+0x10c>)
 80027c6:	ed93 6b00 	vldr	d6, [r3]
 80027ca:	4b37      	ldr	r3, [pc, #220]	; (80028a8 <PID_Calculation+0x110>)
 80027cc:	ed93 5b00 	vldr	d5, [r3]
 80027d0:	4b36      	ldr	r3, [pc, #216]	; (80028ac <PID_Calculation+0x114>)
 80027d2:	ed93 4b00 	vldr	d4, [r3]
 80027d6:	eeb0 3a45 	vmov.f32	s6, s10
 80027da:	eef0 3a65 	vmov.f32	s7, s11
 80027de:	eeb0 2a46 	vmov.f32	s4, s12
 80027e2:	eef0 2a66 	vmov.f32	s5, s13
 80027e6:	ed97 1b00 	vldr	d1, [r7]
 80027ea:	eeb0 0a47 	vmov.f32	s0, s14
 80027ee:	eef0 0a67 	vmov.f32	s1, s15
 80027f2:	f7ff fea5 	bl	8002540 <update_motor_values>
 80027f6:	ed87 0b00 	vstr	d0, [r7]
			save_Err(MOTOR_1);
 80027fa:	2001      	movs	r0, #1
 80027fc:	f7ff ff64 	bl	80026c8 <save_Err>

	        break;
 8002800:	e043      	b.n	800288a <PID_Calculation+0xf2>
	    case MOTOR_2:
			actual_val=update_motor_values(target_val_2, actual_val, pre_actual_val_2, err_last_2, err_next_2);
 8002802:	4b2b      	ldr	r3, [pc, #172]	; (80028b0 <PID_Calculation+0x118>)
 8002804:	ed93 7b00 	vldr	d7, [r3]
 8002808:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <PID_Calculation+0x11c>)
 800280a:	ed93 6b00 	vldr	d6, [r3]
 800280e:	4b2a      	ldr	r3, [pc, #168]	; (80028b8 <PID_Calculation+0x120>)
 8002810:	ed93 5b00 	vldr	d5, [r3]
 8002814:	4b29      	ldr	r3, [pc, #164]	; (80028bc <PID_Calculation+0x124>)
 8002816:	ed93 4b00 	vldr	d4, [r3]
 800281a:	eeb0 3a45 	vmov.f32	s6, s10
 800281e:	eef0 3a65 	vmov.f32	s7, s11
 8002822:	eeb0 2a46 	vmov.f32	s4, s12
 8002826:	eef0 2a66 	vmov.f32	s5, s13
 800282a:	ed97 1b00 	vldr	d1, [r7]
 800282e:	eeb0 0a47 	vmov.f32	s0, s14
 8002832:	eef0 0a67 	vmov.f32	s1, s15
 8002836:	f7ff fe83 	bl	8002540 <update_motor_values>
 800283a:	ed87 0b00 	vstr	d0, [r7]
			save_Err(MOTOR_2);
 800283e:	2002      	movs	r0, #2
 8002840:	f7ff ff42 	bl	80026c8 <save_Err>

	        break;
 8002844:	e021      	b.n	800288a <PID_Calculation+0xf2>
	    case MOTOR_3:
			actual_val=update_motor_values(target_val_3, actual_val, pre_actual_val_3, err_last_3, err_next_3);
 8002846:	4b1e      	ldr	r3, [pc, #120]	; (80028c0 <PID_Calculation+0x128>)
 8002848:	ed93 7b00 	vldr	d7, [r3]
 800284c:	4b1d      	ldr	r3, [pc, #116]	; (80028c4 <PID_Calculation+0x12c>)
 800284e:	ed93 6b00 	vldr	d6, [r3]
 8002852:	4b1d      	ldr	r3, [pc, #116]	; (80028c8 <PID_Calculation+0x130>)
 8002854:	ed93 5b00 	vldr	d5, [r3]
 8002858:	4b1c      	ldr	r3, [pc, #112]	; (80028cc <PID_Calculation+0x134>)
 800285a:	ed93 4b00 	vldr	d4, [r3]
 800285e:	eeb0 3a45 	vmov.f32	s6, s10
 8002862:	eef0 3a65 	vmov.f32	s7, s11
 8002866:	eeb0 2a46 	vmov.f32	s4, s12
 800286a:	eef0 2a66 	vmov.f32	s5, s13
 800286e:	ed97 1b00 	vldr	d1, [r7]
 8002872:	eeb0 0a47 	vmov.f32	s0, s14
 8002876:	eef0 0a67 	vmov.f32	s1, s15
 800287a:	f7ff fe61 	bl	8002540 <update_motor_values>
 800287e:	ed87 0b00 	vstr	d0, [r7]
			save_Err(MOTOR_3);
 8002882:	2003      	movs	r0, #3
 8002884:	f7ff ff20 	bl	80026c8 <save_Err>

	        break;
 8002888:	bf00      	nop
	}
	return actual_val;
 800288a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800288e:	ec43 2b17 	vmov	d7, r2, r3
}
 8002892:	eeb0 0a47 	vmov.f32	s0, s14
 8002896:	eef0 0a67 	vmov.f32	s1, s15
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	200004a8 	.word	0x200004a8
 80028a4:	20000510 	.word	0x20000510
 80028a8:	200004c8 	.word	0x200004c8
 80028ac:	200004e8 	.word	0x200004e8
 80028b0:	200004b0 	.word	0x200004b0
 80028b4:	20000518 	.word	0x20000518
 80028b8:	200004d0 	.word	0x200004d0
 80028bc:	200004f0 	.word	0x200004f0
 80028c0:	200004b8 	.word	0x200004b8
 80028c4:	20000520 	.word	0x20000520
 80028c8:	200004d8 	.word	0x200004d8
 80028cc:	200004f8 	.word	0x200004f8

080028d0 <PID>:

void PID(void){
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0

	rpm_1=get_rpm(MOTOR_1);
 80028d4:	2001      	movs	r0, #1
 80028d6:	f7fe fb8b 	bl	8000ff0 <get_rpm>
 80028da:	eeb0 7a40 	vmov.f32	s14, s0
 80028de:	eef0 7a60 	vmov.f32	s15, s1
 80028e2:	4b40      	ldr	r3, [pc, #256]	; (80029e4 <PID+0x114>)
 80028e4:	ed83 7b00 	vstr	d7, [r3]
	rpm_2=get_rpm(MOTOR_2);
 80028e8:	2002      	movs	r0, #2
 80028ea:	f7fe fb81 	bl	8000ff0 <get_rpm>
 80028ee:	eeb0 7a40 	vmov.f32	s14, s0
 80028f2:	eef0 7a60 	vmov.f32	s15, s1
 80028f6:	4b3c      	ldr	r3, [pc, #240]	; (80029e8 <PID+0x118>)
 80028f8:	ed83 7b00 	vstr	d7, [r3]
	rpm_3=get_rpm(MOTOR_3);
 80028fc:	2003      	movs	r0, #3
 80028fe:	f7fe fb77 	bl	8000ff0 <get_rpm>
 8002902:	eeb0 7a40 	vmov.f32	s14, s0
 8002906:	eef0 7a60 	vmov.f32	s15, s1
 800290a:	4b38      	ldr	r3, [pc, #224]	; (80029ec <PID+0x11c>)
 800290c:	ed83 7b00 	vstr	d7, [r3]

	out_1=PID_Calculation(MOTOR_1, rpm_1);
 8002910:	4b34      	ldr	r3, [pc, #208]	; (80029e4 <PID+0x114>)
 8002912:	ed93 7b00 	vldr	d7, [r3]
 8002916:	eeb0 0a47 	vmov.f32	s0, s14
 800291a:	eef0 0a67 	vmov.f32	s1, s15
 800291e:	2001      	movs	r0, #1
 8002920:	f7ff ff3a 	bl	8002798 <PID_Calculation>
 8002924:	eeb0 7a40 	vmov.f32	s14, s0
 8002928:	eef0 7a60 	vmov.f32	s15, s1
 800292c:	4b30      	ldr	r3, [pc, #192]	; (80029f0 <PID+0x120>)
 800292e:	ed83 7b00 	vstr	d7, [r3]
	out_2=PID_Calculation(MOTOR_2, rpm_2);
 8002932:	4b2d      	ldr	r3, [pc, #180]	; (80029e8 <PID+0x118>)
 8002934:	ed93 7b00 	vldr	d7, [r3]
 8002938:	eeb0 0a47 	vmov.f32	s0, s14
 800293c:	eef0 0a67 	vmov.f32	s1, s15
 8002940:	2002      	movs	r0, #2
 8002942:	f7ff ff29 	bl	8002798 <PID_Calculation>
 8002946:	eeb0 7a40 	vmov.f32	s14, s0
 800294a:	eef0 7a60 	vmov.f32	s15, s1
 800294e:	4b29      	ldr	r3, [pc, #164]	; (80029f4 <PID+0x124>)
 8002950:	ed83 7b00 	vstr	d7, [r3]
	out_3=PID_Calculation(MOTOR_3, rpm_3);
 8002954:	4b25      	ldr	r3, [pc, #148]	; (80029ec <PID+0x11c>)
 8002956:	ed93 7b00 	vldr	d7, [r3]
 800295a:	eeb0 0a47 	vmov.f32	s0, s14
 800295e:	eef0 0a67 	vmov.f32	s1, s15
 8002962:	2003      	movs	r0, #3
 8002964:	f7ff ff18 	bl	8002798 <PID_Calculation>
 8002968:	eeb0 7a40 	vmov.f32	s14, s0
 800296c:	eef0 7a60 	vmov.f32	s15, s1
 8002970:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <PID+0x128>)
 8002972:	ed83 7b00 	vstr	d7, [r3]
//
	set_duty_cycle(MOTOR_1, out_1);
 8002976:	4b1e      	ldr	r3, [pc, #120]	; (80029f0 <PID+0x120>)
 8002978:	ed93 7b00 	vldr	d7, [r3]
 800297c:	eeb0 0a47 	vmov.f32	s0, s14
 8002980:	eef0 0a67 	vmov.f32	s1, s15
 8002984:	2001      	movs	r0, #1
 8002986:	f7ff fc3f 	bl	8002208 <set_duty_cycle>
	set_duty_cycle(MOTOR_2, out_2);
 800298a:	4b1a      	ldr	r3, [pc, #104]	; (80029f4 <PID+0x124>)
 800298c:	ed93 7b00 	vldr	d7, [r3]
 8002990:	eeb0 0a47 	vmov.f32	s0, s14
 8002994:	eef0 0a67 	vmov.f32	s1, s15
 8002998:	2002      	movs	r0, #2
 800299a:	f7ff fc35 	bl	8002208 <set_duty_cycle>
	set_duty_cycle(MOTOR_3, out_3);
 800299e:	4b16      	ldr	r3, [pc, #88]	; (80029f8 <PID+0x128>)
 80029a0:	ed93 7b00 	vldr	d7, [r3]
 80029a4:	eeb0 0a47 	vmov.f32	s0, s14
 80029a8:	eef0 0a67 	vmov.f32	s1, s15
 80029ac:	2003      	movs	r0, #3
 80029ae:	f7ff fc2b 	bl	8002208 <set_duty_cycle>

	Run_Now(prev_duty_1, prev_duty_2, prev_duty_3);
 80029b2:	4b12      	ldr	r3, [pc, #72]	; (80029fc <PID+0x12c>)
 80029b4:	ed93 7b00 	vldr	d7, [r3]
 80029b8:	4b11      	ldr	r3, [pc, #68]	; (8002a00 <PID+0x130>)
 80029ba:	ed93 6b00 	vldr	d6, [r3]
 80029be:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <PID+0x134>)
 80029c0:	ed93 5b00 	vldr	d5, [r3]
 80029c4:	eeb0 2a45 	vmov.f32	s4, s10
 80029c8:	eef0 2a65 	vmov.f32	s5, s11
 80029cc:	eeb0 1a46 	vmov.f32	s2, s12
 80029d0:	eef0 1a66 	vmov.f32	s3, s13
 80029d4:	eeb0 0a47 	vmov.f32	s0, s14
 80029d8:	eef0 0a67 	vmov.f32	s1, s15
 80029dc:	f7ff fcc8 	bl	8002370 <Run_Now>
//	UARTprintf("SET_POINT >>>>> V1= %.2f rpm \t V2= %.2f rpm \t V3= %.2f rpm \r\n \t out_1: %f \t out_2: %f \t out_3: %f \r\n \t rpm_1: %.2f \t rpm_2: %.2f \t rpm_3: %.2f \r\n\n", V1,V2,V3,out_1,out_2,out_3, rpm_1, rpm_2, rpm_3);
//	UARTprintf("V1: %d \t V2: %d \t V3: %d \r\n",(uint32_t)V1,(uint32_t)V2,(uint32_t)V3);
//	UARTprintf("out_1: %d \t out_2: %d \t out_3: %d \r \n",(int32_t)out_1,(int32_t)out_2,(int32_t)out_3);
//	UARTprintf("rpm_1: %d \t rpm_2: %d \t rpm_3: %d \r \n \r\n", (int32_t)rpm_1, (int32_t)rpm_2, (int32_t)rpm_3);
}
 80029e0:	bf00      	nop
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20000448 	.word	0x20000448
 80029e8:	20000450 	.word	0x20000450
 80029ec:	20000458 	.word	0x20000458
 80029f0:	20000430 	.word	0x20000430
 80029f4:	20000438 	.word	0x20000438
 80029f8:	20000440 	.word	0x20000440
 80029fc:	20000008 	.word	0x20000008
 8002a00:	20000010 	.word	0x20000010
 8002a04:	20000018 	.word	0x20000018

08002a08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <HAL_MspInit+0x54>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	4a11      	ldr	r2, [pc, #68]	; (8002a5c <HAL_MspInit+0x54>)
 8002a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a1e:	4b0f      	ldr	r3, [pc, #60]	; (8002a5c <HAL_MspInit+0x54>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a26:	607b      	str	r3, [r7, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	603b      	str	r3, [r7, #0]
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <HAL_MspInit+0x54>)
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	4a0a      	ldr	r2, [pc, #40]	; (8002a5c <HAL_MspInit+0x54>)
 8002a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a38:	6413      	str	r3, [r2, #64]	; 0x40
 8002a3a:	4b08      	ldr	r3, [pc, #32]	; (8002a5c <HAL_MspInit+0x54>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a46:	2200      	movs	r2, #0
 8002a48:	210f      	movs	r1, #15
 8002a4a:	f06f 0001 	mvn.w	r0, #1
 8002a4e:	f000 fc81 	bl	8003354 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40023800 	.word	0x40023800

08002a60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b08a      	sub	sp, #40	; 0x28
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a68:	f107 0314 	add.w	r3, r7, #20
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	609a      	str	r2, [r3, #8]
 8002a74:	60da      	str	r2, [r3, #12]
 8002a76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a28      	ldr	r2, [pc, #160]	; (8002b20 <HAL_SPI_MspInit+0xc0>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d14a      	bne.n	8002b18 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	613b      	str	r3, [r7, #16]
 8002a86:	4b27      	ldr	r3, [pc, #156]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	4a26      	ldr	r2, [pc, #152]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002a8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a90:	6413      	str	r3, [r2, #64]	; 0x40
 8002a92:	4b24      	ldr	r3, [pc, #144]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a9a:	613b      	str	r3, [r7, #16]
 8002a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	4b20      	ldr	r3, [pc, #128]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	4a1f      	ldr	r2, [pc, #124]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002aa8:	f043 0304 	orr.w	r3, r3, #4
 8002aac:	6313      	str	r3, [r2, #48]	; 0x30
 8002aae:	4b1d      	ldr	r3, [pc, #116]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	f003 0304 	and.w	r3, r3, #4
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aba:	2300      	movs	r3, #0
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	4a18      	ldr	r2, [pc, #96]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aca:	4b16      	ldr	r3, [pc, #88]	; (8002b24 <HAL_SPI_MspInit+0xc4>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ad6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002adc:	2302      	movs	r3, #2
 8002ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ae8:	2306      	movs	r3, #6
 8002aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aec:	f107 0314 	add.w	r3, r7, #20
 8002af0:	4619      	mov	r1, r3
 8002af2:	480d      	ldr	r0, [pc, #52]	; (8002b28 <HAL_SPI_MspInit+0xc8>)
 8002af4:	f000 fc58 	bl	80033a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002af8:	2320      	movs	r3, #32
 8002afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afc:	2302      	movs	r3, #2
 8002afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b04:	2303      	movs	r3, #3
 8002b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b08:	2306      	movs	r3, #6
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0c:	f107 0314 	add.w	r3, r7, #20
 8002b10:	4619      	mov	r1, r3
 8002b12:	4806      	ldr	r0, [pc, #24]	; (8002b2c <HAL_SPI_MspInit+0xcc>)
 8002b14:	f000 fc48 	bl	80033a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002b18:	bf00      	nop
 8002b1a:	3728      	adds	r7, #40	; 0x28
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40003c00 	.word	0x40003c00
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40020800 	.word	0x40020800
 8002b2c:	40020400 	.word	0x40020400

08002b30 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b08e      	sub	sp, #56	; 0x38
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a50      	ldr	r2, [pc, #320]	; (8002c90 <HAL_TIM_Encoder_MspInit+0x160>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d135      	bne.n	8002bbe <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b52:	2300      	movs	r3, #0
 8002b54:	623b      	str	r3, [r7, #32]
 8002b56:	4b4f      	ldr	r3, [pc, #316]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	4a4e      	ldr	r2, [pc, #312]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6453      	str	r3, [r2, #68]	; 0x44
 8002b62:	4b4c      	ldr	r3, [pc, #304]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	623b      	str	r3, [r7, #32]
 8002b6c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61fb      	str	r3, [r7, #28]
 8002b72:	4b48      	ldr	r3, [pc, #288]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	4a47      	ldr	r2, [pc, #284]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002b78:	f043 0310 	orr.w	r3, r3, #16
 8002b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7e:	4b45      	ldr	r3, [pc, #276]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	f003 0310 	and.w	r3, r3, #16
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002b8a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	483c      	ldr	r0, [pc, #240]	; (8002c98 <HAL_TIM_Encoder_MspInit+0x168>)
 8002ba8:	f000 fbfe 	bl	80033a8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 8002bac:	2200      	movs	r2, #0
 8002bae:	210f      	movs	r1, #15
 8002bb0:	2019      	movs	r0, #25
 8002bb2:	f000 fbcf 	bl	8003354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bb6:	2019      	movs	r0, #25
 8002bb8:	f000 fbe8 	bl	800338c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002bbc:	e063      	b.n	8002c86 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM3)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a36      	ldr	r2, [pc, #216]	; (8002c9c <HAL_TIM_Encoder_MspInit+0x16c>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d12c      	bne.n	8002c22 <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61bb      	str	r3, [r7, #24]
 8002bcc:	4b31      	ldr	r3, [pc, #196]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	4a30      	ldr	r2, [pc, #192]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002bd2:	f043 0302 	orr.w	r3, r3, #2
 8002bd6:	6413      	str	r3, [r2, #64]	; 0x40
 8002bd8:	4b2e      	ldr	r3, [pc, #184]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	61bb      	str	r3, [r7, #24]
 8002be2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be4:	2300      	movs	r3, #0
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	4b2a      	ldr	r3, [pc, #168]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bec:	4a29      	ldr	r2, [pc, #164]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002bee:	f043 0301 	orr.w	r3, r3, #1
 8002bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf4:	4b27      	ldr	r3, [pc, #156]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	617b      	str	r3, [r7, #20]
 8002bfe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c00:	23c0      	movs	r3, #192	; 0xc0
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c04:	2302      	movs	r3, #2
 8002c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c10:	2302      	movs	r3, #2
 8002c12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4821      	ldr	r0, [pc, #132]	; (8002ca0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002c1c:	f000 fbc4 	bl	80033a8 <HAL_GPIO_Init>
}
 8002c20:	e031      	b.n	8002c86 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM4)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a1f      	ldr	r2, [pc, #124]	; (8002ca4 <HAL_TIM_Encoder_MspInit+0x174>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d12c      	bne.n	8002c86 <HAL_TIM_Encoder_MspInit+0x156>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	613b      	str	r3, [r7, #16]
 8002c30:	4b18      	ldr	r3, [pc, #96]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	4a17      	ldr	r2, [pc, #92]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002c36:	f043 0304 	orr.w	r3, r3, #4
 8002c3a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c3c:	4b15      	ldr	r3, [pc, #84]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	613b      	str	r3, [r7, #16]
 8002c46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c50:	4a10      	ldr	r2, [pc, #64]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002c52:	f043 0308 	orr.w	r3, r3, #8
 8002c56:	6313      	str	r3, [r2, #48]	; 0x30
 8002c58:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <HAL_TIM_Encoder_MspInit+0x164>)
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002c64:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002c68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c72:	2300      	movs	r3, #0
 8002c74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c76:	2302      	movs	r3, #2
 8002c78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4809      	ldr	r0, [pc, #36]	; (8002ca8 <HAL_TIM_Encoder_MspInit+0x178>)
 8002c82:	f000 fb91 	bl	80033a8 <HAL_GPIO_Init>
}
 8002c86:	bf00      	nop
 8002c88:	3738      	adds	r7, #56	; 0x38
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40010000 	.word	0x40010000
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40000400 	.word	0x40000400
 8002ca0:	40020000 	.word	0x40020000
 8002ca4:	40000800 	.word	0x40000800
 8002ca8:	40020c00 	.word	0x40020c00

08002cac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a15      	ldr	r2, [pc, #84]	; (8002d10 <HAL_TIM_Base_MspInit+0x64>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d10e      	bne.n	8002cdc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <HAL_TIM_Base_MspInit+0x68>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	4a13      	ldr	r2, [pc, #76]	; (8002d14 <HAL_TIM_Base_MspInit+0x68>)
 8002cc8:	f043 0308 	orr.w	r3, r3, #8
 8002ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cce:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <HAL_TIM_Base_MspInit+0x68>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002cda:	e012      	b.n	8002d02 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM9)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	; (8002d18 <HAL_TIM_Base_MspInit+0x6c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d10d      	bne.n	8002d02 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60bb      	str	r3, [r7, #8]
 8002cea:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <HAL_TIM_Base_MspInit+0x68>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cee:	4a09      	ldr	r2, [pc, #36]	; (8002d14 <HAL_TIM_Base_MspInit+0x68>)
 8002cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cf6:	4b07      	ldr	r3, [pc, #28]	; (8002d14 <HAL_TIM_Base_MspInit+0x68>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cfe:	60bb      	str	r3, [r7, #8]
 8002d00:	68bb      	ldr	r3, [r7, #8]
}
 8002d02:	bf00      	nop
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40000c00 	.word	0x40000c00
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40014000 	.word	0x40014000

08002d1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	; 0x28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d24:	f107 0314 	add.w	r3, r7, #20
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	605a      	str	r2, [r3, #4]
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	60da      	str	r2, [r3, #12]
 8002d32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a24      	ldr	r2, [pc, #144]	; (8002dcc <HAL_TIM_MspPostInit+0xb0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d11e      	bne.n	8002d7c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	4b23      	ldr	r3, [pc, #140]	; (8002dd0 <HAL_TIM_MspPostInit+0xb4>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a22      	ldr	r2, [pc, #136]	; (8002dd0 <HAL_TIM_MspPostInit+0xb4>)
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b20      	ldr	r3, [pc, #128]	; (8002dd0 <HAL_TIM_MspPostInit+0xb4>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	613b      	str	r3, [r7, #16]
 8002d58:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d5a:	230c      	movs	r3, #12
 8002d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d66:	2300      	movs	r3, #0
 8002d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6e:	f107 0314 	add.w	r3, r7, #20
 8002d72:	4619      	mov	r1, r3
 8002d74:	4817      	ldr	r0, [pc, #92]	; (8002dd4 <HAL_TIM_MspPostInit+0xb8>)
 8002d76:	f000 fb17 	bl	80033a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002d7a:	e022      	b.n	8002dc2 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM9)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <HAL_TIM_MspPostInit+0xbc>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d11d      	bne.n	8002dc2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	4b11      	ldr	r3, [pc, #68]	; (8002dd0 <HAL_TIM_MspPostInit+0xb4>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	4a10      	ldr	r2, [pc, #64]	; (8002dd0 <HAL_TIM_MspPostInit+0xb4>)
 8002d90:	f043 0310 	orr.w	r3, r3, #16
 8002d94:	6313      	str	r3, [r2, #48]	; 0x30
 8002d96:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <HAL_TIM_MspPostInit+0xb4>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002da2:	2320      	movs	r3, #32
 8002da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da6:	2302      	movs	r3, #2
 8002da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dae:	2300      	movs	r3, #0
 8002db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002db2:	2303      	movs	r3, #3
 8002db4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002db6:	f107 0314 	add.w	r3, r7, #20
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4807      	ldr	r0, [pc, #28]	; (8002ddc <HAL_TIM_MspPostInit+0xc0>)
 8002dbe:	f000 faf3 	bl	80033a8 <HAL_GPIO_Init>
}
 8002dc2:	bf00      	nop
 8002dc4:	3728      	adds	r7, #40	; 0x28
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40000c00 	.word	0x40000c00
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	40020000 	.word	0x40020000
 8002dd8:	40014000 	.word	0x40014000
 8002ddc:	40021000 	.word	0x40021000

08002de0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08c      	sub	sp, #48	; 0x30
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8002df0:	2300      	movs	r3, #0
 8002df2:	60bb      	str	r3, [r7, #8]
 8002df4:	4b2e      	ldr	r3, [pc, #184]	; (8002eb0 <HAL_InitTick+0xd0>)
 8002df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df8:	4a2d      	ldr	r2, [pc, #180]	; (8002eb0 <HAL_InitTick+0xd0>)
 8002dfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dfe:	6453      	str	r3, [r2, #68]	; 0x44
 8002e00:	4b2b      	ldr	r3, [pc, #172]	; (8002eb0 <HAL_InitTick+0xd0>)
 8002e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e0c:	f107 020c 	add.w	r2, r7, #12
 8002e10:	f107 0310 	add.w	r3, r7, #16
 8002e14:	4611      	mov	r1, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f001 f8c0 	bl	8003f9c <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002e1c:	f001 f8aa 	bl	8003f74 <HAL_RCC_GetPCLK2Freq>
 8002e20:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e24:	4a23      	ldr	r2, [pc, #140]	; (8002eb4 <HAL_InitTick+0xd4>)
 8002e26:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2a:	0c9b      	lsrs	r3, r3, #18
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8002e30:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e32:	4a22      	ldr	r2, [pc, #136]	; (8002ebc <HAL_InitTick+0xdc>)
 8002e34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8002e36:	4b20      	ldr	r3, [pc, #128]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e3c:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8002e3e:	4a1e      	ldr	r2, [pc, #120]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e42:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8002e44:	4b1c      	ldr	r3, [pc, #112]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e4a:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e50:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8002e56:	4818      	ldr	r0, [pc, #96]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e58:	f001 fbe8 	bl	800462c <HAL_TIM_Base_Init>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002e62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d11b      	bne.n	8002ea2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8002e6a:	4813      	ldr	r0, [pc, #76]	; (8002eb8 <HAL_InitTick+0xd8>)
 8002e6c:	f001 fc2e 	bl	80046cc <HAL_TIM_Base_Start_IT>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002e76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d111      	bne.n	8002ea2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e7e:	2019      	movs	r0, #25
 8002e80:	f000 fa84 	bl	800338c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b0f      	cmp	r3, #15
 8002e88:	d808      	bhi.n	8002e9c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	2019      	movs	r0, #25
 8002e90:	f000 fa60 	bl	8003354 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <HAL_InitTick+0xe0>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e002      	b.n	8002ea2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3730      	adds	r7, #48	; 0x30
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	431bde83 	.word	0x431bde83
 8002eb8:	20000528 	.word	0x20000528
 8002ebc:	40014400 	.word	0x40014400
 8002ec0:	20000024 	.word	0x20000024

08002ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ec8:	e7fe      	b.n	8002ec8 <NMI_Handler+0x4>

08002eca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ece:	e7fe      	b.n	8002ece <HardFault_Handler+0x4>

08002ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ed4:	e7fe      	b.n	8002ed4 <MemManage_Handler+0x4>

08002ed6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eda:	e7fe      	b.n	8002eda <BusFault_Handler+0x4>

08002edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ee0:	e7fe      	b.n	8002ee0 <UsageFault_Handler+0x4>

08002ee2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ef4:	4803      	ldr	r0, [pc, #12]	; (8002f04 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002ef6:	f001 feaf 	bl	8004c58 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002efa:	4803      	ldr	r0, [pc, #12]	; (8002f08 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002efc:	f001 feac 	bl	8004c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002f00:	bf00      	nop
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20000284 	.word	0x20000284
 8002f08:	20000528 	.word	0x20000528

08002f0c <ITM_SendChar>:
//ITM Register Address
#define ITM_STIMULUS_PORT0		*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN			*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	71fb      	strb	r3, [r7, #7]
	// Enable TRCENA
	DEMCR |= (1<<24);
 8002f16:	4b0f      	ldr	r3, [pc, #60]	; (8002f54 <ITM_SendChar+0x48>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a0e      	ldr	r2, [pc, #56]	; (8002f54 <ITM_SendChar+0x48>)
 8002f1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f20:	6013      	str	r3, [r2, #0]

	// Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <ITM_SendChar+0x4c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a0c      	ldr	r2, [pc, #48]	; (8002f58 <ITM_SendChar+0x4c>)
 8002f28:	f043 0301 	orr.w	r3, r3, #1
 8002f2c:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit[0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8002f2e:	bf00      	nop
 8002f30:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f8      	beq.n	8002f30 <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8002f3e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002f42:	79fb      	ldrb	r3, [r7, #7]
 8002f44:	6013      	str	r3, [r2, #0]
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	e000edfc 	.word	0xe000edfc
 8002f58:	e0000e00 	.word	0xe0000e00

08002f5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return 1;
 8002f60:	2301      	movs	r3, #1
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <_kill>:

int _kill(int pid, int sig)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f76:	f006 fa3f 	bl	80093f8 <__errno>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2216      	movs	r2, #22
 8002f7e:	601a      	str	r2, [r3, #0]
  return -1;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <_exit>:

void _exit (int status)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f94:	f04f 31ff 	mov.w	r1, #4294967295
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7ff ffe7 	bl	8002f6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f9e:	e7fe      	b.n	8002f9e <_exit+0x12>

08002fa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	e00a      	b.n	8002fc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fb2:	f3af 8000 	nop.w
 8002fb6:	4601      	mov	r1, r0
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	60ba      	str	r2, [r7, #8]
 8002fbe:	b2ca      	uxtb	r2, r1
 8002fc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	617b      	str	r3, [r7, #20]
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	dbf0      	blt.n	8002fb2 <_read+0x12>
  }

  return len;
 8002fd0:	687b      	ldr	r3, [r7, #4]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b086      	sub	sp, #24
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	60f8      	str	r0, [r7, #12]
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	e009      	b.n	8003000 <_write+0x26>
  {
//    __io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	60ba      	str	r2, [r7, #8]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff89 	bl	8002f0c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	429a      	cmp	r2, r3
 8003006:	dbf1      	blt.n	8002fec <_write+0x12>
  }
  return len;
 8003008:	687b      	ldr	r3, [r7, #4]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <_close>:

int _close(int file)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800301a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800301e:	4618      	mov	r0, r3
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800302a:	b480      	push	{r7}
 800302c:	b083      	sub	sp, #12
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
 8003032:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800303a:	605a      	str	r2, [r3, #4]
  return 0;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <_isatty>:

int _isatty(int file)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003052:	2301      	movs	r3, #1
}
 8003054:	4618      	mov	r0, r3
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3714      	adds	r7, #20
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003084:	4a14      	ldr	r2, [pc, #80]	; (80030d8 <_sbrk+0x5c>)
 8003086:	4b15      	ldr	r3, [pc, #84]	; (80030dc <_sbrk+0x60>)
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003090:	4b13      	ldr	r3, [pc, #76]	; (80030e0 <_sbrk+0x64>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d102      	bne.n	800309e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003098:	4b11      	ldr	r3, [pc, #68]	; (80030e0 <_sbrk+0x64>)
 800309a:	4a12      	ldr	r2, [pc, #72]	; (80030e4 <_sbrk+0x68>)
 800309c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800309e:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <_sbrk+0x64>)
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4413      	add	r3, r2
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d207      	bcs.n	80030bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030ac:	f006 f9a4 	bl	80093f8 <__errno>
 80030b0:	4603      	mov	r3, r0
 80030b2:	220c      	movs	r2, #12
 80030b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030b6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ba:	e009      	b.n	80030d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030bc:	4b08      	ldr	r3, [pc, #32]	; (80030e0 <_sbrk+0x64>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030c2:	4b07      	ldr	r3, [pc, #28]	; (80030e0 <_sbrk+0x64>)
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4413      	add	r3, r2
 80030ca:	4a05      	ldr	r2, [pc, #20]	; (80030e0 <_sbrk+0x64>)
 80030cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030ce:	68fb      	ldr	r3, [r7, #12]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	20020000 	.word	0x20020000
 80030dc:	00000400 	.word	0x00000400
 80030e0:	20000570 	.word	0x20000570
 80030e4:	20005018 	.word	0x20005018

080030e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030ec:	4b06      	ldr	r3, [pc, #24]	; (8003108 <SystemInit+0x20>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f2:	4a05      	ldr	r2, [pc, #20]	; (8003108 <SystemInit+0x20>)
 80030f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	e000ed00 	.word	0xe000ed00

0800310c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack     /* set stack pointer */
 800310c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003144 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003110:	f7ff ffea 	bl	80030e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003114:	480c      	ldr	r0, [pc, #48]	; (8003148 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003116:	490d      	ldr	r1, [pc, #52]	; (800314c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003118:	4a0d      	ldr	r2, [pc, #52]	; (8003150 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800311a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800311c:	e002      	b.n	8003124 <LoopCopyDataInit>

0800311e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800311e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003122:	3304      	adds	r3, #4

08003124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003128:	d3f9      	bcc.n	800311e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800312a:	4a0a      	ldr	r2, [pc, #40]	; (8003154 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800312c:	4c0a      	ldr	r4, [pc, #40]	; (8003158 <LoopFillZerobss+0x22>)
  movs r3, #0
 800312e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003130:	e001      	b.n	8003136 <LoopFillZerobss>

08003132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003134:	3204      	adds	r2, #4

08003136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003138:	d3fb      	bcc.n	8003132 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800313a:	f006 f963 	bl	8009404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800313e:	f7fe f8d3 	bl	80012e8 <main>
  bx  lr    
 8003142:	4770      	bx	lr
   ldr   sp, =_estack     /* set stack pointer */
 8003144:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003148:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800314c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003150:	0800e728 	.word	0x0800e728
  ldr r2, =_sbss
 8003154:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003158:	20005014 	.word	0x20005014

0800315c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800315c:	e7fe      	b.n	800315c <ADC_IRQHandler>
	...

08003160 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003164:	4b0e      	ldr	r3, [pc, #56]	; (80031a0 <HAL_Init+0x40>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a0d      	ldr	r2, [pc, #52]	; (80031a0 <HAL_Init+0x40>)
 800316a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800316e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003170:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <HAL_Init+0x40>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a0a      	ldr	r2, [pc, #40]	; (80031a0 <HAL_Init+0x40>)
 8003176:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800317a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800317c:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <HAL_Init+0x40>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a07      	ldr	r2, [pc, #28]	; (80031a0 <HAL_Init+0x40>)
 8003182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003186:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003188:	2003      	movs	r0, #3
 800318a:	f000 f8d8 	bl	800333e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800318e:	200f      	movs	r0, #15
 8003190:	f7ff fe26 	bl	8002de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003194:	f7ff fc38 	bl	8002a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40023c00 	.word	0x40023c00

080031a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <HAL_IncTick+0x20>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <HAL_IncTick+0x24>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4413      	add	r3, r2
 80031b4:	4a04      	ldr	r2, [pc, #16]	; (80031c8 <HAL_IncTick+0x24>)
 80031b6:	6013      	str	r3, [r2, #0]
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	20000028 	.word	0x20000028
 80031c8:	20000574 	.word	0x20000574

080031cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  return uwTick;
 80031d0:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <HAL_GetTick+0x14>)
 80031d2:	681b      	ldr	r3, [r3, #0]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20000574 	.word	0x20000574

080031e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031f4:	4b0c      	ldr	r3, [pc, #48]	; (8003228 <__NVIC_SetPriorityGrouping+0x44>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003200:	4013      	ands	r3, r2
 8003202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800320c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003216:	4a04      	ldr	r2, [pc, #16]	; (8003228 <__NVIC_SetPriorityGrouping+0x44>)
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	60d3      	str	r3, [r2, #12]
}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003230:	4b04      	ldr	r3, [pc, #16]	; (8003244 <__NVIC_GetPriorityGrouping+0x18>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	0a1b      	lsrs	r3, r3, #8
 8003236:	f003 0307 	and.w	r3, r3, #7
}
 800323a:	4618      	mov	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	e000ed00 	.word	0xe000ed00

08003248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	4603      	mov	r3, r0
 8003250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003256:	2b00      	cmp	r3, #0
 8003258:	db0b      	blt.n	8003272 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	f003 021f 	and.w	r2, r3, #31
 8003260:	4907      	ldr	r1, [pc, #28]	; (8003280 <__NVIC_EnableIRQ+0x38>)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	095b      	lsrs	r3, r3, #5
 8003268:	2001      	movs	r0, #1
 800326a:	fa00 f202 	lsl.w	r2, r0, r2
 800326e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	e000e100 	.word	0xe000e100

08003284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	6039      	str	r1, [r7, #0]
 800328e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003294:	2b00      	cmp	r3, #0
 8003296:	db0a      	blt.n	80032ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	b2da      	uxtb	r2, r3
 800329c:	490c      	ldr	r1, [pc, #48]	; (80032d0 <__NVIC_SetPriority+0x4c>)
 800329e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a2:	0112      	lsls	r2, r2, #4
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	440b      	add	r3, r1
 80032a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032ac:	e00a      	b.n	80032c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	4908      	ldr	r1, [pc, #32]	; (80032d4 <__NVIC_SetPriority+0x50>)
 80032b4:	79fb      	ldrb	r3, [r7, #7]
 80032b6:	f003 030f 	and.w	r3, r3, #15
 80032ba:	3b04      	subs	r3, #4
 80032bc:	0112      	lsls	r2, r2, #4
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	440b      	add	r3, r1
 80032c2:	761a      	strb	r2, [r3, #24]
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000e100 	.word	0xe000e100
 80032d4:	e000ed00 	.word	0xe000ed00

080032d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d8:	b480      	push	{r7}
 80032da:	b089      	sub	sp, #36	; 0x24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	f1c3 0307 	rsb	r3, r3, #7
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	bf28      	it	cs
 80032f6:	2304      	movcs	r3, #4
 80032f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	3304      	adds	r3, #4
 80032fe:	2b06      	cmp	r3, #6
 8003300:	d902      	bls.n	8003308 <NVIC_EncodePriority+0x30>
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	3b03      	subs	r3, #3
 8003306:	e000      	b.n	800330a <NVIC_EncodePriority+0x32>
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800330c:	f04f 32ff 	mov.w	r2, #4294967295
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	43da      	mvns	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	401a      	ands	r2, r3
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003320:	f04f 31ff 	mov.w	r1, #4294967295
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	fa01 f303 	lsl.w	r3, r1, r3
 800332a:	43d9      	mvns	r1, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003330:	4313      	orrs	r3, r2
         );
}
 8003332:	4618      	mov	r0, r3
 8003334:	3724      	adds	r7, #36	; 0x24
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr

0800333e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b082      	sub	sp, #8
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff ff4c 	bl	80031e4 <__NVIC_SetPriorityGrouping>
}
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003366:	f7ff ff61 	bl	800322c <__NVIC_GetPriorityGrouping>
 800336a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	68b9      	ldr	r1, [r7, #8]
 8003370:	6978      	ldr	r0, [r7, #20]
 8003372:	f7ff ffb1 	bl	80032d8 <NVIC_EncodePriority>
 8003376:	4602      	mov	r2, r0
 8003378:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800337c:	4611      	mov	r1, r2
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff ff80 	bl	8003284 <__NVIC_SetPriority>
}
 8003384:	bf00      	nop
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	4603      	mov	r3, r0
 8003394:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff ff54 	bl	8003248 <__NVIC_EnableIRQ>
}
 80033a0:	bf00      	nop
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b089      	sub	sp, #36	; 0x24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033be:	2300      	movs	r3, #0
 80033c0:	61fb      	str	r3, [r7, #28]
 80033c2:	e16b      	b.n	800369c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033c4:	2201      	movs	r2, #1
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	4013      	ands	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	429a      	cmp	r2, r3
 80033de:	f040 815a 	bne.w	8003696 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d005      	beq.n	80033fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d130      	bne.n	800345c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	2203      	movs	r2, #3
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	43db      	mvns	r3, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4013      	ands	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	fa02 f303 	lsl.w	r3, r2, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4313      	orrs	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003430:	2201      	movs	r2, #1
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	f003 0201 	and.w	r2, r3, #1
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4313      	orrs	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	2b03      	cmp	r3, #3
 8003466:	d017      	beq.n	8003498 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	2203      	movs	r2, #3
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	4313      	orrs	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d123      	bne.n	80034ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	08da      	lsrs	r2, r3, #3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3208      	adds	r2, #8
 80034ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	220f      	movs	r2, #15
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	691a      	ldr	r2, [r3, #16]
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	08da      	lsrs	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	3208      	adds	r2, #8
 80034e6:	69b9      	ldr	r1, [r7, #24]
 80034e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2203      	movs	r2, #3
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0203 	and.w	r2, r3, #3
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4313      	orrs	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 80b4 	beq.w	8003696 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	4b60      	ldr	r3, [pc, #384]	; (80036b4 <HAL_GPIO_Init+0x30c>)
 8003534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003536:	4a5f      	ldr	r2, [pc, #380]	; (80036b4 <HAL_GPIO_Init+0x30c>)
 8003538:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800353c:	6453      	str	r3, [r2, #68]	; 0x44
 800353e:	4b5d      	ldr	r3, [pc, #372]	; (80036b4 <HAL_GPIO_Init+0x30c>)
 8003540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003542:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800354a:	4a5b      	ldr	r2, [pc, #364]	; (80036b8 <HAL_GPIO_Init+0x310>)
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	089b      	lsrs	r3, r3, #2
 8003550:	3302      	adds	r3, #2
 8003552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	220f      	movs	r2, #15
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43db      	mvns	r3, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4013      	ands	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a52      	ldr	r2, [pc, #328]	; (80036bc <HAL_GPIO_Init+0x314>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d02b      	beq.n	80035ce <HAL_GPIO_Init+0x226>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a51      	ldr	r2, [pc, #324]	; (80036c0 <HAL_GPIO_Init+0x318>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d025      	beq.n	80035ca <HAL_GPIO_Init+0x222>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a50      	ldr	r2, [pc, #320]	; (80036c4 <HAL_GPIO_Init+0x31c>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d01f      	beq.n	80035c6 <HAL_GPIO_Init+0x21e>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a4f      	ldr	r2, [pc, #316]	; (80036c8 <HAL_GPIO_Init+0x320>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d019      	beq.n	80035c2 <HAL_GPIO_Init+0x21a>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a4e      	ldr	r2, [pc, #312]	; (80036cc <HAL_GPIO_Init+0x324>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <HAL_GPIO_Init+0x216>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a4d      	ldr	r2, [pc, #308]	; (80036d0 <HAL_GPIO_Init+0x328>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00d      	beq.n	80035ba <HAL_GPIO_Init+0x212>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a4c      	ldr	r2, [pc, #304]	; (80036d4 <HAL_GPIO_Init+0x32c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d007      	beq.n	80035b6 <HAL_GPIO_Init+0x20e>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a4b      	ldr	r2, [pc, #300]	; (80036d8 <HAL_GPIO_Init+0x330>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d101      	bne.n	80035b2 <HAL_GPIO_Init+0x20a>
 80035ae:	2307      	movs	r3, #7
 80035b0:	e00e      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035b2:	2308      	movs	r3, #8
 80035b4:	e00c      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035b6:	2306      	movs	r3, #6
 80035b8:	e00a      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035ba:	2305      	movs	r3, #5
 80035bc:	e008      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035be:	2304      	movs	r3, #4
 80035c0:	e006      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035c2:	2303      	movs	r3, #3
 80035c4:	e004      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e002      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035ce:	2300      	movs	r3, #0
 80035d0:	69fa      	ldr	r2, [r7, #28]
 80035d2:	f002 0203 	and.w	r2, r2, #3
 80035d6:	0092      	lsls	r2, r2, #2
 80035d8:	4093      	lsls	r3, r2
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035e0:	4935      	ldr	r1, [pc, #212]	; (80036b8 <HAL_GPIO_Init+0x310>)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	089b      	lsrs	r3, r3, #2
 80035e6:	3302      	adds	r3, #2
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ee:	4b3b      	ldr	r3, [pc, #236]	; (80036dc <HAL_GPIO_Init+0x334>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003612:	4a32      	ldr	r2, [pc, #200]	; (80036dc <HAL_GPIO_Init+0x334>)
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003618:	4b30      	ldr	r3, [pc, #192]	; (80036dc <HAL_GPIO_Init+0x334>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800363c:	4a27      	ldr	r2, [pc, #156]	; (80036dc <HAL_GPIO_Init+0x334>)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003642:	4b26      	ldr	r3, [pc, #152]	; (80036dc <HAL_GPIO_Init+0x334>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003666:	4a1d      	ldr	r2, [pc, #116]	; (80036dc <HAL_GPIO_Init+0x334>)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <HAL_GPIO_Init+0x334>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003690:	4a12      	ldr	r2, [pc, #72]	; (80036dc <HAL_GPIO_Init+0x334>)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3301      	adds	r3, #1
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	2b0f      	cmp	r3, #15
 80036a0:	f67f ae90 	bls.w	80033c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3724      	adds	r7, #36	; 0x24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40013800 	.word	0x40013800
 80036bc:	40020000 	.word	0x40020000
 80036c0:	40020400 	.word	0x40020400
 80036c4:	40020800 	.word	0x40020800
 80036c8:	40020c00 	.word	0x40020c00
 80036cc:	40021000 	.word	0x40021000
 80036d0:	40021400 	.word	0x40021400
 80036d4:	40021800 	.word	0x40021800
 80036d8:	40021c00 	.word	0x40021c00
 80036dc:	40013c00 	.word	0x40013c00

080036e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	807b      	strh	r3, [r7, #2]
 80036ec:	4613      	mov	r3, r2
 80036ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036f0:	787b      	ldrb	r3, [r7, #1]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036f6:	887a      	ldrh	r2, [r7, #2]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036fc:	e003      	b.n	8003706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036fe:	887b      	ldrh	r3, [r7, #2]
 8003700:	041a      	lsls	r2, r3, #16
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	619a      	str	r2, [r3, #24]
}
 8003706:	bf00      	nop
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
	...

08003714 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e267      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d075      	beq.n	800381e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003732:	4b88      	ldr	r3, [pc, #544]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
 800373a:	2b04      	cmp	r3, #4
 800373c:	d00c      	beq.n	8003758 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800373e:	4b85      	ldr	r3, [pc, #532]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003746:	2b08      	cmp	r3, #8
 8003748:	d112      	bne.n	8003770 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374a:	4b82      	ldr	r3, [pc, #520]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003752:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003756:	d10b      	bne.n	8003770 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003758:	4b7e      	ldr	r3, [pc, #504]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d05b      	beq.n	800381c <HAL_RCC_OscConfig+0x108>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d157      	bne.n	800381c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e242      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003778:	d106      	bne.n	8003788 <HAL_RCC_OscConfig+0x74>
 800377a:	4b76      	ldr	r3, [pc, #472]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a75      	ldr	r2, [pc, #468]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	e01d      	b.n	80037c4 <HAL_RCC_OscConfig+0xb0>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003790:	d10c      	bne.n	80037ac <HAL_RCC_OscConfig+0x98>
 8003792:	4b70      	ldr	r3, [pc, #448]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a6f      	ldr	r2, [pc, #444]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	4b6d      	ldr	r3, [pc, #436]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a6c      	ldr	r2, [pc, #432]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e00b      	b.n	80037c4 <HAL_RCC_OscConfig+0xb0>
 80037ac:	4b69      	ldr	r3, [pc, #420]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a68      	ldr	r2, [pc, #416]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4b66      	ldr	r3, [pc, #408]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a65      	ldr	r2, [pc, #404]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d013      	beq.n	80037f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037cc:	f7ff fcfe 	bl	80031cc <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037d4:	f7ff fcfa 	bl	80031cc <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b64      	cmp	r3, #100	; 0x64
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e207      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e6:	4b5b      	ldr	r3, [pc, #364]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0xc0>
 80037f2:	e014      	b.n	800381e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f4:	f7ff fcea 	bl	80031cc <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037fc:	f7ff fce6 	bl	80031cc <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b64      	cmp	r3, #100	; 0x64
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e1f3      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380e:	4b51      	ldr	r3, [pc, #324]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1f0      	bne.n	80037fc <HAL_RCC_OscConfig+0xe8>
 800381a:	e000      	b.n	800381e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800381c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d063      	beq.n	80038f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800382a:	4b4a      	ldr	r3, [pc, #296]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 030c 	and.w	r3, r3, #12
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003836:	4b47      	ldr	r3, [pc, #284]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800383e:	2b08      	cmp	r3, #8
 8003840:	d11c      	bne.n	800387c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003842:	4b44      	ldr	r3, [pc, #272]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d116      	bne.n	800387c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384e:	4b41      	ldr	r3, [pc, #260]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_RCC_OscConfig+0x152>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d001      	beq.n	8003866 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e1c7      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003866:	4b3b      	ldr	r3, [pc, #236]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	4937      	ldr	r1, [pc, #220]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003876:	4313      	orrs	r3, r2
 8003878:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800387a:	e03a      	b.n	80038f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003884:	4b34      	ldr	r3, [pc, #208]	; (8003958 <HAL_RCC_OscConfig+0x244>)
 8003886:	2201      	movs	r2, #1
 8003888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388a:	f7ff fc9f 	bl	80031cc <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003892:	f7ff fc9b 	bl	80031cc <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e1a8      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a4:	4b2b      	ldr	r3, [pc, #172]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b0:	4b28      	ldr	r3, [pc, #160]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	4925      	ldr	r1, [pc, #148]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]
 80038c4:	e015      	b.n	80038f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c6:	4b24      	ldr	r3, [pc, #144]	; (8003958 <HAL_RCC_OscConfig+0x244>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038cc:	f7ff fc7e 	bl	80031cc <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038d4:	f7ff fc7a 	bl	80031cc <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e187      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e6:	4b1b      	ldr	r3, [pc, #108]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d036      	beq.n	800396c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d016      	beq.n	8003934 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003906:	4b15      	ldr	r3, [pc, #84]	; (800395c <HAL_RCC_OscConfig+0x248>)
 8003908:	2201      	movs	r2, #1
 800390a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800390c:	f7ff fc5e 	bl	80031cc <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003914:	f7ff fc5a 	bl	80031cc <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e167      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003926:	4b0b      	ldr	r3, [pc, #44]	; (8003954 <HAL_RCC_OscConfig+0x240>)
 8003928:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f0      	beq.n	8003914 <HAL_RCC_OscConfig+0x200>
 8003932:	e01b      	b.n	800396c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003934:	4b09      	ldr	r3, [pc, #36]	; (800395c <HAL_RCC_OscConfig+0x248>)
 8003936:	2200      	movs	r2, #0
 8003938:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393a:	f7ff fc47 	bl	80031cc <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003940:	e00e      	b.n	8003960 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003942:	f7ff fc43 	bl	80031cc <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	2b02      	cmp	r3, #2
 800394e:	d907      	bls.n	8003960 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e150      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
 8003954:	40023800 	.word	0x40023800
 8003958:	42470000 	.word	0x42470000
 800395c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003960:	4b88      	ldr	r3, [pc, #544]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003962:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1ea      	bne.n	8003942 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 8097 	beq.w	8003aa8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800397a:	2300      	movs	r3, #0
 800397c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800397e:	4b81      	ldr	r3, [pc, #516]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10f      	bne.n	80039aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398a:	2300      	movs	r3, #0
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	4b7d      	ldr	r3, [pc, #500]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	4a7c      	ldr	r2, [pc, #496]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003998:	6413      	str	r3, [r2, #64]	; 0x40
 800399a:	4b7a      	ldr	r3, [pc, #488]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a2:	60bb      	str	r3, [r7, #8]
 80039a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a6:	2301      	movs	r3, #1
 80039a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039aa:	4b77      	ldr	r3, [pc, #476]	; (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d118      	bne.n	80039e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039b6:	4b74      	ldr	r3, [pc, #464]	; (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a73      	ldr	r2, [pc, #460]	; (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c2:	f7ff fc03 	bl	80031cc <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ca:	f7ff fbff 	bl	80031cc <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e10c      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039dc:	4b6a      	ldr	r3, [pc, #424]	; (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d106      	bne.n	80039fe <HAL_RCC_OscConfig+0x2ea>
 80039f0:	4b64      	ldr	r3, [pc, #400]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 80039f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039f4:	4a63      	ldr	r2, [pc, #396]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6713      	str	r3, [r2, #112]	; 0x70
 80039fc:	e01c      	b.n	8003a38 <HAL_RCC_OscConfig+0x324>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b05      	cmp	r3, #5
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0x30c>
 8003a06:	4b5f      	ldr	r3, [pc, #380]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0a:	4a5e      	ldr	r2, [pc, #376]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	f043 0304 	orr.w	r3, r3, #4
 8003a10:	6713      	str	r3, [r2, #112]	; 0x70
 8003a12:	4b5c      	ldr	r3, [pc, #368]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a16:	4a5b      	ldr	r2, [pc, #364]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a1e:	e00b      	b.n	8003a38 <HAL_RCC_OscConfig+0x324>
 8003a20:	4b58      	ldr	r3, [pc, #352]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a24:	4a57      	ldr	r2, [pc, #348]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a26:	f023 0301 	bic.w	r3, r3, #1
 8003a2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a2c:	4b55      	ldr	r3, [pc, #340]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a30:	4a54      	ldr	r2, [pc, #336]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a32:	f023 0304 	bic.w	r3, r3, #4
 8003a36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d015      	beq.n	8003a6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a40:	f7ff fbc4 	bl	80031cc <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a46:	e00a      	b.n	8003a5e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a48:	f7ff fbc0 	bl	80031cc <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e0cb      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a5e:	4b49      	ldr	r3, [pc, #292]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0ee      	beq.n	8003a48 <HAL_RCC_OscConfig+0x334>
 8003a6a:	e014      	b.n	8003a96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a6c:	f7ff fbae 	bl	80031cc <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a72:	e00a      	b.n	8003a8a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a74:	f7ff fbaa 	bl	80031cc <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e0b5      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a8a:	4b3e      	ldr	r3, [pc, #248]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1ee      	bne.n	8003a74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a96:	7dfb      	ldrb	r3, [r7, #23]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d105      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a9c:	4b39      	ldr	r3, [pc, #228]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	4a38      	ldr	r2, [pc, #224]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aa6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 80a1 	beq.w	8003bf4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ab2:	4b34      	ldr	r3, [pc, #208]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d05c      	beq.n	8003b78 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d141      	bne.n	8003b4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac6:	4b31      	ldr	r3, [pc, #196]	; (8003b8c <HAL_RCC_OscConfig+0x478>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003acc:	f7ff fb7e 	bl	80031cc <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7ff fb7a 	bl	80031cc <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e087      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ae6:	4b27      	ldr	r3, [pc, #156]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69da      	ldr	r2, [r3, #28]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	019b      	lsls	r3, r3, #6
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b08:	085b      	lsrs	r3, r3, #1
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	041b      	lsls	r3, r3, #16
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b14:	061b      	lsls	r3, r3, #24
 8003b16:	491b      	ldr	r1, [pc, #108]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	; (8003b8c <HAL_RCC_OscConfig+0x478>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b22:	f7ff fb53 	bl	80031cc <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b2a:	f7ff fb4f 	bl	80031cc <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e05c      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3c:	4b11      	ldr	r3, [pc, #68]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCC_OscConfig+0x416>
 8003b48:	e054      	b.n	8003bf4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4a:	4b10      	ldr	r3, [pc, #64]	; (8003b8c <HAL_RCC_OscConfig+0x478>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b50:	f7ff fb3c 	bl	80031cc <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b58:	f7ff fb38 	bl	80031cc <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e045      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6a:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f0      	bne.n	8003b58 <HAL_RCC_OscConfig+0x444>
 8003b76:	e03d      	b.n	8003bf4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d107      	bne.n	8003b90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e038      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b90:	4b1b      	ldr	r3, [pc, #108]	; (8003c00 <HAL_RCC_OscConfig+0x4ec>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d028      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d121      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d11a      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d111      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd6:	085b      	lsrs	r3, r3, #1
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3718      	adds	r7, #24
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40023800 	.word	0x40023800

08003c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0cc      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c18:	4b68      	ldr	r3, [pc, #416]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0307 	and.w	r3, r3, #7
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d90c      	bls.n	8003c40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c26:	4b65      	ldr	r3, [pc, #404]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b63      	ldr	r3, [pc, #396]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0b8      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d020      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c58:	4b59      	ldr	r3, [pc, #356]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a58      	ldr	r2, [pc, #352]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d005      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c70:	4b53      	ldr	r3, [pc, #332]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a52      	ldr	r2, [pc, #328]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c7c:	4b50      	ldr	r3, [pc, #320]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	494d      	ldr	r1, [pc, #308]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d044      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d107      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca2:	4b47      	ldr	r3, [pc, #284]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d119      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e07f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d003      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d107      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc2:	4b3f      	ldr	r3, [pc, #252]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e06f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd2:	4b3b      	ldr	r3, [pc, #236]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e067      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ce2:	4b37      	ldr	r3, [pc, #220]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f023 0203 	bic.w	r2, r3, #3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4934      	ldr	r1, [pc, #208]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cf4:	f7ff fa6a 	bl	80031cc <HAL_GetTick>
 8003cf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfa:	e00a      	b.n	8003d12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cfc:	f7ff fa66 	bl	80031cc <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e04f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d12:	4b2b      	ldr	r3, [pc, #172]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 020c 	and.w	r2, r3, #12
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d1eb      	bne.n	8003cfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d24:	4b25      	ldr	r3, [pc, #148]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d20c      	bcs.n	8003d4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d32:	4b22      	ldr	r3, [pc, #136]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b20      	ldr	r3, [pc, #128]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e032      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d58:	4b19      	ldr	r3, [pc, #100]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4916      	ldr	r1, [pc, #88]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d009      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d76:	4b12      	ldr	r3, [pc, #72]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	490e      	ldr	r1, [pc, #56]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d8a:	f000 f821 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	4b0b      	ldr	r3, [pc, #44]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	490a      	ldr	r1, [pc, #40]	; (8003dc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9c:	5ccb      	ldrb	r3, [r1, r3]
 8003d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003da2:	4a09      	ldr	r2, [pc, #36]	; (8003dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003da6:	4b09      	ldr	r3, [pc, #36]	; (8003dcc <HAL_RCC_ClockConfig+0x1c8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff f818 	bl	8002de0 <HAL_InitTick>

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023c00 	.word	0x40023c00
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	0800e0bc 	.word	0x0800e0bc
 8003dc8:	20000020 	.word	0x20000020
 8003dcc:	20000024 	.word	0x20000024

08003dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dd4:	b090      	sub	sp, #64	; 0x40
 8003dd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	637b      	str	r3, [r7, #52]	; 0x34
 8003ddc:	2300      	movs	r3, #0
 8003dde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003de0:	2300      	movs	r3, #0
 8003de2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003de8:	4b59      	ldr	r3, [pc, #356]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d00d      	beq.n	8003e10 <HAL_RCC_GetSysClockFreq+0x40>
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	f200 80a1 	bhi.w	8003f3c <HAL_RCC_GetSysClockFreq+0x16c>
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x34>
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d003      	beq.n	8003e0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e02:	e09b      	b.n	8003f3c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e04:	4b53      	ldr	r3, [pc, #332]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e06:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003e08:	e09b      	b.n	8003f42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e0a:	4b53      	ldr	r3, [pc, #332]	; (8003f58 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e0c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e0e:	e098      	b.n	8003f42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e10:	4b4f      	ldr	r3, [pc, #316]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e18:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e1a:	4b4d      	ldr	r3, [pc, #308]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d028      	beq.n	8003e78 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e26:	4b4a      	ldr	r3, [pc, #296]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	099b      	lsrs	r3, r3, #6
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	623b      	str	r3, [r7, #32]
 8003e30:	627a      	str	r2, [r7, #36]	; 0x24
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e38:	2100      	movs	r1, #0
 8003e3a:	4b47      	ldr	r3, [pc, #284]	; (8003f58 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e3c:	fb03 f201 	mul.w	r2, r3, r1
 8003e40:	2300      	movs	r3, #0
 8003e42:	fb00 f303 	mul.w	r3, r0, r3
 8003e46:	4413      	add	r3, r2
 8003e48:	4a43      	ldr	r2, [pc, #268]	; (8003f58 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e4a:	fba0 1202 	umull	r1, r2, r0, r2
 8003e4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e50:	460a      	mov	r2, r1
 8003e52:	62ba      	str	r2, [r7, #40]	; 0x28
 8003e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e56:	4413      	add	r3, r2
 8003e58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	61bb      	str	r3, [r7, #24]
 8003e60:	61fa      	str	r2, [r7, #28]
 8003e62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003e6a:	f7fc ff0d 	bl	8000c88 <__aeabi_uldivmod>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	460b      	mov	r3, r1
 8003e72:	4613      	mov	r3, r2
 8003e74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e76:	e053      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e78:	4b35      	ldr	r3, [pc, #212]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	099b      	lsrs	r3, r3, #6
 8003e7e:	2200      	movs	r2, #0
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	617a      	str	r2, [r7, #20]
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e8a:	f04f 0b00 	mov.w	fp, #0
 8003e8e:	4652      	mov	r2, sl
 8003e90:	465b      	mov	r3, fp
 8003e92:	f04f 0000 	mov.w	r0, #0
 8003e96:	f04f 0100 	mov.w	r1, #0
 8003e9a:	0159      	lsls	r1, r3, #5
 8003e9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ea0:	0150      	lsls	r0, r2, #5
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	ebb2 080a 	subs.w	r8, r2, sl
 8003eaa:	eb63 090b 	sbc.w	r9, r3, fp
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	f04f 0300 	mov.w	r3, #0
 8003eb6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003eba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003ebe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003ec2:	ebb2 0408 	subs.w	r4, r2, r8
 8003ec6:	eb63 0509 	sbc.w	r5, r3, r9
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	f04f 0300 	mov.w	r3, #0
 8003ed2:	00eb      	lsls	r3, r5, #3
 8003ed4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ed8:	00e2      	lsls	r2, r4, #3
 8003eda:	4614      	mov	r4, r2
 8003edc:	461d      	mov	r5, r3
 8003ede:	eb14 030a 	adds.w	r3, r4, sl
 8003ee2:	603b      	str	r3, [r7, #0]
 8003ee4:	eb45 030b 	adc.w	r3, r5, fp
 8003ee8:	607b      	str	r3, [r7, #4]
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	f04f 0300 	mov.w	r3, #0
 8003ef2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ef6:	4629      	mov	r1, r5
 8003ef8:	028b      	lsls	r3, r1, #10
 8003efa:	4621      	mov	r1, r4
 8003efc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f00:	4621      	mov	r1, r4
 8003f02:	028a      	lsls	r2, r1, #10
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	60bb      	str	r3, [r7, #8]
 8003f0e:	60fa      	str	r2, [r7, #12]
 8003f10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f14:	f7fc feb8 	bl	8000c88 <__aeabi_uldivmod>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f20:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003f30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f38:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003f3a:	e002      	b.n	8003f42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f3c:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f3e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003f40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3740      	adds	r7, #64	; 0x40
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f4e:	bf00      	nop
 8003f50:	40023800 	.word	0x40023800
 8003f54:	00f42400 	.word	0x00f42400
 8003f58:	017d7840 	.word	0x017d7840

08003f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f60:	4b03      	ldr	r3, [pc, #12]	; (8003f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f62:	681b      	ldr	r3, [r3, #0]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	20000020 	.word	0x20000020

08003f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f78:	f7ff fff0 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	0b5b      	lsrs	r3, r3, #13
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	4903      	ldr	r1, [pc, #12]	; (8003f98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f8a:	5ccb      	ldrb	r3, [r1, r3]
 8003f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	0800e0cc 	.word	0x0800e0cc

08003f9c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	220f      	movs	r2, #15
 8003faa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003fac:	4b12      	ldr	r3, [pc, #72]	; (8003ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 0203 	and.w	r2, r3, #3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003fb8:	4b0f      	ldr	r3, [pc, #60]	; (8003ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	; (8003ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003fd0:	4b09      	ldr	r3, [pc, #36]	; (8003ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	08db      	lsrs	r3, r3, #3
 8003fd6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003fde:	4b07      	ldr	r3, [pc, #28]	; (8003ffc <HAL_RCC_GetClockConfig+0x60>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0207 	and.w	r2, r3, #7
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	601a      	str	r2, [r3, #0]
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40023800 	.word	0x40023800
 8003ffc:	40023c00 	.word	0x40023c00

08004000 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e07b      	b.n	800410a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004016:	2b00      	cmp	r3, #0
 8004018:	d108      	bne.n	800402c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004022:	d009      	beq.n	8004038 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	61da      	str	r2, [r3, #28]
 800402a:	e005      	b.n	8004038 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d106      	bne.n	8004058 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fe fd04 	bl	8002a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800406e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004080:	431a      	orrs	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	431a      	orrs	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	ea42 0103 	orr.w	r1, r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	0c1b      	lsrs	r3, r3, #16
 80040d6:	f003 0104 	and.w	r1, r3, #4
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040de:	f003 0210 	and.w	r2, r3, #16
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	430a      	orrs	r2, r1
 80040e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	69da      	ldr	r2, [r3, #28]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b08c      	sub	sp, #48	; 0x30
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004120:	2301      	movs	r3, #1
 8004122:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004124:	2300      	movs	r3, #0
 8004126:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004130:	2b01      	cmp	r3, #1
 8004132:	d101      	bne.n	8004138 <HAL_SPI_TransmitReceive+0x26>
 8004134:	2302      	movs	r3, #2
 8004136:	e198      	b.n	800446a <HAL_SPI_TransmitReceive+0x358>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004140:	f7ff f844 	bl	80031cc <HAL_GetTick>
 8004144:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800414c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004156:	887b      	ldrh	r3, [r7, #2]
 8004158:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800415a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800415e:	2b01      	cmp	r3, #1
 8004160:	d00f      	beq.n	8004182 <HAL_SPI_TransmitReceive+0x70>
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004168:	d107      	bne.n	800417a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d103      	bne.n	800417a <HAL_SPI_TransmitReceive+0x68>
 8004172:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004176:	2b04      	cmp	r3, #4
 8004178:	d003      	beq.n	8004182 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800417a:	2302      	movs	r3, #2
 800417c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004180:	e16d      	b.n	800445e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_SPI_TransmitReceive+0x82>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d002      	beq.n	8004194 <HAL_SPI_TransmitReceive+0x82>
 800418e:	887b      	ldrh	r3, [r7, #2]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d103      	bne.n	800419c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800419a:	e160      	b.n	800445e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b04      	cmp	r3, #4
 80041a6:	d003      	beq.n	80041b0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2205      	movs	r2, #5
 80041ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	887a      	ldrh	r2, [r7, #2]
 80041c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	887a      	ldrh	r2, [r7, #2]
 80041c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	887a      	ldrh	r2, [r7, #2]
 80041d2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	887a      	ldrh	r2, [r7, #2]
 80041d8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f0:	2b40      	cmp	r3, #64	; 0x40
 80041f2:	d007      	beq.n	8004204 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004202:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800420c:	d17c      	bne.n	8004308 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_SPI_TransmitReceive+0x10a>
 8004216:	8b7b      	ldrh	r3, [r7, #26]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d16a      	bne.n	80042f2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004220:	881a      	ldrh	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422c:	1c9a      	adds	r2, r3, #2
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004236:	b29b      	uxth	r3, r3
 8004238:	3b01      	subs	r3, #1
 800423a:	b29a      	uxth	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004240:	e057      	b.n	80042f2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b02      	cmp	r3, #2
 800424e:	d11b      	bne.n	8004288 <HAL_SPI_TransmitReceive+0x176>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004254:	b29b      	uxth	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d016      	beq.n	8004288 <HAL_SPI_TransmitReceive+0x176>
 800425a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425c:	2b01      	cmp	r3, #1
 800425e:	d113      	bne.n	8004288 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004264:	881a      	ldrh	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004270:	1c9a      	adds	r2, r3, #2
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004284:	2300      	movs	r3, #0
 8004286:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b01      	cmp	r3, #1
 8004294:	d119      	bne.n	80042ca <HAL_SPI_TransmitReceive+0x1b8>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d014      	beq.n	80042ca <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68da      	ldr	r2, [r3, #12]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042aa:	b292      	uxth	r2, r2
 80042ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b2:	1c9a      	adds	r2, r3, #2
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042bc:	b29b      	uxth	r3, r3
 80042be:	3b01      	subs	r3, #1
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042c6:	2301      	movs	r3, #1
 80042c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80042ca:	f7fe ff7f 	bl	80031cc <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d80b      	bhi.n	80042f2 <HAL_SPI_TransmitReceive+0x1e0>
 80042da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e0:	d007      	beq.n	80042f2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80042f0:	e0b5      	b.n	800445e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1a2      	bne.n	8004242 <HAL_SPI_TransmitReceive+0x130>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004300:	b29b      	uxth	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d19d      	bne.n	8004242 <HAL_SPI_TransmitReceive+0x130>
 8004306:	e080      	b.n	800440a <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <HAL_SPI_TransmitReceive+0x204>
 8004310:	8b7b      	ldrh	r3, [r7, #26]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d16f      	bne.n	80043f6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	330c      	adds	r3, #12
 8004320:	7812      	ldrb	r2, [r2, #0]
 8004322:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004328:	1c5a      	adds	r2, r3, #1
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004332:	b29b      	uxth	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800433c:	e05b      	b.n	80043f6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b02      	cmp	r3, #2
 800434a:	d11c      	bne.n	8004386 <HAL_SPI_TransmitReceive+0x274>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004350:	b29b      	uxth	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d017      	beq.n	8004386 <HAL_SPI_TransmitReceive+0x274>
 8004356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004358:	2b01      	cmp	r3, #1
 800435a:	d114      	bne.n	8004386 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	330c      	adds	r3, #12
 8004366:	7812      	ldrb	r2, [r2, #0]
 8004368:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436e:	1c5a      	adds	r2, r3, #1
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004378:	b29b      	uxth	r3, r3
 800437a:	3b01      	subs	r3, #1
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004382:	2300      	movs	r3, #0
 8004384:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b01      	cmp	r3, #1
 8004392:	d119      	bne.n	80043c8 <HAL_SPI_TransmitReceive+0x2b6>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004398:	b29b      	uxth	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d014      	beq.n	80043c8 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043c4:	2301      	movs	r3, #1
 80043c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80043c8:	f7fe ff00 	bl	80031cc <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d803      	bhi.n	80043e0 <HAL_SPI_TransmitReceive+0x2ce>
 80043d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043de:	d102      	bne.n	80043e6 <HAL_SPI_TransmitReceive+0x2d4>
 80043e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d107      	bne.n	80043f6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80043f4:	e033      	b.n	800445e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d19e      	bne.n	800433e <HAL_SPI_TransmitReceive+0x22c>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004404:	b29b      	uxth	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d199      	bne.n	800433e <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800440a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f8b8 	bl	8004584 <SPI_EndRxTxTransaction>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d006      	beq.n	8004428 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2220      	movs	r2, #32
 8004424:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004426:	e01a      	b.n	800445e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10a      	bne.n	8004446 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004430:	2300      	movs	r3, #0
 8004432:	617b      	str	r3, [r7, #20]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	617b      	str	r3, [r7, #20]
 8004444:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004454:	e003      	b.n	800445e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004466:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800446a:	4618      	mov	r0, r3
 800446c:	3730      	adds	r7, #48	; 0x30
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b088      	sub	sp, #32
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	603b      	str	r3, [r7, #0]
 8004480:	4613      	mov	r3, r2
 8004482:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004484:	f7fe fea2 	bl	80031cc <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	4413      	add	r3, r2
 8004492:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004494:	f7fe fe9a 	bl	80031cc <HAL_GetTick>
 8004498:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800449a:	4b39      	ldr	r3, [pc, #228]	; (8004580 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	015b      	lsls	r3, r3, #5
 80044a0:	0d1b      	lsrs	r3, r3, #20
 80044a2:	69fa      	ldr	r2, [r7, #28]
 80044a4:	fb02 f303 	mul.w	r3, r2, r3
 80044a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044aa:	e054      	b.n	8004556 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b2:	d050      	beq.n	8004556 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044b4:	f7fe fe8a 	bl	80031cc <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	69fa      	ldr	r2, [r7, #28]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d902      	bls.n	80044ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d13d      	bne.n	8004546 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044e2:	d111      	bne.n	8004508 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044ec:	d004      	beq.n	80044f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044f6:	d107      	bne.n	8004508 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004506:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800450c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004510:	d10f      	bne.n	8004532 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004530:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e017      	b.n	8004576 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	3b01      	subs	r3, #1
 8004554:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689a      	ldr	r2, [r3, #8]
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	4013      	ands	r3, r2
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	429a      	cmp	r2, r3
 8004564:	bf0c      	ite	eq
 8004566:	2301      	moveq	r3, #1
 8004568:	2300      	movne	r3, #0
 800456a:	b2db      	uxtb	r3, r3
 800456c:	461a      	mov	r2, r3
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	429a      	cmp	r2, r3
 8004572:	d19b      	bne.n	80044ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3720      	adds	r7, #32
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	20000020 	.word	0x20000020

08004584 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b088      	sub	sp, #32
 8004588:	af02      	add	r7, sp, #8
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	9300      	str	r3, [sp, #0]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2201      	movs	r2, #1
 8004598:	2102      	movs	r1, #2
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f7ff ff6a 	bl	8004474 <SPI_WaitFlagStateUntilTimeout>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d007      	beq.n	80045b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045aa:	f043 0220 	orr.w	r2, r3, #32
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e032      	b.n	800461c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80045b6:	4b1b      	ldr	r3, [pc, #108]	; (8004624 <SPI_EndRxTxTransaction+0xa0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a1b      	ldr	r2, [pc, #108]	; (8004628 <SPI_EndRxTxTransaction+0xa4>)
 80045bc:	fba2 2303 	umull	r2, r3, r2, r3
 80045c0:	0d5b      	lsrs	r3, r3, #21
 80045c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80045c6:	fb02 f303 	mul.w	r3, r2, r3
 80045ca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045d4:	d112      	bne.n	80045fc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2200      	movs	r2, #0
 80045de:	2180      	movs	r1, #128	; 0x80
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f7ff ff47 	bl	8004474 <SPI_WaitFlagStateUntilTimeout>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d016      	beq.n	800461a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f0:	f043 0220 	orr.w	r2, r3, #32
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e00f      	b.n	800461c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00a      	beq.n	8004618 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	3b01      	subs	r3, #1
 8004606:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004612:	2b80      	cmp	r3, #128	; 0x80
 8004614:	d0f2      	beq.n	80045fc <SPI_EndRxTxTransaction+0x78>
 8004616:	e000      	b.n	800461a <SPI_EndRxTxTransaction+0x96>
        break;
 8004618:	bf00      	nop
  }

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000020 	.word	0x20000020
 8004628:	165e9f81 	.word	0x165e9f81

0800462c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e041      	b.n	80046c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d106      	bne.n	8004658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fe fb2a 	bl	8002cac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3304      	adds	r3, #4
 8004668:	4619      	mov	r1, r3
 800466a:	4610      	mov	r0, r2
 800466c:	f000 fd96 	bl	800519c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d001      	beq.n	80046e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e04e      	b.n	8004782 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2202      	movs	r2, #2
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68da      	ldr	r2, [r3, #12]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0201 	orr.w	r2, r2, #1
 80046fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a23      	ldr	r2, [pc, #140]	; (8004790 <HAL_TIM_Base_Start_IT+0xc4>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d022      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470e:	d01d      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1f      	ldr	r2, [pc, #124]	; (8004794 <HAL_TIM_Base_Start_IT+0xc8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d018      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a1e      	ldr	r2, [pc, #120]	; (8004798 <HAL_TIM_Base_Start_IT+0xcc>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d013      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a1c      	ldr	r2, [pc, #112]	; (800479c <HAL_TIM_Base_Start_IT+0xd0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d00e      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1b      	ldr	r2, [pc, #108]	; (80047a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d009      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a19      	ldr	r2, [pc, #100]	; (80047a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d004      	beq.n	800474c <HAL_TIM_Base_Start_IT+0x80>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a18      	ldr	r2, [pc, #96]	; (80047a8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d111      	bne.n	8004770 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 0307 	and.w	r3, r3, #7
 8004756:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2b06      	cmp	r3, #6
 800475c:	d010      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f042 0201 	orr.w	r2, r2, #1
 800476c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476e:	e007      	b.n	8004780 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0201 	orr.w	r2, r2, #1
 800477e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40010000 	.word	0x40010000
 8004794:	40000400 	.word	0x40000400
 8004798:	40000800 	.word	0x40000800
 800479c:	40000c00 	.word	0x40000c00
 80047a0:	40010400 	.word	0x40010400
 80047a4:	40014000 	.word	0x40014000
 80047a8:	40001800 	.word	0x40001800

080047ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e041      	b.n	8004842 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d106      	bne.n	80047d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f839 	bl	800484a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	3304      	adds	r3, #4
 80047e8:	4619      	mov	r1, r3
 80047ea:	4610      	mov	r0, r2
 80047ec:	f000 fcd6 	bl	800519c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800484a:	b480      	push	{r7}
 800484c:	b083      	sub	sp, #12
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
	...

08004860 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <HAL_TIM_PWM_Start+0x24>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	bf14      	ite	ne
 800487c:	2301      	movne	r3, #1
 800487e:	2300      	moveq	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	e022      	b.n	80048ca <HAL_TIM_PWM_Start+0x6a>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	2b04      	cmp	r3, #4
 8004888:	d109      	bne.n	800489e <HAL_TIM_PWM_Start+0x3e>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b01      	cmp	r3, #1
 8004894:	bf14      	ite	ne
 8004896:	2301      	movne	r3, #1
 8004898:	2300      	moveq	r3, #0
 800489a:	b2db      	uxtb	r3, r3
 800489c:	e015      	b.n	80048ca <HAL_TIM_PWM_Start+0x6a>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b08      	cmp	r3, #8
 80048a2:	d109      	bne.n	80048b8 <HAL_TIM_PWM_Start+0x58>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	bf14      	ite	ne
 80048b0:	2301      	movne	r3, #1
 80048b2:	2300      	moveq	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	e008      	b.n	80048ca <HAL_TIM_PWM_Start+0x6a>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	bf14      	ite	ne
 80048c4:	2301      	movne	r3, #1
 80048c6:	2300      	moveq	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e07c      	b.n	80049cc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d104      	bne.n	80048e2 <HAL_TIM_PWM_Start+0x82>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2202      	movs	r2, #2
 80048dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048e0:	e013      	b.n	800490a <HAL_TIM_PWM_Start+0xaa>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d104      	bne.n	80048f2 <HAL_TIM_PWM_Start+0x92>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f0:	e00b      	b.n	800490a <HAL_TIM_PWM_Start+0xaa>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d104      	bne.n	8004902 <HAL_TIM_PWM_Start+0xa2>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004900:	e003      	b.n	800490a <HAL_TIM_PWM_Start+0xaa>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2202      	movs	r2, #2
 8004906:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2201      	movs	r2, #1
 8004910:	6839      	ldr	r1, [r7, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f000 ff38 	bl	8005788 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a2d      	ldr	r2, [pc, #180]	; (80049d4 <HAL_TIM_PWM_Start+0x174>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d004      	beq.n	800492c <HAL_TIM_PWM_Start+0xcc>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a2c      	ldr	r2, [pc, #176]	; (80049d8 <HAL_TIM_PWM_Start+0x178>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d101      	bne.n	8004930 <HAL_TIM_PWM_Start+0xd0>
 800492c:	2301      	movs	r3, #1
 800492e:	e000      	b.n	8004932 <HAL_TIM_PWM_Start+0xd2>
 8004930:	2300      	movs	r3, #0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d007      	beq.n	8004946 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004944:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a22      	ldr	r2, [pc, #136]	; (80049d4 <HAL_TIM_PWM_Start+0x174>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d022      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004958:	d01d      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a1f      	ldr	r2, [pc, #124]	; (80049dc <HAL_TIM_PWM_Start+0x17c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d018      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a1d      	ldr	r2, [pc, #116]	; (80049e0 <HAL_TIM_PWM_Start+0x180>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d013      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a1c      	ldr	r2, [pc, #112]	; (80049e4 <HAL_TIM_PWM_Start+0x184>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00e      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a16      	ldr	r2, [pc, #88]	; (80049d8 <HAL_TIM_PWM_Start+0x178>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d009      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a18      	ldr	r2, [pc, #96]	; (80049e8 <HAL_TIM_PWM_Start+0x188>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d004      	beq.n	8004996 <HAL_TIM_PWM_Start+0x136>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a16      	ldr	r2, [pc, #88]	; (80049ec <HAL_TIM_PWM_Start+0x18c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d111      	bne.n	80049ba <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b06      	cmp	r3, #6
 80049a6:	d010      	beq.n	80049ca <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0201 	orr.w	r2, r2, #1
 80049b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b8:	e007      	b.n	80049ca <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 0201 	orr.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40010000 	.word	0x40010000
 80049d8:	40010400 	.word	0x40010400
 80049dc:	40000400 	.word	0x40000400
 80049e0:	40000800 	.word	0x40000800
 80049e4:	40000c00 	.word	0x40000c00
 80049e8:	40014000 	.word	0x40014000
 80049ec:	40001800 	.word	0x40001800

080049f0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e097      	b.n	8004b34 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d106      	bne.n	8004a1e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7fe f889 	bl	8002b30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2202      	movs	r2, #2
 8004a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a34:	f023 0307 	bic.w	r3, r3, #7
 8004a38:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	3304      	adds	r3, #4
 8004a42:	4619      	mov	r1, r3
 8004a44:	4610      	mov	r0, r2
 8004a46:	f000 fba9 	bl	800519c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a72:	f023 0303 	bic.w	r3, r3, #3
 8004a76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	021b      	lsls	r3, r3, #8
 8004a82:	4313      	orrs	r3, r2
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a90:	f023 030c 	bic.w	r3, r3, #12
 8004a94:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	021b      	lsls	r3, r3, #8
 8004aac:	4313      	orrs	r3, r2
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	011a      	lsls	r2, r3, #4
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	031b      	lsls	r3, r3, #12
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004ace:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004ad6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	011b      	lsls	r3, r3, #4
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3718      	adds	r7, #24
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b4c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b54:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b5c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004b64:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d110      	bne.n	8004b8e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d102      	bne.n	8004b78 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b72:	7b7b      	ldrb	r3, [r7, #13]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d001      	beq.n	8004b7c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e069      	b.n	8004c50 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2202      	movs	r2, #2
 8004b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b8c:	e031      	b.n	8004bf2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b04      	cmp	r3, #4
 8004b92:	d110      	bne.n	8004bb6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b94:	7bbb      	ldrb	r3, [r7, #14]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d102      	bne.n	8004ba0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b9a:	7b3b      	ldrb	r3, [r7, #12]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d001      	beq.n	8004ba4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e055      	b.n	8004c50 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bb4:	e01d      	b.n	8004bf2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bb6:	7bfb      	ldrb	r3, [r7, #15]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d108      	bne.n	8004bce <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bbc:	7bbb      	ldrb	r3, [r7, #14]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d105      	bne.n	8004bce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bc2:	7b7b      	ldrb	r3, [r7, #13]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d102      	bne.n	8004bce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004bc8:	7b3b      	ldrb	r3, [r7, #12]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d001      	beq.n	8004bd2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e03e      	b.n	8004c50 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2202      	movs	r2, #2
 8004bde:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2202      	movs	r2, #2
 8004bee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d003      	beq.n	8004c00 <HAL_TIM_Encoder_Start+0xc4>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	2b04      	cmp	r3, #4
 8004bfc:	d008      	beq.n	8004c10 <HAL_TIM_Encoder_Start+0xd4>
 8004bfe:	e00f      	b.n	8004c20 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2201      	movs	r2, #1
 8004c06:	2100      	movs	r1, #0
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 fdbd 	bl	8005788 <TIM_CCxChannelCmd>
      break;
 8004c0e:	e016      	b.n	8004c3e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2201      	movs	r2, #1
 8004c16:	2104      	movs	r1, #4
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f000 fdb5 	bl	8005788 <TIM_CCxChannelCmd>
      break;
 8004c1e:	e00e      	b.n	8004c3e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2201      	movs	r2, #1
 8004c26:	2100      	movs	r1, #0
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 fdad 	bl	8005788 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2201      	movs	r2, #1
 8004c34:	2104      	movs	r1, #4
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 fda6 	bl	8005788 <TIM_CCxChannelCmd>
      break;
 8004c3c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0201 	orr.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d020      	beq.n	8004cbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d01b      	beq.n	8004cbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0202 	mvn.w	r2, #2
 8004c8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 fa5b 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8004ca8:	e005      	b.n	8004cb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 fa4d 	bl	800514a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 fa5e 	bl	8005172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d020      	beq.n	8004d08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f003 0304 	and.w	r3, r3, #4
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d01b      	beq.n	8004d08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f06f 0204 	mvn.w	r2, #4
 8004cd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2202      	movs	r2, #2
 8004cde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fa35 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8004cf4:	e005      	b.n	8004d02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fa27 	bl	800514a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 fa38 	bl	8005172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d020      	beq.n	8004d54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f003 0308 	and.w	r3, r3, #8
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d01b      	beq.n	8004d54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f06f 0208 	mvn.w	r2, #8
 8004d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2204      	movs	r2, #4
 8004d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	69db      	ldr	r3, [r3, #28]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 fa0f 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8004d40:	e005      	b.n	8004d4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 fa01 	bl	800514a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 fa12 	bl	8005172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d020      	beq.n	8004da0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f003 0310 	and.w	r3, r3, #16
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d01b      	beq.n	8004da0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f06f 0210 	mvn.w	r2, #16
 8004d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2208      	movs	r2, #8
 8004d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f9e9 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8004d8c:	e005      	b.n	8004d9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f9db 	bl	800514a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 f9ec 	bl	8005172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00c      	beq.n	8004dc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d007      	beq.n	8004dc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f06f 0201 	mvn.w	r2, #1
 8004dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7fc ffc6 	bl	8001d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00c      	beq.n	8004de8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d007      	beq.n	8004de8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fd7c 	bl	80058e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00c      	beq.n	8004e0c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d007      	beq.n	8004e0c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f9bd 	bl	8005186 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f003 0320 	and.w	r3, r3, #32
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00c      	beq.n	8004e30 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f003 0320 	and.w	r3, r3, #32
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d007      	beq.n	8004e30 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f06f 0220 	mvn.w	r2, #32
 8004e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fd4e 	bl	80058cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e30:	bf00      	nop
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e44:	2300      	movs	r3, #0
 8004e46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e52:	2302      	movs	r3, #2
 8004e54:	e0ae      	b.n	8004fb4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b0c      	cmp	r3, #12
 8004e62:	f200 809f 	bhi.w	8004fa4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e66:	a201      	add	r2, pc, #4	; (adr r2, 8004e6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e6c:	08004ea1 	.word	0x08004ea1
 8004e70:	08004fa5 	.word	0x08004fa5
 8004e74:	08004fa5 	.word	0x08004fa5
 8004e78:	08004fa5 	.word	0x08004fa5
 8004e7c:	08004ee1 	.word	0x08004ee1
 8004e80:	08004fa5 	.word	0x08004fa5
 8004e84:	08004fa5 	.word	0x08004fa5
 8004e88:	08004fa5 	.word	0x08004fa5
 8004e8c:	08004f23 	.word	0x08004f23
 8004e90:	08004fa5 	.word	0x08004fa5
 8004e94:	08004fa5 	.word	0x08004fa5
 8004e98:	08004fa5 	.word	0x08004fa5
 8004e9c:	08004f63 	.word	0x08004f63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68b9      	ldr	r1, [r7, #8]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f000 fa24 	bl	80052f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699a      	ldr	r2, [r3, #24]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f042 0208 	orr.w	r2, r2, #8
 8004eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	699a      	ldr	r2, [r3, #24]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f022 0204 	bic.w	r2, r2, #4
 8004eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6999      	ldr	r1, [r3, #24]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	691a      	ldr	r2, [r3, #16]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	619a      	str	r2, [r3, #24]
      break;
 8004ede:	e064      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fa74 	bl	80053d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	699a      	ldr	r2, [r3, #24]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699a      	ldr	r2, [r3, #24]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6999      	ldr	r1, [r3, #24]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	021a      	lsls	r2, r3, #8
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	619a      	str	r2, [r3, #24]
      break;
 8004f20:	e043      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68b9      	ldr	r1, [r7, #8]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f000 fac9 	bl	80054c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	69da      	ldr	r2, [r3, #28]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f042 0208 	orr.w	r2, r2, #8
 8004f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69da      	ldr	r2, [r3, #28]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0204 	bic.w	r2, r2, #4
 8004f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69d9      	ldr	r1, [r3, #28]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	61da      	str	r2, [r3, #28]
      break;
 8004f60:	e023      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68b9      	ldr	r1, [r7, #8]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f000 fb1d 	bl	80055a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	69da      	ldr	r2, [r3, #28]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	69da      	ldr	r2, [r3, #28]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69d9      	ldr	r1, [r3, #28]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	021a      	lsls	r2, r3, #8
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	61da      	str	r2, [r3, #28]
      break;
 8004fa2:	e002      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	75fb      	strb	r3, [r7, #23]
      break;
 8004fa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3718      	adds	r7, #24
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d101      	bne.n	8004fd8 <HAL_TIM_ConfigClockSource+0x1c>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	e0b4      	b.n	8005142 <HAL_TIM_ConfigClockSource+0x186>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ffe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005010:	d03e      	beq.n	8005090 <HAL_TIM_ConfigClockSource+0xd4>
 8005012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005016:	f200 8087 	bhi.w	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 800501a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800501e:	f000 8086 	beq.w	800512e <HAL_TIM_ConfigClockSource+0x172>
 8005022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005026:	d87f      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005028:	2b70      	cmp	r3, #112	; 0x70
 800502a:	d01a      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0xa6>
 800502c:	2b70      	cmp	r3, #112	; 0x70
 800502e:	d87b      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005030:	2b60      	cmp	r3, #96	; 0x60
 8005032:	d050      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0x11a>
 8005034:	2b60      	cmp	r3, #96	; 0x60
 8005036:	d877      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005038:	2b50      	cmp	r3, #80	; 0x50
 800503a:	d03c      	beq.n	80050b6 <HAL_TIM_ConfigClockSource+0xfa>
 800503c:	2b50      	cmp	r3, #80	; 0x50
 800503e:	d873      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005040:	2b40      	cmp	r3, #64	; 0x40
 8005042:	d058      	beq.n	80050f6 <HAL_TIM_ConfigClockSource+0x13a>
 8005044:	2b40      	cmp	r3, #64	; 0x40
 8005046:	d86f      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005048:	2b30      	cmp	r3, #48	; 0x30
 800504a:	d064      	beq.n	8005116 <HAL_TIM_ConfigClockSource+0x15a>
 800504c:	2b30      	cmp	r3, #48	; 0x30
 800504e:	d86b      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005050:	2b20      	cmp	r3, #32
 8005052:	d060      	beq.n	8005116 <HAL_TIM_ConfigClockSource+0x15a>
 8005054:	2b20      	cmp	r3, #32
 8005056:	d867      	bhi.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 8005058:	2b00      	cmp	r3, #0
 800505a:	d05c      	beq.n	8005116 <HAL_TIM_ConfigClockSource+0x15a>
 800505c:	2b10      	cmp	r3, #16
 800505e:	d05a      	beq.n	8005116 <HAL_TIM_ConfigClockSource+0x15a>
 8005060:	e062      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005072:	f000 fb69 	bl	8005748 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005084:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	609a      	str	r2, [r3, #8]
      break;
 800508e:	e04f      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050a0:	f000 fb52 	bl	8005748 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689a      	ldr	r2, [r3, #8]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050b2:	609a      	str	r2, [r3, #8]
      break;
 80050b4:	e03c      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050c2:	461a      	mov	r2, r3
 80050c4:	f000 fac6 	bl	8005654 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2150      	movs	r1, #80	; 0x50
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 fb1f 	bl	8005712 <TIM_ITRx_SetConfig>
      break;
 80050d4:	e02c      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050e2:	461a      	mov	r2, r3
 80050e4:	f000 fae5 	bl	80056b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2160      	movs	r1, #96	; 0x60
 80050ee:	4618      	mov	r0, r3
 80050f0:	f000 fb0f 	bl	8005712 <TIM_ITRx_SetConfig>
      break;
 80050f4:	e01c      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005102:	461a      	mov	r2, r3
 8005104:	f000 faa6 	bl	8005654 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2140      	movs	r1, #64	; 0x40
 800510e:	4618      	mov	r0, r3
 8005110:	f000 faff 	bl	8005712 <TIM_ITRx_SetConfig>
      break;
 8005114:	e00c      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4619      	mov	r1, r3
 8005120:	4610      	mov	r0, r2
 8005122:	f000 faf6 	bl	8005712 <TIM_ITRx_SetConfig>
      break;
 8005126:	e003      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
      break;
 800512c:	e000      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800512e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005140:	7bfb      	ldrb	r3, [r7, #15]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005152:	bf00      	nop
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800515e:	b480      	push	{r7}
 8005160:	b083      	sub	sp, #12
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800517a:	bf00      	nop
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
	...

0800519c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a46      	ldr	r2, [pc, #280]	; (80052c8 <TIM_Base_SetConfig+0x12c>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d013      	beq.n	80051dc <TIM_Base_SetConfig+0x40>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ba:	d00f      	beq.n	80051dc <TIM_Base_SetConfig+0x40>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a43      	ldr	r2, [pc, #268]	; (80052cc <TIM_Base_SetConfig+0x130>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d00b      	beq.n	80051dc <TIM_Base_SetConfig+0x40>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a42      	ldr	r2, [pc, #264]	; (80052d0 <TIM_Base_SetConfig+0x134>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d007      	beq.n	80051dc <TIM_Base_SetConfig+0x40>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a41      	ldr	r2, [pc, #260]	; (80052d4 <TIM_Base_SetConfig+0x138>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d003      	beq.n	80051dc <TIM_Base_SetConfig+0x40>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a40      	ldr	r2, [pc, #256]	; (80052d8 <TIM_Base_SetConfig+0x13c>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d108      	bne.n	80051ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a35      	ldr	r2, [pc, #212]	; (80052c8 <TIM_Base_SetConfig+0x12c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d02b      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051fc:	d027      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a32      	ldr	r2, [pc, #200]	; (80052cc <TIM_Base_SetConfig+0x130>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d023      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a31      	ldr	r2, [pc, #196]	; (80052d0 <TIM_Base_SetConfig+0x134>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d01f      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a30      	ldr	r2, [pc, #192]	; (80052d4 <TIM_Base_SetConfig+0x138>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d01b      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a2f      	ldr	r2, [pc, #188]	; (80052d8 <TIM_Base_SetConfig+0x13c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d017      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a2e      	ldr	r2, [pc, #184]	; (80052dc <TIM_Base_SetConfig+0x140>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d013      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a2d      	ldr	r2, [pc, #180]	; (80052e0 <TIM_Base_SetConfig+0x144>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d00f      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a2c      	ldr	r2, [pc, #176]	; (80052e4 <TIM_Base_SetConfig+0x148>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00b      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a2b      	ldr	r2, [pc, #172]	; (80052e8 <TIM_Base_SetConfig+0x14c>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a2a      	ldr	r2, [pc, #168]	; (80052ec <TIM_Base_SetConfig+0x150>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d003      	beq.n	800524e <TIM_Base_SetConfig+0xb2>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a29      	ldr	r2, [pc, #164]	; (80052f0 <TIM_Base_SetConfig+0x154>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d108      	bne.n	8005260 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4313      	orrs	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a10      	ldr	r2, [pc, #64]	; (80052c8 <TIM_Base_SetConfig+0x12c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d003      	beq.n	8005294 <TIM_Base_SetConfig+0xf8>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a12      	ldr	r2, [pc, #72]	; (80052d8 <TIM_Base_SetConfig+0x13c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d103      	bne.n	800529c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d105      	bne.n	80052ba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	f023 0201 	bic.w	r2, r3, #1
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	611a      	str	r2, [r3, #16]
  }
}
 80052ba:	bf00      	nop
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800
 80052d4:	40000c00 	.word	0x40000c00
 80052d8:	40010400 	.word	0x40010400
 80052dc:	40014000 	.word	0x40014000
 80052e0:	40014400 	.word	0x40014400
 80052e4:	40014800 	.word	0x40014800
 80052e8:	40001800 	.word	0x40001800
 80052ec:	40001c00 	.word	0x40001c00
 80052f0:	40002000 	.word	0x40002000

080052f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b087      	sub	sp, #28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	f023 0201 	bic.w	r2, r3, #1
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f023 0303 	bic.w	r3, r3, #3
 800532a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	4313      	orrs	r3, r2
 8005334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f023 0302 	bic.w	r3, r3, #2
 800533c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4313      	orrs	r3, r2
 8005346:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a20      	ldr	r2, [pc, #128]	; (80053cc <TIM_OC1_SetConfig+0xd8>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d003      	beq.n	8005358 <TIM_OC1_SetConfig+0x64>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a1f      	ldr	r2, [pc, #124]	; (80053d0 <TIM_OC1_SetConfig+0xdc>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d10c      	bne.n	8005372 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0308 	bic.w	r3, r3, #8
 800535e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f023 0304 	bic.w	r3, r3, #4
 8005370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a15      	ldr	r2, [pc, #84]	; (80053cc <TIM_OC1_SetConfig+0xd8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d003      	beq.n	8005382 <TIM_OC1_SetConfig+0x8e>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a14      	ldr	r2, [pc, #80]	; (80053d0 <TIM_OC1_SetConfig+0xdc>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d111      	bne.n	80053a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005388:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005390:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	621a      	str	r2, [r3, #32]
}
 80053c0:	bf00      	nop
 80053c2:	371c      	adds	r7, #28
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	40010000 	.word	0x40010000
 80053d0:	40010400 	.word	0x40010400

080053d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	f023 0210 	bic.w	r2, r3, #16
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800540a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	021b      	lsls	r3, r3, #8
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	4313      	orrs	r3, r2
 8005416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f023 0320 	bic.w	r3, r3, #32
 800541e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a22      	ldr	r2, [pc, #136]	; (80054b8 <TIM_OC2_SetConfig+0xe4>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d003      	beq.n	800543c <TIM_OC2_SetConfig+0x68>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a21      	ldr	r2, [pc, #132]	; (80054bc <TIM_OC2_SetConfig+0xe8>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d10d      	bne.n	8005458 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005442:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	4313      	orrs	r3, r2
 800544e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005456:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a17      	ldr	r2, [pc, #92]	; (80054b8 <TIM_OC2_SetConfig+0xe4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d003      	beq.n	8005468 <TIM_OC2_SetConfig+0x94>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a16      	ldr	r2, [pc, #88]	; (80054bc <TIM_OC2_SetConfig+0xe8>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d113      	bne.n	8005490 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800546e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005476:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	4313      	orrs	r3, r2
 8005482:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	4313      	orrs	r3, r2
 800548e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	621a      	str	r2, [r3, #32]
}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40010000 	.word	0x40010000
 80054bc:	40010400 	.word	0x40010400

080054c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0303 	bic.w	r3, r3, #3
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	021b      	lsls	r3, r3, #8
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	4313      	orrs	r3, r2
 8005514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a21      	ldr	r2, [pc, #132]	; (80055a0 <TIM_OC3_SetConfig+0xe0>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d003      	beq.n	8005526 <TIM_OC3_SetConfig+0x66>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a20      	ldr	r2, [pc, #128]	; (80055a4 <TIM_OC3_SetConfig+0xe4>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d10d      	bne.n	8005542 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800552c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005540:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a16      	ldr	r2, [pc, #88]	; (80055a0 <TIM_OC3_SetConfig+0xe0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d003      	beq.n	8005552 <TIM_OC3_SetConfig+0x92>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a15      	ldr	r2, [pc, #84]	; (80055a4 <TIM_OC3_SetConfig+0xe4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d113      	bne.n	800557a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	4313      	orrs	r3, r2
 800556c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	011b      	lsls	r3, r3, #4
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	4313      	orrs	r3, r2
 8005578:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	621a      	str	r2, [r3, #32]
}
 8005594:	bf00      	nop
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	40010000 	.word	0x40010000
 80055a4:	40010400 	.word	0x40010400

080055a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	69db      	ldr	r3, [r3, #28]
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	021b      	lsls	r3, r3, #8
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	031b      	lsls	r3, r3, #12
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a12      	ldr	r2, [pc, #72]	; (800564c <TIM_OC4_SetConfig+0xa4>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d003      	beq.n	8005610 <TIM_OC4_SetConfig+0x68>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a11      	ldr	r2, [pc, #68]	; (8005650 <TIM_OC4_SetConfig+0xa8>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d109      	bne.n	8005624 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005616:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	695b      	ldr	r3, [r3, #20]
 800561c:	019b      	lsls	r3, r3, #6
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	621a      	str	r2, [r3, #32]
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	40010000 	.word	0x40010000
 8005650:	40010400 	.word	0x40010400

08005654 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	f023 0201 	bic.w	r2, r3, #1
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800567e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	4313      	orrs	r3, r2
 8005688:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f023 030a 	bic.w	r3, r3, #10
 8005690:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	4313      	orrs	r3, r2
 8005698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	621a      	str	r2, [r3, #32]
}
 80056a6:	bf00      	nop
 80056a8:	371c      	adds	r7, #28
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b2:	b480      	push	{r7}
 80056b4:	b087      	sub	sp, #28
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	f023 0210 	bic.w	r2, r3, #16
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	031b      	lsls	r3, r3, #12
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	011b      	lsls	r3, r3, #4
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	621a      	str	r2, [r3, #32]
}
 8005706:	bf00      	nop
 8005708:	371c      	adds	r7, #28
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005712:	b480      	push	{r7}
 8005714:	b085      	sub	sp, #20
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
 800571a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005728:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	4313      	orrs	r3, r2
 8005730:	f043 0307 	orr.w	r3, r3, #7
 8005734:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	609a      	str	r2, [r3, #8]
}
 800573c:	bf00      	nop
 800573e:	3714      	adds	r7, #20
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005748:	b480      	push	{r7}
 800574a:	b087      	sub	sp, #28
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
 8005754:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005762:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	021a      	lsls	r2, r3, #8
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	431a      	orrs	r2, r3
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	4313      	orrs	r3, r2
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	4313      	orrs	r3, r2
 8005774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	609a      	str	r2, [r3, #8]
}
 800577c:	bf00      	nop
 800577e:	371c      	adds	r7, #28
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	f003 031f 	and.w	r3, r3, #31
 800579a:	2201      	movs	r2, #1
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6a1a      	ldr	r2, [r3, #32]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	43db      	mvns	r3, r3
 80057aa:	401a      	ands	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6a1a      	ldr	r2, [r3, #32]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	6879      	ldr	r1, [r7, #4]
 80057bc:	fa01 f303 	lsl.w	r3, r1, r3
 80057c0:	431a      	orrs	r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	621a      	str	r2, [r3, #32]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
	...

080057d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d101      	bne.n	80057ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057e8:	2302      	movs	r3, #2
 80057ea:	e05a      	b.n	80058a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005812:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a21      	ldr	r2, [pc, #132]	; (80058b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d022      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005838:	d01d      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a1d      	ldr	r2, [pc, #116]	; (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d018      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a1b      	ldr	r2, [pc, #108]	; (80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d013      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a1a      	ldr	r2, [pc, #104]	; (80058bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d00e      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a18      	ldr	r2, [pc, #96]	; (80058c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d009      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a17      	ldr	r2, [pc, #92]	; (80058c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d004      	beq.n	8005876 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a15      	ldr	r2, [pc, #84]	; (80058c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d10c      	bne.n	8005890 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800587c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	4313      	orrs	r3, r2
 8005886:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40010000 	.word	0x40010000
 80058b4:	40000400 	.word	0x40000400
 80058b8:	40000800 	.word	0x40000800
 80058bc:	40000c00 	.word	0x40000c00
 80058c0:	40010400 	.word	0x40010400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40001800 	.word	0x40001800

080058cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <__NVIC_SetPriority>:
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	4603      	mov	r3, r0
 80058fc:	6039      	str	r1, [r7, #0]
 80058fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005904:	2b00      	cmp	r3, #0
 8005906:	db0a      	blt.n	800591e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	b2da      	uxtb	r2, r3
 800590c:	490c      	ldr	r1, [pc, #48]	; (8005940 <__NVIC_SetPriority+0x4c>)
 800590e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005912:	0112      	lsls	r2, r2, #4
 8005914:	b2d2      	uxtb	r2, r2
 8005916:	440b      	add	r3, r1
 8005918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800591c:	e00a      	b.n	8005934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	b2da      	uxtb	r2, r3
 8005922:	4908      	ldr	r1, [pc, #32]	; (8005944 <__NVIC_SetPriority+0x50>)
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	3b04      	subs	r3, #4
 800592c:	0112      	lsls	r2, r2, #4
 800592e:	b2d2      	uxtb	r2, r2
 8005930:	440b      	add	r3, r1
 8005932:	761a      	strb	r2, [r3, #24]
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	e000e100 	.word	0xe000e100
 8005944:	e000ed00 	.word	0xe000ed00

08005948 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005948:	b580      	push	{r7, lr}
 800594a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800594c:	4b05      	ldr	r3, [pc, #20]	; (8005964 <SysTick_Handler+0x1c>)
 800594e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005950:	f001 fcfe 	bl	8007350 <xTaskGetSchedulerState>
 8005954:	4603      	mov	r3, r0
 8005956:	2b01      	cmp	r3, #1
 8005958:	d001      	beq.n	800595e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800595a:	f002 fae5 	bl	8007f28 <xPortSysTickHandler>
  }
}
 800595e:	bf00      	nop
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	e000e010 	.word	0xe000e010

08005968 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005968:	b580      	push	{r7, lr}
 800596a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800596c:	2100      	movs	r1, #0
 800596e:	f06f 0004 	mvn.w	r0, #4
 8005972:	f7ff ffbf 	bl	80058f4 <__NVIC_SetPriority>
#endif
}
 8005976:	bf00      	nop
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005982:	f3ef 8305 	mrs	r3, IPSR
 8005986:	603b      	str	r3, [r7, #0]
  return(result);
 8005988:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800598e:	f06f 0305 	mvn.w	r3, #5
 8005992:	607b      	str	r3, [r7, #4]
 8005994:	e00c      	b.n	80059b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005996:	4b0a      	ldr	r3, [pc, #40]	; (80059c0 <osKernelInitialize+0x44>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d105      	bne.n	80059aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800599e:	4b08      	ldr	r3, [pc, #32]	; (80059c0 <osKernelInitialize+0x44>)
 80059a0:	2201      	movs	r2, #1
 80059a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80059a4:	2300      	movs	r3, #0
 80059a6:	607b      	str	r3, [r7, #4]
 80059a8:	e002      	b.n	80059b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80059aa:	f04f 33ff 	mov.w	r3, #4294967295
 80059ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059b0:	687b      	ldr	r3, [r7, #4]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	370c      	adds	r7, #12
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	20000578 	.word	0x20000578

080059c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ca:	f3ef 8305 	mrs	r3, IPSR
 80059ce:	603b      	str	r3, [r7, #0]
  return(result);
 80059d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d003      	beq.n	80059de <osKernelStart+0x1a>
    stat = osErrorISR;
 80059d6:	f06f 0305 	mvn.w	r3, #5
 80059da:	607b      	str	r3, [r7, #4]
 80059dc:	e010      	b.n	8005a00 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80059de:	4b0b      	ldr	r3, [pc, #44]	; (8005a0c <osKernelStart+0x48>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d109      	bne.n	80059fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80059e6:	f7ff ffbf 	bl	8005968 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80059ea:	4b08      	ldr	r3, [pc, #32]	; (8005a0c <osKernelStart+0x48>)
 80059ec:	2202      	movs	r2, #2
 80059ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80059f0:	f001 f866 	bl	8006ac0 <vTaskStartScheduler>
      stat = osOK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	607b      	str	r3, [r7, #4]
 80059f8:	e002      	b.n	8005a00 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80059fa:	f04f 33ff 	mov.w	r3, #4294967295
 80059fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a00:	687b      	ldr	r3, [r7, #4]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3708      	adds	r7, #8
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000578 	.word	0x20000578

08005a10 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08e      	sub	sp, #56	; 0x38
 8005a14:	af04      	add	r7, sp, #16
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a20:	f3ef 8305 	mrs	r3, IPSR
 8005a24:	617b      	str	r3, [r7, #20]
  return(result);
 8005a26:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d17e      	bne.n	8005b2a <osThreadNew+0x11a>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d07b      	beq.n	8005b2a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005a32:	2380      	movs	r3, #128	; 0x80
 8005a34:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005a36:	2318      	movs	r3, #24
 8005a38:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a42:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d045      	beq.n	8005ad6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <osThreadNew+0x48>
        name = attr->name;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d002      	beq.n	8005a66 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d008      	beq.n	8005a7e <osThreadNew+0x6e>
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	2b38      	cmp	r3, #56	; 0x38
 8005a70:	d805      	bhi.n	8005a7e <osThreadNew+0x6e>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <osThreadNew+0x72>
        return (NULL);
 8005a7e:	2300      	movs	r3, #0
 8005a80:	e054      	b.n	8005b2c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	089b      	lsrs	r3, r3, #2
 8005a90:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00e      	beq.n	8005ab8 <osThreadNew+0xa8>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	2b5b      	cmp	r3, #91	; 0x5b
 8005aa0:	d90a      	bls.n	8005ab8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d006      	beq.n	8005ab8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d002      	beq.n	8005ab8 <osThreadNew+0xa8>
        mem = 1;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	e010      	b.n	8005ada <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10c      	bne.n	8005ada <osThreadNew+0xca>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d108      	bne.n	8005ada <osThreadNew+0xca>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d104      	bne.n	8005ada <osThreadNew+0xca>
          mem = 0;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61bb      	str	r3, [r7, #24]
 8005ad4:	e001      	b.n	8005ada <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d110      	bne.n	8005b02 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ae8:	9202      	str	r2, [sp, #8]
 8005aea:	9301      	str	r3, [sp, #4]
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	6a3a      	ldr	r2, [r7, #32]
 8005af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 fe0c 	bl	8006714 <xTaskCreateStatic>
 8005afc:	4603      	mov	r3, r0
 8005afe:	613b      	str	r3, [r7, #16]
 8005b00:	e013      	b.n	8005b2a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d110      	bne.n	8005b2a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b08:	6a3b      	ldr	r3, [r7, #32]
 8005b0a:	b29a      	uxth	r2, r3
 8005b0c:	f107 0310 	add.w	r3, r7, #16
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f000 fe57 	bl	80067ce <xTaskCreate>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d001      	beq.n	8005b2a <osThreadNew+0x11a>
            hTask = NULL;
 8005b26:	2300      	movs	r3, #0
 8005b28:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b2a:	693b      	ldr	r3, [r7, #16]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3728      	adds	r7, #40	; 0x28
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b3c:	f3ef 8305 	mrs	r3, IPSR
 8005b40:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b42:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <osDelay+0x1c>
    stat = osErrorISR;
 8005b48:	f06f 0305 	mvn.w	r3, #5
 8005b4c:	60fb      	str	r3, [r7, #12]
 8005b4e:	e007      	b.n	8005b60 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d002      	beq.n	8005b60 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 ff7c 	bl	8006a58 <vTaskDelay>
    }
  }

  return (stat);
 8005b60:	68fb      	ldr	r3, [r7, #12]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
	...

08005b6c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4a07      	ldr	r2, [pc, #28]	; (8005b98 <vApplicationGetIdleTaskMemory+0x2c>)
 8005b7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	4a06      	ldr	r2, [pc, #24]	; (8005b9c <vApplicationGetIdleTaskMemory+0x30>)
 8005b82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2280      	movs	r2, #128	; 0x80
 8005b88:	601a      	str	r2, [r3, #0]
}
 8005b8a:	bf00      	nop
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
 8005b96:	bf00      	nop
 8005b98:	2000057c 	.word	0x2000057c
 8005b9c:	200005d8 	.word	0x200005d8

08005ba0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4a07      	ldr	r2, [pc, #28]	; (8005bcc <vApplicationGetTimerTaskMemory+0x2c>)
 8005bb0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4a06      	ldr	r2, [pc, #24]	; (8005bd0 <vApplicationGetTimerTaskMemory+0x30>)
 8005bb6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005bbe:	601a      	str	r2, [r3, #0]
}
 8005bc0:	bf00      	nop
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	200007d8 	.word	0x200007d8
 8005bd0:	20000834 	.word	0x20000834

08005bd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f103 0208 	add.w	r2, r3, #8
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f103 0208 	add.w	r2, r3, #8
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f103 0208 	add.w	r2, r3, #8
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c22:	bf00      	nop
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b085      	sub	sp, #20
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
 8005c36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	1c5a      	adds	r2, r3, #1
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	601a      	str	r2, [r3, #0]
}
 8005c6a:	bf00      	nop
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
 8005c7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d103      	bne.n	8005c96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	e00c      	b.n	8005cb0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	3308      	adds	r3, #8
 8005c9a:	60fb      	str	r3, [r7, #12]
 8005c9c:	e002      	b.n	8005ca4 <vListInsert+0x2e>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d2f6      	bcs.n	8005c9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	685a      	ldr	r2, [r3, #4]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	601a      	str	r2, [r3, #0]
}
 8005cdc:	bf00      	nop
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	6892      	ldr	r2, [r2, #8]
 8005cfe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	6852      	ldr	r2, [r2, #4]
 8005d08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d103      	bne.n	8005d1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	1e5a      	subs	r2, r3, #1
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3714      	adds	r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10a      	bne.n	8005d66 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d54:	f383 8811 	msr	BASEPRI, r3
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	f3bf 8f4f 	dsb	sy
 8005d60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005d62:	bf00      	nop
 8005d64:	e7fe      	b.n	8005d64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005d66:	f002 f84d 	bl	8007e04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d72:	68f9      	ldr	r1, [r7, #12]
 8005d74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005d76:	fb01 f303 	mul.w	r3, r1, r3
 8005d7a:	441a      	add	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d96:	3b01      	subs	r3, #1
 8005d98:	68f9      	ldr	r1, [r7, #12]
 8005d9a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005d9c:	fb01 f303 	mul.w	r3, r1, r3
 8005da0:	441a      	add	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	22ff      	movs	r2, #255	; 0xff
 8005daa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	22ff      	movs	r2, #255	; 0xff
 8005db2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d114      	bne.n	8005de6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01a      	beq.n	8005dfa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3310      	adds	r3, #16
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f001 f903 	bl	8006fd4 <xTaskRemoveFromEventList>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d012      	beq.n	8005dfa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005dd4:	4b0c      	ldr	r3, [pc, #48]	; (8005e08 <xQueueGenericReset+0xcc>)
 8005dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	f3bf 8f4f 	dsb	sy
 8005de0:	f3bf 8f6f 	isb	sy
 8005de4:	e009      	b.n	8005dfa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	3310      	adds	r3, #16
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7ff fef2 	bl	8005bd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3324      	adds	r3, #36	; 0x24
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7ff feed 	bl	8005bd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005dfa:	f002 f833 	bl	8007e64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005dfe:	2301      	movs	r3, #1
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	e000ed04 	.word	0xe000ed04

08005e0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b08e      	sub	sp, #56	; 0x38
 8005e10:	af02      	add	r7, sp, #8
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
 8005e18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10a      	bne.n	8005e36 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e24:	f383 8811 	msr	BASEPRI, r3
 8005e28:	f3bf 8f6f 	isb	sy
 8005e2c:	f3bf 8f4f 	dsb	sy
 8005e30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e32:	bf00      	nop
 8005e34:	e7fe      	b.n	8005e34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10a      	bne.n	8005e52 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e4e:	bf00      	nop
 8005e50:	e7fe      	b.n	8005e50 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <xQueueGenericCreateStatic+0x52>
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <xQueueGenericCreateStatic+0x56>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e000      	b.n	8005e64 <xQueueGenericCreateStatic+0x58>
 8005e62:	2300      	movs	r3, #0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10a      	bne.n	8005e7e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e6c:	f383 8811 	msr	BASEPRI, r3
 8005e70:	f3bf 8f6f 	isb	sy
 8005e74:	f3bf 8f4f 	dsb	sy
 8005e78:	623b      	str	r3, [r7, #32]
}
 8005e7a:	bf00      	nop
 8005e7c:	e7fe      	b.n	8005e7c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d102      	bne.n	8005e8a <xQueueGenericCreateStatic+0x7e>
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <xQueueGenericCreateStatic+0x82>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e000      	b.n	8005e90 <xQueueGenericCreateStatic+0x84>
 8005e8e:	2300      	movs	r3, #0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10a      	bne.n	8005eaa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	61fb      	str	r3, [r7, #28]
}
 8005ea6:	bf00      	nop
 8005ea8:	e7fe      	b.n	8005ea8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005eaa:	2350      	movs	r3, #80	; 0x50
 8005eac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b50      	cmp	r3, #80	; 0x50
 8005eb2:	d00a      	beq.n	8005eca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb8:	f383 8811 	msr	BASEPRI, r3
 8005ebc:	f3bf 8f6f 	isb	sy
 8005ec0:	f3bf 8f4f 	dsb	sy
 8005ec4:	61bb      	str	r3, [r7, #24]
}
 8005ec6:	bf00      	nop
 8005ec8:	e7fe      	b.n	8005ec8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005eca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00d      	beq.n	8005ef2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed8:	2201      	movs	r2, #1
 8005eda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ede:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	68b9      	ldr	r1, [r7, #8]
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f805 	bl	8005efc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3730      	adds	r7, #48	; 0x30
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
 8005f08:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d103      	bne.n	8005f18 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	69ba      	ldr	r2, [r7, #24]
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	e002      	b.n	8005f1e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005f2a:	2101      	movs	r1, #1
 8005f2c:	69b8      	ldr	r0, [r7, #24]
 8005f2e:	f7ff ff05 	bl	8005d3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	78fa      	ldrb	r2, [r7, #3]
 8005f36:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005f3a:	bf00      	nop
 8005f3c:	3710      	adds	r7, #16
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
	...

08005f44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08e      	sub	sp, #56	; 0x38
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	607a      	str	r2, [r7, #4]
 8005f50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005f52:	2300      	movs	r3, #0
 8005f54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10a      	bne.n	8005f76 <xQueueGenericSend+0x32>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f72:	bf00      	nop
 8005f74:	e7fe      	b.n	8005f74 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d103      	bne.n	8005f84 <xQueueGenericSend+0x40>
 8005f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <xQueueGenericSend+0x44>
 8005f84:	2301      	movs	r3, #1
 8005f86:	e000      	b.n	8005f8a <xQueueGenericSend+0x46>
 8005f88:	2300      	movs	r3, #0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10a      	bne.n	8005fa4 <xQueueGenericSend+0x60>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005fa0:	bf00      	nop
 8005fa2:	e7fe      	b.n	8005fa2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d103      	bne.n	8005fb2 <xQueueGenericSend+0x6e>
 8005faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d101      	bne.n	8005fb6 <xQueueGenericSend+0x72>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e000      	b.n	8005fb8 <xQueueGenericSend+0x74>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10a      	bne.n	8005fd2 <xQueueGenericSend+0x8e>
	__asm volatile
 8005fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	623b      	str	r3, [r7, #32]
}
 8005fce:	bf00      	nop
 8005fd0:	e7fe      	b.n	8005fd0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fd2:	f001 f9bd 	bl	8007350 <xTaskGetSchedulerState>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d102      	bne.n	8005fe2 <xQueueGenericSend+0x9e>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <xQueueGenericSend+0xa2>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e000      	b.n	8005fe8 <xQueueGenericSend+0xa4>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d10a      	bne.n	8006002 <xQueueGenericSend+0xbe>
	__asm volatile
 8005fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff0:	f383 8811 	msr	BASEPRI, r3
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	61fb      	str	r3, [r7, #28]
}
 8005ffe:	bf00      	nop
 8006000:	e7fe      	b.n	8006000 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006002:	f001 feff 	bl	8007e04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800600a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800600c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800600e:	429a      	cmp	r2, r3
 8006010:	d302      	bcc.n	8006018 <xQueueGenericSend+0xd4>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b02      	cmp	r3, #2
 8006016:	d129      	bne.n	800606c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006018:	683a      	ldr	r2, [r7, #0]
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800601e:	f000 fa0b 	bl	8006438 <prvCopyDataToQueue>
 8006022:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	2b00      	cmp	r3, #0
 800602a:	d010      	beq.n	800604e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800602c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602e:	3324      	adds	r3, #36	; 0x24
 8006030:	4618      	mov	r0, r3
 8006032:	f000 ffcf 	bl	8006fd4 <xTaskRemoveFromEventList>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d013      	beq.n	8006064 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800603c:	4b3f      	ldr	r3, [pc, #252]	; (800613c <xQueueGenericSend+0x1f8>)
 800603e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	f3bf 8f4f 	dsb	sy
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	e00a      	b.n	8006064 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800604e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006054:	4b39      	ldr	r3, [pc, #228]	; (800613c <xQueueGenericSend+0x1f8>)
 8006056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006064:	f001 fefe 	bl	8007e64 <vPortExitCritical>
				return pdPASS;
 8006068:	2301      	movs	r3, #1
 800606a:	e063      	b.n	8006134 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d103      	bne.n	800607a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006072:	f001 fef7 	bl	8007e64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006076:	2300      	movs	r3, #0
 8006078:	e05c      	b.n	8006134 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800607a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800607c:	2b00      	cmp	r3, #0
 800607e:	d106      	bne.n	800608e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006080:	f107 0314 	add.w	r3, r7, #20
 8006084:	4618      	mov	r0, r3
 8006086:	f001 f809 	bl	800709c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800608a:	2301      	movs	r3, #1
 800608c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800608e:	f001 fee9 	bl	8007e64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006092:	f000 fd7b 	bl	8006b8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006096:	f001 feb5 	bl	8007e04 <vPortEnterCritical>
 800609a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80060a0:	b25b      	sxtb	r3, r3
 80060a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a6:	d103      	bne.n	80060b0 <xQueueGenericSend+0x16c>
 80060a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060b6:	b25b      	sxtb	r3, r3
 80060b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060bc:	d103      	bne.n	80060c6 <xQueueGenericSend+0x182>
 80060be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060c6:	f001 fecd 	bl	8007e64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060ca:	1d3a      	adds	r2, r7, #4
 80060cc:	f107 0314 	add.w	r3, r7, #20
 80060d0:	4611      	mov	r1, r2
 80060d2:	4618      	mov	r0, r3
 80060d4:	f000 fff8 	bl	80070c8 <xTaskCheckForTimeOut>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d124      	bne.n	8006128 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80060de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060e0:	f000 faa2 	bl	8006628 <prvIsQueueFull>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d018      	beq.n	800611c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80060ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ec:	3310      	adds	r3, #16
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	4611      	mov	r1, r2
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 ff1e 	bl	8006f34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80060f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060fa:	f000 fa2d 	bl	8006558 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80060fe:	f000 fd53 	bl	8006ba8 <xTaskResumeAll>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	f47f af7c 	bne.w	8006002 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800610a:	4b0c      	ldr	r3, [pc, #48]	; (800613c <xQueueGenericSend+0x1f8>)
 800610c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006110:	601a      	str	r2, [r3, #0]
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	f3bf 8f6f 	isb	sy
 800611a:	e772      	b.n	8006002 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800611c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800611e:	f000 fa1b 	bl	8006558 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006122:	f000 fd41 	bl	8006ba8 <xTaskResumeAll>
 8006126:	e76c      	b.n	8006002 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006128:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800612a:	f000 fa15 	bl	8006558 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800612e:	f000 fd3b 	bl	8006ba8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006132:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006134:	4618      	mov	r0, r3
 8006136:	3738      	adds	r7, #56	; 0x38
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	e000ed04 	.word	0xe000ed04

08006140 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b090      	sub	sp, #64	; 0x40
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
 800614c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10a      	bne.n	800616e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800616a:	bf00      	nop
 800616c:	e7fe      	b.n	800616c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d103      	bne.n	800617c <xQueueGenericSendFromISR+0x3c>
 8006174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006178:	2b00      	cmp	r3, #0
 800617a:	d101      	bne.n	8006180 <xQueueGenericSendFromISR+0x40>
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <xQueueGenericSendFromISR+0x42>
 8006180:	2300      	movs	r3, #0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10a      	bne.n	800619c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006198:	bf00      	nop
 800619a:	e7fe      	b.n	800619a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d103      	bne.n	80061aa <xQueueGenericSendFromISR+0x6a>
 80061a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d101      	bne.n	80061ae <xQueueGenericSendFromISR+0x6e>
 80061aa:	2301      	movs	r3, #1
 80061ac:	e000      	b.n	80061b0 <xQueueGenericSendFromISR+0x70>
 80061ae:	2300      	movs	r3, #0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10a      	bne.n	80061ca <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	623b      	str	r3, [r7, #32]
}
 80061c6:	bf00      	nop
 80061c8:	e7fe      	b.n	80061c8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061ca:	f001 fefd 	bl	8007fc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80061ce:	f3ef 8211 	mrs	r2, BASEPRI
 80061d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d6:	f383 8811 	msr	BASEPRI, r3
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	f3bf 8f4f 	dsb	sy
 80061e2:	61fa      	str	r2, [r7, #28]
 80061e4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80061e6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061e8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d302      	bcc.n	80061fc <xQueueGenericSendFromISR+0xbc>
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d12f      	bne.n	800625c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006202:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	68b9      	ldr	r1, [r7, #8]
 8006210:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006212:	f000 f911 	bl	8006438 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006216:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621e:	d112      	bne.n	8006246 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006224:	2b00      	cmp	r3, #0
 8006226:	d016      	beq.n	8006256 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800622a:	3324      	adds	r3, #36	; 0x24
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fed1 	bl	8006fd4 <xTaskRemoveFromEventList>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00e      	beq.n	8006256 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00b      	beq.n	8006256 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	601a      	str	r2, [r3, #0]
 8006244:	e007      	b.n	8006256 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006246:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800624a:	3301      	adds	r3, #1
 800624c:	b2db      	uxtb	r3, r3
 800624e:	b25a      	sxtb	r2, r3
 8006250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006252:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006256:	2301      	movs	r3, #1
 8006258:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800625a:	e001      	b.n	8006260 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800625c:	2300      	movs	r3, #0
 800625e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006262:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800626a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800626c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800626e:	4618      	mov	r0, r3
 8006270:	3740      	adds	r7, #64	; 0x40
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
	...

08006278 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b08c      	sub	sp, #48	; 0x30
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006284:	2300      	movs	r3, #0
 8006286:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10a      	bne.n	80062a8 <xQueueReceive+0x30>
	__asm volatile
 8006292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006296:	f383 8811 	msr	BASEPRI, r3
 800629a:	f3bf 8f6f 	isb	sy
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	623b      	str	r3, [r7, #32]
}
 80062a4:	bf00      	nop
 80062a6:	e7fe      	b.n	80062a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d103      	bne.n	80062b6 <xQueueReceive+0x3e>
 80062ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <xQueueReceive+0x42>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e000      	b.n	80062bc <xQueueReceive+0x44>
 80062ba:	2300      	movs	r3, #0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10a      	bne.n	80062d6 <xQueueReceive+0x5e>
	__asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	61fb      	str	r3, [r7, #28]
}
 80062d2:	bf00      	nop
 80062d4:	e7fe      	b.n	80062d4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062d6:	f001 f83b 	bl	8007350 <xTaskGetSchedulerState>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d102      	bne.n	80062e6 <xQueueReceive+0x6e>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <xQueueReceive+0x72>
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <xQueueReceive+0x74>
 80062ea:	2300      	movs	r3, #0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10a      	bne.n	8006306 <xQueueReceive+0x8e>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	61bb      	str	r3, [r7, #24]
}
 8006302:	bf00      	nop
 8006304:	e7fe      	b.n	8006304 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006306:	f001 fd7d 	bl	8007e04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800630a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006312:	2b00      	cmp	r3, #0
 8006314:	d01f      	beq.n	8006356 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006316:	68b9      	ldr	r1, [r7, #8]
 8006318:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800631a:	f000 f8f7 	bl	800650c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800631e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006320:	1e5a      	subs	r2, r3, #1
 8006322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006324:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00f      	beq.n	800634e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800632e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006330:	3310      	adds	r3, #16
 8006332:	4618      	mov	r0, r3
 8006334:	f000 fe4e 	bl	8006fd4 <xTaskRemoveFromEventList>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d007      	beq.n	800634e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800633e:	4b3d      	ldr	r3, [pc, #244]	; (8006434 <xQueueReceive+0x1bc>)
 8006340:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006344:	601a      	str	r2, [r3, #0]
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800634e:	f001 fd89 	bl	8007e64 <vPortExitCritical>
				return pdPASS;
 8006352:	2301      	movs	r3, #1
 8006354:	e069      	b.n	800642a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d103      	bne.n	8006364 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800635c:	f001 fd82 	bl	8007e64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006360:	2300      	movs	r3, #0
 8006362:	e062      	b.n	800642a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006366:	2b00      	cmp	r3, #0
 8006368:	d106      	bne.n	8006378 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800636a:	f107 0310 	add.w	r3, r7, #16
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fe94 	bl	800709c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006374:	2301      	movs	r3, #1
 8006376:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006378:	f001 fd74 	bl	8007e64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800637c:	f000 fc06 	bl	8006b8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006380:	f001 fd40 	bl	8007e04 <vPortEnterCritical>
 8006384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006386:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800638a:	b25b      	sxtb	r3, r3
 800638c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006390:	d103      	bne.n	800639a <xQueueReceive+0x122>
 8006392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006394:	2200      	movs	r2, #0
 8006396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800639a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063a0:	b25b      	sxtb	r3, r3
 80063a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a6:	d103      	bne.n	80063b0 <xQueueReceive+0x138>
 80063a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063b0:	f001 fd58 	bl	8007e64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063b4:	1d3a      	adds	r2, r7, #4
 80063b6:	f107 0310 	add.w	r3, r7, #16
 80063ba:	4611      	mov	r1, r2
 80063bc:	4618      	mov	r0, r3
 80063be:	f000 fe83 	bl	80070c8 <xTaskCheckForTimeOut>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d123      	bne.n	8006410 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063ca:	f000 f917 	bl	80065fc <prvIsQueueEmpty>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d017      	beq.n	8006404 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	3324      	adds	r3, #36	; 0x24
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	4611      	mov	r1, r2
 80063dc:	4618      	mov	r0, r3
 80063de:	f000 fda9 	bl	8006f34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063e4:	f000 f8b8 	bl	8006558 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063e8:	f000 fbde 	bl	8006ba8 <xTaskResumeAll>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d189      	bne.n	8006306 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80063f2:	4b10      	ldr	r3, [pc, #64]	; (8006434 <xQueueReceive+0x1bc>)
 80063f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	f3bf 8f6f 	isb	sy
 8006402:	e780      	b.n	8006306 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006404:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006406:	f000 f8a7 	bl	8006558 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800640a:	f000 fbcd 	bl	8006ba8 <xTaskResumeAll>
 800640e:	e77a      	b.n	8006306 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006412:	f000 f8a1 	bl	8006558 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006416:	f000 fbc7 	bl	8006ba8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800641a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800641c:	f000 f8ee 	bl	80065fc <prvIsQueueEmpty>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	f43f af6f 	beq.w	8006306 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006428:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800642a:	4618      	mov	r0, r3
 800642c:	3730      	adds	r7, #48	; 0x30
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	e000ed04 	.word	0xe000ed04

08006438 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006444:	2300      	movs	r3, #0
 8006446:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800644c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10d      	bne.n	8006472 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d14d      	bne.n	80064fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	4618      	mov	r0, r3
 8006464:	f000 ff92 	bl	800738c <xTaskPriorityDisinherit>
 8006468:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	609a      	str	r2, [r3, #8]
 8006470:	e043      	b.n	80064fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d119      	bne.n	80064ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6858      	ldr	r0, [r3, #4]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006480:	461a      	mov	r2, r3
 8006482:	68b9      	ldr	r1, [r7, #8]
 8006484:	f002 ffe5 	bl	8009452 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006490:	441a      	add	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d32b      	bcc.n	80064fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	605a      	str	r2, [r3, #4]
 80064aa:	e026      	b.n	80064fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	68d8      	ldr	r0, [r3, #12]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b4:	461a      	mov	r2, r3
 80064b6:	68b9      	ldr	r1, [r7, #8]
 80064b8:	f002 ffcb 	bl	8009452 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	68da      	ldr	r2, [r3, #12]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c4:	425b      	negs	r3, r3
 80064c6:	441a      	add	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	68da      	ldr	r2, [r3, #12]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d207      	bcs.n	80064e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	689a      	ldr	r2, [r3, #8]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e0:	425b      	negs	r3, r3
 80064e2:	441a      	add	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d105      	bne.n	80064fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	3b01      	subs	r3, #1
 80064f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	1c5a      	adds	r2, r3, #1
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006502:	697b      	ldr	r3, [r7, #20]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3718      	adds	r7, #24
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651a:	2b00      	cmp	r3, #0
 800651c:	d018      	beq.n	8006550 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68da      	ldr	r2, [r3, #12]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006526:	441a      	add	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68da      	ldr	r2, [r3, #12]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	429a      	cmp	r2, r3
 8006536:	d303      	bcc.n	8006540 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68d9      	ldr	r1, [r3, #12]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	461a      	mov	r2, r3
 800654a:	6838      	ldr	r0, [r7, #0]
 800654c:	f002 ff81 	bl	8009452 <memcpy>
	}
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006560:	f001 fc50 	bl	8007e04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800656a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800656c:	e011      	b.n	8006592 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	2b00      	cmp	r3, #0
 8006574:	d012      	beq.n	800659c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	3324      	adds	r3, #36	; 0x24
 800657a:	4618      	mov	r0, r3
 800657c:	f000 fd2a 	bl	8006fd4 <xTaskRemoveFromEventList>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d001      	beq.n	800658a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006586:	f000 fe01 	bl	800718c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	3b01      	subs	r3, #1
 800658e:	b2db      	uxtb	r3, r3
 8006590:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006596:	2b00      	cmp	r3, #0
 8006598:	dce9      	bgt.n	800656e <prvUnlockQueue+0x16>
 800659a:	e000      	b.n	800659e <prvUnlockQueue+0x46>
					break;
 800659c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	22ff      	movs	r2, #255	; 0xff
 80065a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80065a6:	f001 fc5d 	bl	8007e64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80065aa:	f001 fc2b 	bl	8007e04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065b6:	e011      	b.n	80065dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d012      	beq.n	80065e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	3310      	adds	r3, #16
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fd05 	bl	8006fd4 <xTaskRemoveFromEventList>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d001      	beq.n	80065d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80065d0:	f000 fddc 	bl	800718c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80065d4:	7bbb      	ldrb	r3, [r7, #14]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	dce9      	bgt.n	80065b8 <prvUnlockQueue+0x60>
 80065e4:	e000      	b.n	80065e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80065e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	22ff      	movs	r2, #255	; 0xff
 80065ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80065f0:	f001 fc38 	bl	8007e64 <vPortExitCritical>
}
 80065f4:	bf00      	nop
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006604:	f001 fbfe 	bl	8007e04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660c:	2b00      	cmp	r3, #0
 800660e:	d102      	bne.n	8006616 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006610:	2301      	movs	r3, #1
 8006612:	60fb      	str	r3, [r7, #12]
 8006614:	e001      	b.n	800661a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006616:	2300      	movs	r3, #0
 8006618:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800661a:	f001 fc23 	bl	8007e64 <vPortExitCritical>

	return xReturn;
 800661e:	68fb      	ldr	r3, [r7, #12]
}
 8006620:	4618      	mov	r0, r3
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006630:	f001 fbe8 	bl	8007e04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800663c:	429a      	cmp	r2, r3
 800663e:	d102      	bne.n	8006646 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006640:	2301      	movs	r3, #1
 8006642:	60fb      	str	r3, [r7, #12]
 8006644:	e001      	b.n	800664a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006646:	2300      	movs	r3, #0
 8006648:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800664a:	f001 fc0b 	bl	8007e64 <vPortExitCritical>

	return xReturn;
 800664e:	68fb      	ldr	r3, [r7, #12]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006662:	2300      	movs	r3, #0
 8006664:	60fb      	str	r3, [r7, #12]
 8006666:	e014      	b.n	8006692 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006668:	4a0f      	ldr	r2, [pc, #60]	; (80066a8 <vQueueAddToRegistry+0x50>)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10b      	bne.n	800668c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006674:	490c      	ldr	r1, [pc, #48]	; (80066a8 <vQueueAddToRegistry+0x50>)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800667e:	4a0a      	ldr	r2, [pc, #40]	; (80066a8 <vQueueAddToRegistry+0x50>)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	00db      	lsls	r3, r3, #3
 8006684:	4413      	add	r3, r2
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800668a:	e006      	b.n	800669a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	3301      	adds	r3, #1
 8006690:	60fb      	str	r3, [r7, #12]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2b07      	cmp	r3, #7
 8006696:	d9e7      	bls.n	8006668 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006698:	bf00      	nop
 800669a:	bf00      	nop
 800669c:	3714      	adds	r7, #20
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	20000c34 	.word	0x20000c34

080066ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80066bc:	f001 fba2 	bl	8007e04 <vPortEnterCritical>
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066c6:	b25b      	sxtb	r3, r3
 80066c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066cc:	d103      	bne.n	80066d6 <vQueueWaitForMessageRestricted+0x2a>
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066dc:	b25b      	sxtb	r3, r3
 80066de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e2:	d103      	bne.n	80066ec <vQueueWaitForMessageRestricted+0x40>
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066ec:	f001 fbba 	bl	8007e64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d106      	bne.n	8006706 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	3324      	adds	r3, #36	; 0x24
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	68b9      	ldr	r1, [r7, #8]
 8006700:	4618      	mov	r0, r3
 8006702:	f000 fc3b 	bl	8006f7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006706:	6978      	ldr	r0, [r7, #20]
 8006708:	f7ff ff26 	bl	8006558 <prvUnlockQueue>
	}
 800670c:	bf00      	nop
 800670e:	3718      	adds	r7, #24
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006714:	b580      	push	{r7, lr}
 8006716:	b08e      	sub	sp, #56	; 0x38
 8006718:	af04      	add	r7, sp, #16
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10a      	bne.n	800673e <xTaskCreateStatic+0x2a>
	__asm volatile
 8006728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672c:	f383 8811 	msr	BASEPRI, r3
 8006730:	f3bf 8f6f 	isb	sy
 8006734:	f3bf 8f4f 	dsb	sy
 8006738:	623b      	str	r3, [r7, #32]
}
 800673a:	bf00      	nop
 800673c:	e7fe      	b.n	800673c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800673e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10a      	bne.n	800675a <xTaskCreateStatic+0x46>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	61fb      	str	r3, [r7, #28]
}
 8006756:	bf00      	nop
 8006758:	e7fe      	b.n	8006758 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800675a:	235c      	movs	r3, #92	; 0x5c
 800675c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	2b5c      	cmp	r3, #92	; 0x5c
 8006762:	d00a      	beq.n	800677a <xTaskCreateStatic+0x66>
	__asm volatile
 8006764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	61bb      	str	r3, [r7, #24]
}
 8006776:	bf00      	nop
 8006778:	e7fe      	b.n	8006778 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800677a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800677c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800677e:	2b00      	cmp	r3, #0
 8006780:	d01e      	beq.n	80067c0 <xTaskCreateStatic+0xac>
 8006782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01b      	beq.n	80067c0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800678a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800678c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006790:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006794:	2202      	movs	r2, #2
 8006796:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800679a:	2300      	movs	r3, #0
 800679c:	9303      	str	r3, [sp, #12]
 800679e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a0:	9302      	str	r3, [sp, #8]
 80067a2:	f107 0314 	add.w	r3, r7, #20
 80067a6:	9301      	str	r3, [sp, #4]
 80067a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067aa:	9300      	str	r3, [sp, #0]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	68b9      	ldr	r1, [r7, #8]
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 f850 	bl	8006858 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80067ba:	f000 f8dd 	bl	8006978 <prvAddNewTaskToReadyList>
 80067be:	e001      	b.n	80067c4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80067c0:	2300      	movs	r3, #0
 80067c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80067c4:	697b      	ldr	r3, [r7, #20]
	}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3728      	adds	r7, #40	; 0x28
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b08c      	sub	sp, #48	; 0x30
 80067d2:	af04      	add	r7, sp, #16
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	603b      	str	r3, [r7, #0]
 80067da:	4613      	mov	r3, r2
 80067dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80067de:	88fb      	ldrh	r3, [r7, #6]
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4618      	mov	r0, r3
 80067e4:	f001 fc30 	bl	8008048 <pvPortMalloc>
 80067e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00e      	beq.n	800680e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80067f0:	205c      	movs	r0, #92	; 0x5c
 80067f2:	f001 fc29 	bl	8008048 <pvPortMalloc>
 80067f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d003      	beq.n	8006806 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	631a      	str	r2, [r3, #48]	; 0x30
 8006804:	e005      	b.n	8006812 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006806:	6978      	ldr	r0, [r7, #20]
 8006808:	f001 fcea 	bl	80081e0 <vPortFree>
 800680c:	e001      	b.n	8006812 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800680e:	2300      	movs	r3, #0
 8006810:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d017      	beq.n	8006848 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006820:	88fa      	ldrh	r2, [r7, #6]
 8006822:	2300      	movs	r3, #0
 8006824:	9303      	str	r3, [sp, #12]
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	9302      	str	r3, [sp, #8]
 800682a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800682c:	9301      	str	r3, [sp, #4]
 800682e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	f000 f80e 	bl	8006858 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800683c:	69f8      	ldr	r0, [r7, #28]
 800683e:	f000 f89b 	bl	8006978 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006842:	2301      	movs	r3, #1
 8006844:	61bb      	str	r3, [r7, #24]
 8006846:	e002      	b.n	800684e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006848:	f04f 33ff 	mov.w	r3, #4294967295
 800684c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800684e:	69bb      	ldr	r3, [r7, #24]
	}
 8006850:	4618      	mov	r0, r3
 8006852:	3720      	adds	r7, #32
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b088      	sub	sp, #32
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
 8006864:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006868:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	461a      	mov	r2, r3
 8006870:	21a5      	movs	r1, #165	; 0xa5
 8006872:	f002 fd6e 	bl	8009352 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006878:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006880:	3b01      	subs	r3, #1
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	4413      	add	r3, r2
 8006886:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	f023 0307 	bic.w	r3, r3, #7
 800688e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	f003 0307 	and.w	r3, r3, #7
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00a      	beq.n	80068b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800689a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689e:	f383 8811 	msr	BASEPRI, r3
 80068a2:	f3bf 8f6f 	isb	sy
 80068a6:	f3bf 8f4f 	dsb	sy
 80068aa:	617b      	str	r3, [r7, #20]
}
 80068ac:	bf00      	nop
 80068ae:	e7fe      	b.n	80068ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d01f      	beq.n	80068f6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068b6:	2300      	movs	r3, #0
 80068b8:	61fb      	str	r3, [r7, #28]
 80068ba:	e012      	b.n	80068e2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	4413      	add	r3, r2
 80068c2:	7819      	ldrb	r1, [r3, #0]
 80068c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	4413      	add	r3, r2
 80068ca:	3334      	adds	r3, #52	; 0x34
 80068cc:	460a      	mov	r2, r1
 80068ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	4413      	add	r3, r2
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d006      	beq.n	80068ea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	3301      	adds	r3, #1
 80068e0:	61fb      	str	r3, [r7, #28]
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	2b0f      	cmp	r3, #15
 80068e6:	d9e9      	bls.n	80068bc <prvInitialiseNewTask+0x64>
 80068e8:	e000      	b.n	80068ec <prvInitialiseNewTask+0x94>
			{
				break;
 80068ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80068ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068f4:	e003      	b.n	80068fe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80068f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006900:	2b37      	cmp	r3, #55	; 0x37
 8006902:	d901      	bls.n	8006908 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006904:	2337      	movs	r3, #55	; 0x37
 8006906:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800690c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800690e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006910:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006912:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006916:	2200      	movs	r2, #0
 8006918:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691c:	3304      	adds	r3, #4
 800691e:	4618      	mov	r0, r3
 8006920:	f7ff f978 	bl	8005c14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006926:	3318      	adds	r3, #24
 8006928:	4618      	mov	r0, r3
 800692a:	f7ff f973 	bl	8005c14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800692e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006932:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006936:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800693a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800693c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800693e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006942:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006946:	2200      	movs	r2, #0
 8006948:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800694a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	68f9      	ldr	r1, [r7, #12]
 8006956:	69b8      	ldr	r0, [r7, #24]
 8006958:	f001 f928 	bl	8007bac <pxPortInitialiseStack>
 800695c:	4602      	mov	r2, r0
 800695e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006960:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800696a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800696c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800696e:	bf00      	nop
 8006970:	3720      	adds	r7, #32
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
	...

08006978 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006980:	f001 fa40 	bl	8007e04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006984:	4b2d      	ldr	r3, [pc, #180]	; (8006a3c <prvAddNewTaskToReadyList+0xc4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	3301      	adds	r3, #1
 800698a:	4a2c      	ldr	r2, [pc, #176]	; (8006a3c <prvAddNewTaskToReadyList+0xc4>)
 800698c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800698e:	4b2c      	ldr	r3, [pc, #176]	; (8006a40 <prvAddNewTaskToReadyList+0xc8>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d109      	bne.n	80069aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006996:	4a2a      	ldr	r2, [pc, #168]	; (8006a40 <prvAddNewTaskToReadyList+0xc8>)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800699c:	4b27      	ldr	r3, [pc, #156]	; (8006a3c <prvAddNewTaskToReadyList+0xc4>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d110      	bne.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80069a4:	f000 fc16 	bl	80071d4 <prvInitialiseTaskLists>
 80069a8:	e00d      	b.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80069aa:	4b26      	ldr	r3, [pc, #152]	; (8006a44 <prvAddNewTaskToReadyList+0xcc>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d109      	bne.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80069b2:	4b23      	ldr	r3, [pc, #140]	; (8006a40 <prvAddNewTaskToReadyList+0xc8>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069bc:	429a      	cmp	r2, r3
 80069be:	d802      	bhi.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80069c0:	4a1f      	ldr	r2, [pc, #124]	; (8006a40 <prvAddNewTaskToReadyList+0xc8>)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80069c6:	4b20      	ldr	r3, [pc, #128]	; (8006a48 <prvAddNewTaskToReadyList+0xd0>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3301      	adds	r3, #1
 80069cc:	4a1e      	ldr	r2, [pc, #120]	; (8006a48 <prvAddNewTaskToReadyList+0xd0>)
 80069ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80069d0:	4b1d      	ldr	r3, [pc, #116]	; (8006a48 <prvAddNewTaskToReadyList+0xd0>)
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069dc:	4b1b      	ldr	r3, [pc, #108]	; (8006a4c <prvAddNewTaskToReadyList+0xd4>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d903      	bls.n	80069ec <prvAddNewTaskToReadyList+0x74>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069e8:	4a18      	ldr	r2, [pc, #96]	; (8006a4c <prvAddNewTaskToReadyList+0xd4>)
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069f0:	4613      	mov	r3, r2
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	4413      	add	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4a15      	ldr	r2, [pc, #84]	; (8006a50 <prvAddNewTaskToReadyList+0xd8>)
 80069fa:	441a      	add	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3304      	adds	r3, #4
 8006a00:	4619      	mov	r1, r3
 8006a02:	4610      	mov	r0, r2
 8006a04:	f7ff f913 	bl	8005c2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a08:	f001 fa2c 	bl	8007e64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a0c:	4b0d      	ldr	r3, [pc, #52]	; (8006a44 <prvAddNewTaskToReadyList+0xcc>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00e      	beq.n	8006a32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a14:	4b0a      	ldr	r3, [pc, #40]	; (8006a40 <prvAddNewTaskToReadyList+0xc8>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d207      	bcs.n	8006a32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a22:	4b0c      	ldr	r3, [pc, #48]	; (8006a54 <prvAddNewTaskToReadyList+0xdc>)
 8006a24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a28:	601a      	str	r2, [r3, #0]
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a32:	bf00      	nop
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20001148 	.word	0x20001148
 8006a40:	20000c74 	.word	0x20000c74
 8006a44:	20001154 	.word	0x20001154
 8006a48:	20001164 	.word	0x20001164
 8006a4c:	20001150 	.word	0x20001150
 8006a50:	20000c78 	.word	0x20000c78
 8006a54:	e000ed04 	.word	0xe000ed04

08006a58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006a60:	2300      	movs	r3, #0
 8006a62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d017      	beq.n	8006a9a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006a6a:	4b13      	ldr	r3, [pc, #76]	; (8006ab8 <vTaskDelay+0x60>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00a      	beq.n	8006a88 <vTaskDelay+0x30>
	__asm volatile
 8006a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a76:	f383 8811 	msr	BASEPRI, r3
 8006a7a:	f3bf 8f6f 	isb	sy
 8006a7e:	f3bf 8f4f 	dsb	sy
 8006a82:	60bb      	str	r3, [r7, #8]
}
 8006a84:	bf00      	nop
 8006a86:	e7fe      	b.n	8006a86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006a88:	f000 f880 	bl	8006b8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006a8c:	2100      	movs	r1, #0
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 fcea 	bl	8007468 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a94:	f000 f888 	bl	8006ba8 <xTaskResumeAll>
 8006a98:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d107      	bne.n	8006ab0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006aa0:	4b06      	ldr	r3, [pc, #24]	; (8006abc <vTaskDelay+0x64>)
 8006aa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aa6:	601a      	str	r2, [r3, #0]
 8006aa8:	f3bf 8f4f 	dsb	sy
 8006aac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006ab0:	bf00      	nop
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	20001170 	.word	0x20001170
 8006abc:	e000ed04 	.word	0xe000ed04

08006ac0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b08a      	sub	sp, #40	; 0x28
 8006ac4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006aca:	2300      	movs	r3, #0
 8006acc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006ace:	463a      	mov	r2, r7
 8006ad0:	1d39      	adds	r1, r7, #4
 8006ad2:	f107 0308 	add.w	r3, r7, #8
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff f848 	bl	8005b6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006adc:	6839      	ldr	r1, [r7, #0]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	9202      	str	r2, [sp, #8]
 8006ae4:	9301      	str	r3, [sp, #4]
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	2300      	movs	r3, #0
 8006aec:	460a      	mov	r2, r1
 8006aee:	4921      	ldr	r1, [pc, #132]	; (8006b74 <vTaskStartScheduler+0xb4>)
 8006af0:	4821      	ldr	r0, [pc, #132]	; (8006b78 <vTaskStartScheduler+0xb8>)
 8006af2:	f7ff fe0f 	bl	8006714 <xTaskCreateStatic>
 8006af6:	4603      	mov	r3, r0
 8006af8:	4a20      	ldr	r2, [pc, #128]	; (8006b7c <vTaskStartScheduler+0xbc>)
 8006afa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006afc:	4b1f      	ldr	r3, [pc, #124]	; (8006b7c <vTaskStartScheduler+0xbc>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006b04:	2301      	movs	r3, #1
 8006b06:	617b      	str	r3, [r7, #20]
 8006b08:	e001      	b.n	8006b0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d102      	bne.n	8006b1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006b14:	f000 fcfc 	bl	8007510 <xTimerCreateTimerTask>
 8006b18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d116      	bne.n	8006b4e <vTaskStartScheduler+0x8e>
	__asm volatile
 8006b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	613b      	str	r3, [r7, #16]
}
 8006b32:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006b34:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <vTaskStartScheduler+0xc0>)
 8006b36:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006b3c:	4b11      	ldr	r3, [pc, #68]	; (8006b84 <vTaskStartScheduler+0xc4>)
 8006b3e:	2201      	movs	r2, #1
 8006b40:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b42:	4b11      	ldr	r3, [pc, #68]	; (8006b88 <vTaskStartScheduler+0xc8>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b48:	f001 f8ba 	bl	8007cc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b4c:	e00e      	b.n	8006b6c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b54:	d10a      	bne.n	8006b6c <vTaskStartScheduler+0xac>
	__asm volatile
 8006b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5a:	f383 8811 	msr	BASEPRI, r3
 8006b5e:	f3bf 8f6f 	isb	sy
 8006b62:	f3bf 8f4f 	dsb	sy
 8006b66:	60fb      	str	r3, [r7, #12]
}
 8006b68:	bf00      	nop
 8006b6a:	e7fe      	b.n	8006b6a <vTaskStartScheduler+0xaa>
}
 8006b6c:	bf00      	nop
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	0800e05c 	.word	0x0800e05c
 8006b78:	080071a5 	.word	0x080071a5
 8006b7c:	2000116c 	.word	0x2000116c
 8006b80:	20001168 	.word	0x20001168
 8006b84:	20001154 	.word	0x20001154
 8006b88:	2000114c 	.word	0x2000114c

08006b8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006b90:	4b04      	ldr	r3, [pc, #16]	; (8006ba4 <vTaskSuspendAll+0x18>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3301      	adds	r3, #1
 8006b96:	4a03      	ldr	r2, [pc, #12]	; (8006ba4 <vTaskSuspendAll+0x18>)
 8006b98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006b9a:	bf00      	nop
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr
 8006ba4:	20001170 	.word	0x20001170

08006ba8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006bb6:	4b42      	ldr	r3, [pc, #264]	; (8006cc0 <xTaskResumeAll+0x118>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10a      	bne.n	8006bd4 <xTaskResumeAll+0x2c>
	__asm volatile
 8006bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	603b      	str	r3, [r7, #0]
}
 8006bd0:	bf00      	nop
 8006bd2:	e7fe      	b.n	8006bd2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006bd4:	f001 f916 	bl	8007e04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006bd8:	4b39      	ldr	r3, [pc, #228]	; (8006cc0 <xTaskResumeAll+0x118>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	4a38      	ldr	r2, [pc, #224]	; (8006cc0 <xTaskResumeAll+0x118>)
 8006be0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006be2:	4b37      	ldr	r3, [pc, #220]	; (8006cc0 <xTaskResumeAll+0x118>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d162      	bne.n	8006cb0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006bea:	4b36      	ldr	r3, [pc, #216]	; (8006cc4 <xTaskResumeAll+0x11c>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d05e      	beq.n	8006cb0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bf2:	e02f      	b.n	8006c54 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bf4:	4b34      	ldr	r3, [pc, #208]	; (8006cc8 <xTaskResumeAll+0x120>)
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	3318      	adds	r3, #24
 8006c00:	4618      	mov	r0, r3
 8006c02:	f7ff f871 	bl	8005ce8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	3304      	adds	r3, #4
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7ff f86c 	bl	8005ce8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c14:	4b2d      	ldr	r3, [pc, #180]	; (8006ccc <xTaskResumeAll+0x124>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d903      	bls.n	8006c24 <xTaskResumeAll+0x7c>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c20:	4a2a      	ldr	r2, [pc, #168]	; (8006ccc <xTaskResumeAll+0x124>)
 8006c22:	6013      	str	r3, [r2, #0]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c28:	4613      	mov	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	4413      	add	r3, r2
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	4a27      	ldr	r2, [pc, #156]	; (8006cd0 <xTaskResumeAll+0x128>)
 8006c32:	441a      	add	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	3304      	adds	r3, #4
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	f7fe fff7 	bl	8005c2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c44:	4b23      	ldr	r3, [pc, #140]	; (8006cd4 <xTaskResumeAll+0x12c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d302      	bcc.n	8006c54 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006c4e:	4b22      	ldr	r3, [pc, #136]	; (8006cd8 <xTaskResumeAll+0x130>)
 8006c50:	2201      	movs	r2, #1
 8006c52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c54:	4b1c      	ldr	r3, [pc, #112]	; (8006cc8 <xTaskResumeAll+0x120>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1cb      	bne.n	8006bf4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d001      	beq.n	8006c66 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c62:	f000 fb55 	bl	8007310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006c66:	4b1d      	ldr	r3, [pc, #116]	; (8006cdc <xTaskResumeAll+0x134>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d010      	beq.n	8006c94 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c72:	f000 f847 	bl	8006d04 <xTaskIncrementTick>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d002      	beq.n	8006c82 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006c7c:	4b16      	ldr	r3, [pc, #88]	; (8006cd8 <xTaskResumeAll+0x130>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	3b01      	subs	r3, #1
 8006c86:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1f1      	bne.n	8006c72 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006c8e:	4b13      	ldr	r3, [pc, #76]	; (8006cdc <xTaskResumeAll+0x134>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006c94:	4b10      	ldr	r3, [pc, #64]	; (8006cd8 <xTaskResumeAll+0x130>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d009      	beq.n	8006cb0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ca0:	4b0f      	ldr	r3, [pc, #60]	; (8006ce0 <xTaskResumeAll+0x138>)
 8006ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	f3bf 8f4f 	dsb	sy
 8006cac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006cb0:	f001 f8d8 	bl	8007e64 <vPortExitCritical>

	return xAlreadyYielded;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20001170 	.word	0x20001170
 8006cc4:	20001148 	.word	0x20001148
 8006cc8:	20001108 	.word	0x20001108
 8006ccc:	20001150 	.word	0x20001150
 8006cd0:	20000c78 	.word	0x20000c78
 8006cd4:	20000c74 	.word	0x20000c74
 8006cd8:	2000115c 	.word	0x2000115c
 8006cdc:	20001158 	.word	0x20001158
 8006ce0:	e000ed04 	.word	0xe000ed04

08006ce4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006cea:	4b05      	ldr	r3, [pc, #20]	; (8006d00 <xTaskGetTickCount+0x1c>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006cf0:	687b      	ldr	r3, [r7, #4]
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop
 8006d00:	2000114c 	.word	0x2000114c

08006d04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d0e:	4b4f      	ldr	r3, [pc, #316]	; (8006e4c <xTaskIncrementTick+0x148>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f040 808f 	bne.w	8006e36 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d18:	4b4d      	ldr	r3, [pc, #308]	; (8006e50 <xTaskIncrementTick+0x14c>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d20:	4a4b      	ldr	r2, [pc, #300]	; (8006e50 <xTaskIncrementTick+0x14c>)
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d120      	bne.n	8006d6e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d2c:	4b49      	ldr	r3, [pc, #292]	; (8006e54 <xTaskIncrementTick+0x150>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00a      	beq.n	8006d4c <xTaskIncrementTick+0x48>
	__asm volatile
 8006d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d3a:	f383 8811 	msr	BASEPRI, r3
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f3bf 8f4f 	dsb	sy
 8006d46:	603b      	str	r3, [r7, #0]
}
 8006d48:	bf00      	nop
 8006d4a:	e7fe      	b.n	8006d4a <xTaskIncrementTick+0x46>
 8006d4c:	4b41      	ldr	r3, [pc, #260]	; (8006e54 <xTaskIncrementTick+0x150>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	4b41      	ldr	r3, [pc, #260]	; (8006e58 <xTaskIncrementTick+0x154>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a3f      	ldr	r2, [pc, #252]	; (8006e54 <xTaskIncrementTick+0x150>)
 8006d58:	6013      	str	r3, [r2, #0]
 8006d5a:	4a3f      	ldr	r2, [pc, #252]	; (8006e58 <xTaskIncrementTick+0x154>)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6013      	str	r3, [r2, #0]
 8006d60:	4b3e      	ldr	r3, [pc, #248]	; (8006e5c <xTaskIncrementTick+0x158>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	3301      	adds	r3, #1
 8006d66:	4a3d      	ldr	r2, [pc, #244]	; (8006e5c <xTaskIncrementTick+0x158>)
 8006d68:	6013      	str	r3, [r2, #0]
 8006d6a:	f000 fad1 	bl	8007310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d6e:	4b3c      	ldr	r3, [pc, #240]	; (8006e60 <xTaskIncrementTick+0x15c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d349      	bcc.n	8006e0c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d78:	4b36      	ldr	r3, [pc, #216]	; (8006e54 <xTaskIncrementTick+0x150>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d104      	bne.n	8006d8c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d82:	4b37      	ldr	r3, [pc, #220]	; (8006e60 <xTaskIncrementTick+0x15c>)
 8006d84:	f04f 32ff 	mov.w	r2, #4294967295
 8006d88:	601a      	str	r2, [r3, #0]
					break;
 8006d8a:	e03f      	b.n	8006e0c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d8c:	4b31      	ldr	r3, [pc, #196]	; (8006e54 <xTaskIncrementTick+0x150>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d203      	bcs.n	8006dac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006da4:	4a2e      	ldr	r2, [pc, #184]	; (8006e60 <xTaskIncrementTick+0x15c>)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006daa:	e02f      	b.n	8006e0c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	3304      	adds	r3, #4
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fe ff99 	bl	8005ce8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d004      	beq.n	8006dc8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	3318      	adds	r3, #24
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fe ff90 	bl	8005ce8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dcc:	4b25      	ldr	r3, [pc, #148]	; (8006e64 <xTaskIncrementTick+0x160>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d903      	bls.n	8006ddc <xTaskIncrementTick+0xd8>
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd8:	4a22      	ldr	r2, [pc, #136]	; (8006e64 <xTaskIncrementTick+0x160>)
 8006dda:	6013      	str	r3, [r2, #0]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de0:	4613      	mov	r3, r2
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	4413      	add	r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4a1f      	ldr	r2, [pc, #124]	; (8006e68 <xTaskIncrementTick+0x164>)
 8006dea:	441a      	add	r2, r3
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	3304      	adds	r3, #4
 8006df0:	4619      	mov	r1, r3
 8006df2:	4610      	mov	r0, r2
 8006df4:	f7fe ff1b 	bl	8005c2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dfc:	4b1b      	ldr	r3, [pc, #108]	; (8006e6c <xTaskIncrementTick+0x168>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d3b8      	bcc.n	8006d78 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006e06:	2301      	movs	r3, #1
 8006e08:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e0a:	e7b5      	b.n	8006d78 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e0c:	4b17      	ldr	r3, [pc, #92]	; (8006e6c <xTaskIncrementTick+0x168>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e12:	4915      	ldr	r1, [pc, #84]	; (8006e68 <xTaskIncrementTick+0x164>)
 8006e14:	4613      	mov	r3, r2
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	4413      	add	r3, r2
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	440b      	add	r3, r1
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d901      	bls.n	8006e28 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006e24:	2301      	movs	r3, #1
 8006e26:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006e28:	4b11      	ldr	r3, [pc, #68]	; (8006e70 <xTaskIncrementTick+0x16c>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d007      	beq.n	8006e40 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006e30:	2301      	movs	r3, #1
 8006e32:	617b      	str	r3, [r7, #20]
 8006e34:	e004      	b.n	8006e40 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006e36:	4b0f      	ldr	r3, [pc, #60]	; (8006e74 <xTaskIncrementTick+0x170>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	4a0d      	ldr	r2, [pc, #52]	; (8006e74 <xTaskIncrementTick+0x170>)
 8006e3e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006e40:	697b      	ldr	r3, [r7, #20]
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3718      	adds	r7, #24
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	20001170 	.word	0x20001170
 8006e50:	2000114c 	.word	0x2000114c
 8006e54:	20001100 	.word	0x20001100
 8006e58:	20001104 	.word	0x20001104
 8006e5c:	20001160 	.word	0x20001160
 8006e60:	20001168 	.word	0x20001168
 8006e64:	20001150 	.word	0x20001150
 8006e68:	20000c78 	.word	0x20000c78
 8006e6c:	20000c74 	.word	0x20000c74
 8006e70:	2000115c 	.word	0x2000115c
 8006e74:	20001158 	.word	0x20001158

08006e78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e7e:	4b28      	ldr	r3, [pc, #160]	; (8006f20 <vTaskSwitchContext+0xa8>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d003      	beq.n	8006e8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e86:	4b27      	ldr	r3, [pc, #156]	; (8006f24 <vTaskSwitchContext+0xac>)
 8006e88:	2201      	movs	r2, #1
 8006e8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e8c:	e041      	b.n	8006f12 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006e8e:	4b25      	ldr	r3, [pc, #148]	; (8006f24 <vTaskSwitchContext+0xac>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e94:	4b24      	ldr	r3, [pc, #144]	; (8006f28 <vTaskSwitchContext+0xb0>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	60fb      	str	r3, [r7, #12]
 8006e9a:	e010      	b.n	8006ebe <vTaskSwitchContext+0x46>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10a      	bne.n	8006eb8 <vTaskSwitchContext+0x40>
	__asm volatile
 8006ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea6:	f383 8811 	msr	BASEPRI, r3
 8006eaa:	f3bf 8f6f 	isb	sy
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	607b      	str	r3, [r7, #4]
}
 8006eb4:	bf00      	nop
 8006eb6:	e7fe      	b.n	8006eb6 <vTaskSwitchContext+0x3e>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	60fb      	str	r3, [r7, #12]
 8006ebe:	491b      	ldr	r1, [pc, #108]	; (8006f2c <vTaskSwitchContext+0xb4>)
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	440b      	add	r3, r1
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d0e4      	beq.n	8006e9c <vTaskSwitchContext+0x24>
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	4613      	mov	r3, r2
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	4413      	add	r3, r2
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	4a13      	ldr	r2, [pc, #76]	; (8006f2c <vTaskSwitchContext+0xb4>)
 8006ede:	4413      	add	r3, r2
 8006ee0:	60bb      	str	r3, [r7, #8]
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	605a      	str	r2, [r3, #4]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	3308      	adds	r3, #8
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d104      	bne.n	8006f02 <vTaskSwitchContext+0x8a>
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	605a      	str	r2, [r3, #4]
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	4a09      	ldr	r2, [pc, #36]	; (8006f30 <vTaskSwitchContext+0xb8>)
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	4a06      	ldr	r2, [pc, #24]	; (8006f28 <vTaskSwitchContext+0xb0>)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6013      	str	r3, [r2, #0]
}
 8006f12:	bf00      	nop
 8006f14:	3714      	adds	r7, #20
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20001170 	.word	0x20001170
 8006f24:	2000115c 	.word	0x2000115c
 8006f28:	20001150 	.word	0x20001150
 8006f2c:	20000c78 	.word	0x20000c78
 8006f30:	20000c74 	.word	0x20000c74

08006f34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10a      	bne.n	8006f5a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	60fb      	str	r3, [r7, #12]
}
 8006f56:	bf00      	nop
 8006f58:	e7fe      	b.n	8006f58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f5a:	4b07      	ldr	r3, [pc, #28]	; (8006f78 <vTaskPlaceOnEventList+0x44>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	3318      	adds	r3, #24
 8006f60:	4619      	mov	r1, r3
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7fe fe87 	bl	8005c76 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f68:	2101      	movs	r1, #1
 8006f6a:	6838      	ldr	r0, [r7, #0]
 8006f6c:	f000 fa7c 	bl	8007468 <prvAddCurrentTaskToDelayedList>
}
 8006f70:	bf00      	nop
 8006f72:	3710      	adds	r7, #16
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	20000c74 	.word	0x20000c74

08006f7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10a      	bne.n	8006fa4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f92:	f383 8811 	msr	BASEPRI, r3
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	f3bf 8f4f 	dsb	sy
 8006f9e:	617b      	str	r3, [r7, #20]
}
 8006fa0:	bf00      	nop
 8006fa2:	e7fe      	b.n	8006fa2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006fa4:	4b0a      	ldr	r3, [pc, #40]	; (8006fd0 <vTaskPlaceOnEventListRestricted+0x54>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	3318      	adds	r3, #24
 8006faa:	4619      	mov	r1, r3
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f7fe fe3e 	bl	8005c2e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d002      	beq.n	8006fbe <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8006fbc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fbe:	6879      	ldr	r1, [r7, #4]
 8006fc0:	68b8      	ldr	r0, [r7, #8]
 8006fc2:	f000 fa51 	bl	8007468 <prvAddCurrentTaskToDelayedList>
	}
 8006fc6:	bf00      	nop
 8006fc8:	3718      	adds	r7, #24
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	20000c74 	.word	0x20000c74

08006fd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10a      	bne.n	8007000 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	60fb      	str	r3, [r7, #12]
}
 8006ffc:	bf00      	nop
 8006ffe:	e7fe      	b.n	8006ffe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	3318      	adds	r3, #24
 8007004:	4618      	mov	r0, r3
 8007006:	f7fe fe6f 	bl	8005ce8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800700a:	4b1e      	ldr	r3, [pc, #120]	; (8007084 <xTaskRemoveFromEventList+0xb0>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d11d      	bne.n	800704e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	3304      	adds	r3, #4
 8007016:	4618      	mov	r0, r3
 8007018:	f7fe fe66 	bl	8005ce8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007020:	4b19      	ldr	r3, [pc, #100]	; (8007088 <xTaskRemoveFromEventList+0xb4>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	429a      	cmp	r2, r3
 8007026:	d903      	bls.n	8007030 <xTaskRemoveFromEventList+0x5c>
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702c:	4a16      	ldr	r2, [pc, #88]	; (8007088 <xTaskRemoveFromEventList+0xb4>)
 800702e:	6013      	str	r3, [r2, #0]
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007034:	4613      	mov	r3, r2
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4a13      	ldr	r2, [pc, #76]	; (800708c <xTaskRemoveFromEventList+0xb8>)
 800703e:	441a      	add	r2, r3
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	3304      	adds	r3, #4
 8007044:	4619      	mov	r1, r3
 8007046:	4610      	mov	r0, r2
 8007048:	f7fe fdf1 	bl	8005c2e <vListInsertEnd>
 800704c:	e005      	b.n	800705a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	3318      	adds	r3, #24
 8007052:	4619      	mov	r1, r3
 8007054:	480e      	ldr	r0, [pc, #56]	; (8007090 <xTaskRemoveFromEventList+0xbc>)
 8007056:	f7fe fdea 	bl	8005c2e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800705e:	4b0d      	ldr	r3, [pc, #52]	; (8007094 <xTaskRemoveFromEventList+0xc0>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007064:	429a      	cmp	r2, r3
 8007066:	d905      	bls.n	8007074 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007068:	2301      	movs	r3, #1
 800706a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800706c:	4b0a      	ldr	r3, [pc, #40]	; (8007098 <xTaskRemoveFromEventList+0xc4>)
 800706e:	2201      	movs	r2, #1
 8007070:	601a      	str	r2, [r3, #0]
 8007072:	e001      	b.n	8007078 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007074:	2300      	movs	r3, #0
 8007076:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007078:	697b      	ldr	r3, [r7, #20]
}
 800707a:	4618      	mov	r0, r3
 800707c:	3718      	adds	r7, #24
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	20001170 	.word	0x20001170
 8007088:	20001150 	.word	0x20001150
 800708c:	20000c78 	.word	0x20000c78
 8007090:	20001108 	.word	0x20001108
 8007094:	20000c74 	.word	0x20000c74
 8007098:	2000115c 	.word	0x2000115c

0800709c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80070a4:	4b06      	ldr	r3, [pc, #24]	; (80070c0 <vTaskInternalSetTimeOutState+0x24>)
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070ac:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <vTaskInternalSetTimeOutState+0x28>)
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	605a      	str	r2, [r3, #4]
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr
 80070c0:	20001160 	.word	0x20001160
 80070c4:	2000114c 	.word	0x2000114c

080070c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b088      	sub	sp, #32
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d10a      	bne.n	80070ee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80070d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070dc:	f383 8811 	msr	BASEPRI, r3
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	613b      	str	r3, [r7, #16]
}
 80070ea:	bf00      	nop
 80070ec:	e7fe      	b.n	80070ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10a      	bne.n	800710a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80070f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	60fb      	str	r3, [r7, #12]
}
 8007106:	bf00      	nop
 8007108:	e7fe      	b.n	8007108 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800710a:	f000 fe7b 	bl	8007e04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800710e:	4b1d      	ldr	r3, [pc, #116]	; (8007184 <xTaskCheckForTimeOut+0xbc>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	69ba      	ldr	r2, [r7, #24]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007126:	d102      	bne.n	800712e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007128:	2300      	movs	r3, #0
 800712a:	61fb      	str	r3, [r7, #28]
 800712c:	e023      	b.n	8007176 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	4b15      	ldr	r3, [pc, #84]	; (8007188 <xTaskCheckForTimeOut+0xc0>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	429a      	cmp	r2, r3
 8007138:	d007      	beq.n	800714a <xTaskCheckForTimeOut+0x82>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	429a      	cmp	r2, r3
 8007142:	d302      	bcc.n	800714a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007144:	2301      	movs	r3, #1
 8007146:	61fb      	str	r3, [r7, #28]
 8007148:	e015      	b.n	8007176 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	429a      	cmp	r2, r3
 8007152:	d20b      	bcs.n	800716c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	1ad2      	subs	r2, r2, r3
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f7ff ff9b 	bl	800709c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007166:	2300      	movs	r3, #0
 8007168:	61fb      	str	r3, [r7, #28]
 800716a:	e004      	b.n	8007176 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	2200      	movs	r2, #0
 8007170:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007172:	2301      	movs	r3, #1
 8007174:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007176:	f000 fe75 	bl	8007e64 <vPortExitCritical>

	return xReturn;
 800717a:	69fb      	ldr	r3, [r7, #28]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3720      	adds	r7, #32
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	2000114c 	.word	0x2000114c
 8007188:	20001160 	.word	0x20001160

0800718c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800718c:	b480      	push	{r7}
 800718e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007190:	4b03      	ldr	r3, [pc, #12]	; (80071a0 <vTaskMissedYield+0x14>)
 8007192:	2201      	movs	r2, #1
 8007194:	601a      	str	r2, [r3, #0]
}
 8007196:	bf00      	nop
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr
 80071a0:	2000115c 	.word	0x2000115c

080071a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071ac:	f000 f852 	bl	8007254 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071b0:	4b06      	ldr	r3, [pc, #24]	; (80071cc <prvIdleTask+0x28>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d9f9      	bls.n	80071ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80071b8:	4b05      	ldr	r3, [pc, #20]	; (80071d0 <prvIdleTask+0x2c>)
 80071ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071be:	601a      	str	r2, [r3, #0]
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80071c8:	e7f0      	b.n	80071ac <prvIdleTask+0x8>
 80071ca:	bf00      	nop
 80071cc:	20000c78 	.word	0x20000c78
 80071d0:	e000ed04 	.word	0xe000ed04

080071d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071da:	2300      	movs	r3, #0
 80071dc:	607b      	str	r3, [r7, #4]
 80071de:	e00c      	b.n	80071fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	4613      	mov	r3, r2
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4413      	add	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4a12      	ldr	r2, [pc, #72]	; (8007234 <prvInitialiseTaskLists+0x60>)
 80071ec:	4413      	add	r3, r2
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7fe fcf0 	bl	8005bd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	3301      	adds	r3, #1
 80071f8:	607b      	str	r3, [r7, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b37      	cmp	r3, #55	; 0x37
 80071fe:	d9ef      	bls.n	80071e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007200:	480d      	ldr	r0, [pc, #52]	; (8007238 <prvInitialiseTaskLists+0x64>)
 8007202:	f7fe fce7 	bl	8005bd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007206:	480d      	ldr	r0, [pc, #52]	; (800723c <prvInitialiseTaskLists+0x68>)
 8007208:	f7fe fce4 	bl	8005bd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800720c:	480c      	ldr	r0, [pc, #48]	; (8007240 <prvInitialiseTaskLists+0x6c>)
 800720e:	f7fe fce1 	bl	8005bd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007212:	480c      	ldr	r0, [pc, #48]	; (8007244 <prvInitialiseTaskLists+0x70>)
 8007214:	f7fe fcde 	bl	8005bd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007218:	480b      	ldr	r0, [pc, #44]	; (8007248 <prvInitialiseTaskLists+0x74>)
 800721a:	f7fe fcdb 	bl	8005bd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800721e:	4b0b      	ldr	r3, [pc, #44]	; (800724c <prvInitialiseTaskLists+0x78>)
 8007220:	4a05      	ldr	r2, [pc, #20]	; (8007238 <prvInitialiseTaskLists+0x64>)
 8007222:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007224:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <prvInitialiseTaskLists+0x7c>)
 8007226:	4a05      	ldr	r2, [pc, #20]	; (800723c <prvInitialiseTaskLists+0x68>)
 8007228:	601a      	str	r2, [r3, #0]
}
 800722a:	bf00      	nop
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20000c78 	.word	0x20000c78
 8007238:	200010d8 	.word	0x200010d8
 800723c:	200010ec 	.word	0x200010ec
 8007240:	20001108 	.word	0x20001108
 8007244:	2000111c 	.word	0x2000111c
 8007248:	20001134 	.word	0x20001134
 800724c:	20001100 	.word	0x20001100
 8007250:	20001104 	.word	0x20001104

08007254 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800725a:	e019      	b.n	8007290 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800725c:	f000 fdd2 	bl	8007e04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007260:	4b10      	ldr	r3, [pc, #64]	; (80072a4 <prvCheckTasksWaitingTermination+0x50>)
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	3304      	adds	r3, #4
 800726c:	4618      	mov	r0, r3
 800726e:	f7fe fd3b 	bl	8005ce8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007272:	4b0d      	ldr	r3, [pc, #52]	; (80072a8 <prvCheckTasksWaitingTermination+0x54>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	3b01      	subs	r3, #1
 8007278:	4a0b      	ldr	r2, [pc, #44]	; (80072a8 <prvCheckTasksWaitingTermination+0x54>)
 800727a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800727c:	4b0b      	ldr	r3, [pc, #44]	; (80072ac <prvCheckTasksWaitingTermination+0x58>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	3b01      	subs	r3, #1
 8007282:	4a0a      	ldr	r2, [pc, #40]	; (80072ac <prvCheckTasksWaitingTermination+0x58>)
 8007284:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007286:	f000 fded 	bl	8007e64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f810 	bl	80072b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007290:	4b06      	ldr	r3, [pc, #24]	; (80072ac <prvCheckTasksWaitingTermination+0x58>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e1      	bne.n	800725c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	2000111c 	.word	0x2000111c
 80072a8:	20001148 	.word	0x20001148
 80072ac:	20001130 	.word	0x20001130

080072b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d108      	bne.n	80072d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 ff8a 	bl	80081e0 <vPortFree>
				vPortFree( pxTCB );
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 ff87 	bl	80081e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072d2:	e018      	b.n	8007306 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d103      	bne.n	80072e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 ff7e 	bl	80081e0 <vPortFree>
	}
 80072e4:	e00f      	b.n	8007306 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d00a      	beq.n	8007306 <prvDeleteTCB+0x56>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	60fb      	str	r3, [r7, #12]
}
 8007302:	bf00      	nop
 8007304:	e7fe      	b.n	8007304 <prvDeleteTCB+0x54>
	}
 8007306:	bf00      	nop
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
	...

08007310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007316:	4b0c      	ldr	r3, [pc, #48]	; (8007348 <prvResetNextTaskUnblockTime+0x38>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d104      	bne.n	800732a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007320:	4b0a      	ldr	r3, [pc, #40]	; (800734c <prvResetNextTaskUnblockTime+0x3c>)
 8007322:	f04f 32ff 	mov.w	r2, #4294967295
 8007326:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007328:	e008      	b.n	800733c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800732a:	4b07      	ldr	r3, [pc, #28]	; (8007348 <prvResetNextTaskUnblockTime+0x38>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	4a04      	ldr	r2, [pc, #16]	; (800734c <prvResetNextTaskUnblockTime+0x3c>)
 800733a:	6013      	str	r3, [r2, #0]
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr
 8007348:	20001100 	.word	0x20001100
 800734c:	20001168 	.word	0x20001168

08007350 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007356:	4b0b      	ldr	r3, [pc, #44]	; (8007384 <xTaskGetSchedulerState+0x34>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d102      	bne.n	8007364 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800735e:	2301      	movs	r3, #1
 8007360:	607b      	str	r3, [r7, #4]
 8007362:	e008      	b.n	8007376 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007364:	4b08      	ldr	r3, [pc, #32]	; (8007388 <xTaskGetSchedulerState+0x38>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d102      	bne.n	8007372 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800736c:	2302      	movs	r3, #2
 800736e:	607b      	str	r3, [r7, #4]
 8007370:	e001      	b.n	8007376 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007372:	2300      	movs	r3, #0
 8007374:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007376:	687b      	ldr	r3, [r7, #4]
	}
 8007378:	4618      	mov	r0, r3
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr
 8007384:	20001154 	.word	0x20001154
 8007388:	20001170 	.word	0x20001170

0800738c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800738c:	b580      	push	{r7, lr}
 800738e:	b086      	sub	sp, #24
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007398:	2300      	movs	r3, #0
 800739a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d056      	beq.n	8007450 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80073a2:	4b2e      	ldr	r3, [pc, #184]	; (800745c <xTaskPriorityDisinherit+0xd0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d00a      	beq.n	80073c2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80073ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b0:	f383 8811 	msr	BASEPRI, r3
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	f3bf 8f4f 	dsb	sy
 80073bc:	60fb      	str	r3, [r7, #12]
}
 80073be:	bf00      	nop
 80073c0:	e7fe      	b.n	80073c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10a      	bne.n	80073e0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80073ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ce:	f383 8811 	msr	BASEPRI, r3
 80073d2:	f3bf 8f6f 	isb	sy
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	60bb      	str	r3, [r7, #8]
}
 80073dc:	bf00      	nop
 80073de:	e7fe      	b.n	80073de <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073e4:	1e5a      	subs	r2, r3, #1
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d02c      	beq.n	8007450 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d128      	bne.n	8007450 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	3304      	adds	r3, #4
 8007402:	4618      	mov	r0, r3
 8007404:	f7fe fc70 	bl	8005ce8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007414:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007420:	4b0f      	ldr	r3, [pc, #60]	; (8007460 <xTaskPriorityDisinherit+0xd4>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	429a      	cmp	r2, r3
 8007426:	d903      	bls.n	8007430 <xTaskPriorityDisinherit+0xa4>
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742c:	4a0c      	ldr	r2, [pc, #48]	; (8007460 <xTaskPriorityDisinherit+0xd4>)
 800742e:	6013      	str	r3, [r2, #0]
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007434:	4613      	mov	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4413      	add	r3, r2
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	4a09      	ldr	r2, [pc, #36]	; (8007464 <xTaskPriorityDisinherit+0xd8>)
 800743e:	441a      	add	r2, r3
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	3304      	adds	r3, #4
 8007444:	4619      	mov	r1, r3
 8007446:	4610      	mov	r0, r2
 8007448:	f7fe fbf1 	bl	8005c2e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800744c:	2301      	movs	r3, #1
 800744e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007450:	697b      	ldr	r3, [r7, #20]
	}
 8007452:	4618      	mov	r0, r3
 8007454:	3718      	adds	r7, #24
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	20000c74 	.word	0x20000c74
 8007460:	20001150 	.word	0x20001150
 8007464:	20000c78 	.word	0x20000c78

08007468 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007472:	4b21      	ldr	r3, [pc, #132]	; (80074f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007478:	4b20      	ldr	r3, [pc, #128]	; (80074fc <prvAddCurrentTaskToDelayedList+0x94>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3304      	adds	r3, #4
 800747e:	4618      	mov	r0, r3
 8007480:	f7fe fc32 	bl	8005ce8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800748a:	d10a      	bne.n	80074a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d007      	beq.n	80074a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007492:	4b1a      	ldr	r3, [pc, #104]	; (80074fc <prvAddCurrentTaskToDelayedList+0x94>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	3304      	adds	r3, #4
 8007498:	4619      	mov	r1, r3
 800749a:	4819      	ldr	r0, [pc, #100]	; (8007500 <prvAddCurrentTaskToDelayedList+0x98>)
 800749c:	f7fe fbc7 	bl	8005c2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074a0:	e026      	b.n	80074f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4413      	add	r3, r2
 80074a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074aa:	4b14      	ldr	r3, [pc, #80]	; (80074fc <prvAddCurrentTaskToDelayedList+0x94>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	68ba      	ldr	r2, [r7, #8]
 80074b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d209      	bcs.n	80074ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074ba:	4b12      	ldr	r3, [pc, #72]	; (8007504 <prvAddCurrentTaskToDelayedList+0x9c>)
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	4b0f      	ldr	r3, [pc, #60]	; (80074fc <prvAddCurrentTaskToDelayedList+0x94>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3304      	adds	r3, #4
 80074c4:	4619      	mov	r1, r3
 80074c6:	4610      	mov	r0, r2
 80074c8:	f7fe fbd5 	bl	8005c76 <vListInsert>
}
 80074cc:	e010      	b.n	80074f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074ce:	4b0e      	ldr	r3, [pc, #56]	; (8007508 <prvAddCurrentTaskToDelayedList+0xa0>)
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	4b0a      	ldr	r3, [pc, #40]	; (80074fc <prvAddCurrentTaskToDelayedList+0x94>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	3304      	adds	r3, #4
 80074d8:	4619      	mov	r1, r3
 80074da:	4610      	mov	r0, r2
 80074dc:	f7fe fbcb 	bl	8005c76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074e0:	4b0a      	ldr	r3, [pc, #40]	; (800750c <prvAddCurrentTaskToDelayedList+0xa4>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d202      	bcs.n	80074f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80074ea:	4a08      	ldr	r2, [pc, #32]	; (800750c <prvAddCurrentTaskToDelayedList+0xa4>)
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	6013      	str	r3, [r2, #0]
}
 80074f0:	bf00      	nop
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	2000114c 	.word	0x2000114c
 80074fc:	20000c74 	.word	0x20000c74
 8007500:	20001134 	.word	0x20001134
 8007504:	20001104 	.word	0x20001104
 8007508:	20001100 	.word	0x20001100
 800750c:	20001168 	.word	0x20001168

08007510 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b08a      	sub	sp, #40	; 0x28
 8007514:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007516:	2300      	movs	r3, #0
 8007518:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800751a:	f000 fb07 	bl	8007b2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800751e:	4b1c      	ldr	r3, [pc, #112]	; (8007590 <xTimerCreateTimerTask+0x80>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d021      	beq.n	800756a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007526:	2300      	movs	r3, #0
 8007528:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800752a:	2300      	movs	r3, #0
 800752c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800752e:	1d3a      	adds	r2, r7, #4
 8007530:	f107 0108 	add.w	r1, r7, #8
 8007534:	f107 030c 	add.w	r3, r7, #12
 8007538:	4618      	mov	r0, r3
 800753a:	f7fe fb31 	bl	8005ba0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800753e:	6879      	ldr	r1, [r7, #4]
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	9202      	str	r2, [sp, #8]
 8007546:	9301      	str	r3, [sp, #4]
 8007548:	2302      	movs	r3, #2
 800754a:	9300      	str	r3, [sp, #0]
 800754c:	2300      	movs	r3, #0
 800754e:	460a      	mov	r2, r1
 8007550:	4910      	ldr	r1, [pc, #64]	; (8007594 <xTimerCreateTimerTask+0x84>)
 8007552:	4811      	ldr	r0, [pc, #68]	; (8007598 <xTimerCreateTimerTask+0x88>)
 8007554:	f7ff f8de 	bl	8006714 <xTaskCreateStatic>
 8007558:	4603      	mov	r3, r0
 800755a:	4a10      	ldr	r2, [pc, #64]	; (800759c <xTimerCreateTimerTask+0x8c>)
 800755c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800755e:	4b0f      	ldr	r3, [pc, #60]	; (800759c <xTimerCreateTimerTask+0x8c>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007566:	2301      	movs	r3, #1
 8007568:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10a      	bne.n	8007586 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	613b      	str	r3, [r7, #16]
}
 8007582:	bf00      	nop
 8007584:	e7fe      	b.n	8007584 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007586:	697b      	ldr	r3, [r7, #20]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3718      	adds	r7, #24
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	200011a4 	.word	0x200011a4
 8007594:	0800e064 	.word	0x0800e064
 8007598:	080076d5 	.word	0x080076d5
 800759c:	200011a8 	.word	0x200011a8

080075a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08a      	sub	sp, #40	; 0x28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
 80075ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80075ae:	2300      	movs	r3, #0
 80075b0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d10a      	bne.n	80075ce <xTimerGenericCommand+0x2e>
	__asm volatile
 80075b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075bc:	f383 8811 	msr	BASEPRI, r3
 80075c0:	f3bf 8f6f 	isb	sy
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	623b      	str	r3, [r7, #32]
}
 80075ca:	bf00      	nop
 80075cc:	e7fe      	b.n	80075cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80075ce:	4b1a      	ldr	r3, [pc, #104]	; (8007638 <xTimerGenericCommand+0x98>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d02a      	beq.n	800762c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	2b05      	cmp	r3, #5
 80075e6:	dc18      	bgt.n	800761a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80075e8:	f7ff feb2 	bl	8007350 <xTaskGetSchedulerState>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	d109      	bne.n	8007606 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80075f2:	4b11      	ldr	r3, [pc, #68]	; (8007638 <xTimerGenericCommand+0x98>)
 80075f4:	6818      	ldr	r0, [r3, #0]
 80075f6:	f107 0110 	add.w	r1, r7, #16
 80075fa:	2300      	movs	r3, #0
 80075fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075fe:	f7fe fca1 	bl	8005f44 <xQueueGenericSend>
 8007602:	6278      	str	r0, [r7, #36]	; 0x24
 8007604:	e012      	b.n	800762c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007606:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <xTimerGenericCommand+0x98>)
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	f107 0110 	add.w	r1, r7, #16
 800760e:	2300      	movs	r3, #0
 8007610:	2200      	movs	r2, #0
 8007612:	f7fe fc97 	bl	8005f44 <xQueueGenericSend>
 8007616:	6278      	str	r0, [r7, #36]	; 0x24
 8007618:	e008      	b.n	800762c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800761a:	4b07      	ldr	r3, [pc, #28]	; (8007638 <xTimerGenericCommand+0x98>)
 800761c:	6818      	ldr	r0, [r3, #0]
 800761e:	f107 0110 	add.w	r1, r7, #16
 8007622:	2300      	movs	r3, #0
 8007624:	683a      	ldr	r2, [r7, #0]
 8007626:	f7fe fd8b 	bl	8006140 <xQueueGenericSendFromISR>
 800762a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800762c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800762e:	4618      	mov	r0, r3
 8007630:	3728      	adds	r7, #40	; 0x28
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	200011a4 	.word	0x200011a4

0800763c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b088      	sub	sp, #32
 8007640:	af02      	add	r7, sp, #8
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007646:	4b22      	ldr	r3, [pc, #136]	; (80076d0 <prvProcessExpiredTimer+0x94>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	3304      	adds	r3, #4
 8007654:	4618      	mov	r0, r3
 8007656:	f7fe fb47 	bl	8005ce8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007660:	f003 0304 	and.w	r3, r3, #4
 8007664:	2b00      	cmp	r3, #0
 8007666:	d022      	beq.n	80076ae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	699a      	ldr	r2, [r3, #24]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	18d1      	adds	r1, r2, r3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	6978      	ldr	r0, [r7, #20]
 8007676:	f000 f8d1 	bl	800781c <prvInsertTimerInActiveList>
 800767a:	4603      	mov	r3, r0
 800767c:	2b00      	cmp	r3, #0
 800767e:	d01f      	beq.n	80076c0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007680:	2300      	movs	r3, #0
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	2300      	movs	r3, #0
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	2100      	movs	r1, #0
 800768a:	6978      	ldr	r0, [r7, #20]
 800768c:	f7ff ff88 	bl	80075a0 <xTimerGenericCommand>
 8007690:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d113      	bne.n	80076c0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	60fb      	str	r3, [r7, #12]
}
 80076aa:	bf00      	nop
 80076ac:	e7fe      	b.n	80076ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80076b4:	f023 0301 	bic.w	r3, r3, #1
 80076b8:	b2da      	uxtb	r2, r3
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	6a1b      	ldr	r3, [r3, #32]
 80076c4:	6978      	ldr	r0, [r7, #20]
 80076c6:	4798      	blx	r3
}
 80076c8:	bf00      	nop
 80076ca:	3718      	adds	r7, #24
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	2000119c 	.word	0x2000119c

080076d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80076dc:	f107 0308 	add.w	r3, r7, #8
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 f857 	bl	8007794 <prvGetNextExpireTime>
 80076e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	4619      	mov	r1, r3
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f000 f803 	bl	80076f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80076f2:	f000 f8d5 	bl	80078a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80076f6:	e7f1      	b.n	80076dc <prvTimerTask+0x8>

080076f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007702:	f7ff fa43 	bl	8006b8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007706:	f107 0308 	add.w	r3, r7, #8
 800770a:	4618      	mov	r0, r3
 800770c:	f000 f866 	bl	80077dc <prvSampleTimeNow>
 8007710:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d130      	bne.n	800777a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10a      	bne.n	8007734 <prvProcessTimerOrBlockTask+0x3c>
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	429a      	cmp	r2, r3
 8007724:	d806      	bhi.n	8007734 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007726:	f7ff fa3f 	bl	8006ba8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800772a:	68f9      	ldr	r1, [r7, #12]
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f7ff ff85 	bl	800763c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007732:	e024      	b.n	800777e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d008      	beq.n	800774c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800773a:	4b13      	ldr	r3, [pc, #76]	; (8007788 <prvProcessTimerOrBlockTask+0x90>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d101      	bne.n	8007748 <prvProcessTimerOrBlockTask+0x50>
 8007744:	2301      	movs	r3, #1
 8007746:	e000      	b.n	800774a <prvProcessTimerOrBlockTask+0x52>
 8007748:	2300      	movs	r3, #0
 800774a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800774c:	4b0f      	ldr	r3, [pc, #60]	; (800778c <prvProcessTimerOrBlockTask+0x94>)
 800774e:	6818      	ldr	r0, [r3, #0]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	4619      	mov	r1, r3
 800775a:	f7fe ffa7 	bl	80066ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800775e:	f7ff fa23 	bl	8006ba8 <xTaskResumeAll>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d10a      	bne.n	800777e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007768:	4b09      	ldr	r3, [pc, #36]	; (8007790 <prvProcessTimerOrBlockTask+0x98>)
 800776a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800776e:	601a      	str	r2, [r3, #0]
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	f3bf 8f6f 	isb	sy
}
 8007778:	e001      	b.n	800777e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800777a:	f7ff fa15 	bl	8006ba8 <xTaskResumeAll>
}
 800777e:	bf00      	nop
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	200011a0 	.word	0x200011a0
 800778c:	200011a4 	.word	0x200011a4
 8007790:	e000ed04 	.word	0xe000ed04

08007794 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800779c:	4b0e      	ldr	r3, [pc, #56]	; (80077d8 <prvGetNextExpireTime+0x44>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d101      	bne.n	80077aa <prvGetNextExpireTime+0x16>
 80077a6:	2201      	movs	r2, #1
 80077a8:	e000      	b.n	80077ac <prvGetNextExpireTime+0x18>
 80077aa:	2200      	movs	r2, #0
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d105      	bne.n	80077c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077b8:	4b07      	ldr	r3, [pc, #28]	; (80077d8 <prvGetNextExpireTime+0x44>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	60fb      	str	r3, [r7, #12]
 80077c2:	e001      	b.n	80077c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80077c4:	2300      	movs	r3, #0
 80077c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80077c8:	68fb      	ldr	r3, [r7, #12]
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3714      	adds	r7, #20
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	2000119c 	.word	0x2000119c

080077dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80077e4:	f7ff fa7e 	bl	8006ce4 <xTaskGetTickCount>
 80077e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80077ea:	4b0b      	ldr	r3, [pc, #44]	; (8007818 <prvSampleTimeNow+0x3c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68fa      	ldr	r2, [r7, #12]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d205      	bcs.n	8007800 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80077f4:	f000 f936 	bl	8007a64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	601a      	str	r2, [r3, #0]
 80077fe:	e002      	b.n	8007806 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007806:	4a04      	ldr	r2, [pc, #16]	; (8007818 <prvSampleTimeNow+0x3c>)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800780c:	68fb      	ldr	r3, [r7, #12]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3710      	adds	r7, #16
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	200011ac 	.word	0x200011ac

0800781c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b086      	sub	sp, #24
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]
 8007828:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800782a:	2300      	movs	r3, #0
 800782c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	68ba      	ldr	r2, [r7, #8]
 8007832:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	429a      	cmp	r2, r3
 8007840:	d812      	bhi.n	8007868 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	1ad2      	subs	r2, r2, r3
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	429a      	cmp	r2, r3
 800784e:	d302      	bcc.n	8007856 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007850:	2301      	movs	r3, #1
 8007852:	617b      	str	r3, [r7, #20]
 8007854:	e01b      	b.n	800788e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007856:	4b10      	ldr	r3, [pc, #64]	; (8007898 <prvInsertTimerInActiveList+0x7c>)
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	3304      	adds	r3, #4
 800785e:	4619      	mov	r1, r3
 8007860:	4610      	mov	r0, r2
 8007862:	f7fe fa08 	bl	8005c76 <vListInsert>
 8007866:	e012      	b.n	800788e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	429a      	cmp	r2, r3
 800786e:	d206      	bcs.n	800787e <prvInsertTimerInActiveList+0x62>
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	429a      	cmp	r2, r3
 8007876:	d302      	bcc.n	800787e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007878:	2301      	movs	r3, #1
 800787a:	617b      	str	r3, [r7, #20]
 800787c:	e007      	b.n	800788e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800787e:	4b07      	ldr	r3, [pc, #28]	; (800789c <prvInsertTimerInActiveList+0x80>)
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	3304      	adds	r3, #4
 8007886:	4619      	mov	r1, r3
 8007888:	4610      	mov	r0, r2
 800788a:	f7fe f9f4 	bl	8005c76 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800788e:	697b      	ldr	r3, [r7, #20]
}
 8007890:	4618      	mov	r0, r3
 8007892:	3718      	adds	r7, #24
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	200011a0 	.word	0x200011a0
 800789c:	2000119c 	.word	0x2000119c

080078a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b08e      	sub	sp, #56	; 0x38
 80078a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078a6:	e0ca      	b.n	8007a3e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	da18      	bge.n	80078e0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80078ae:	1d3b      	adds	r3, r7, #4
 80078b0:	3304      	adds	r3, #4
 80078b2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80078b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d10a      	bne.n	80078d0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80078ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078be:	f383 8811 	msr	BASEPRI, r3
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	f3bf 8f4f 	dsb	sy
 80078ca:	61fb      	str	r3, [r7, #28]
}
 80078cc:	bf00      	nop
 80078ce:	e7fe      	b.n	80078ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80078d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078d6:	6850      	ldr	r0, [r2, #4]
 80078d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078da:	6892      	ldr	r2, [r2, #8]
 80078dc:	4611      	mov	r1, r2
 80078de:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f2c0 80ab 	blt.w	8007a3e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80078ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d004      	beq.n	80078fe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f6:	3304      	adds	r3, #4
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7fe f9f5 	bl	8005ce8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80078fe:	463b      	mov	r3, r7
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff ff6b 	bl	80077dc <prvSampleTimeNow>
 8007906:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b09      	cmp	r3, #9
 800790c:	f200 8096 	bhi.w	8007a3c <prvProcessReceivedCommands+0x19c>
 8007910:	a201      	add	r2, pc, #4	; (adr r2, 8007918 <prvProcessReceivedCommands+0x78>)
 8007912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007916:	bf00      	nop
 8007918:	08007941 	.word	0x08007941
 800791c:	08007941 	.word	0x08007941
 8007920:	08007941 	.word	0x08007941
 8007924:	080079b5 	.word	0x080079b5
 8007928:	080079c9 	.word	0x080079c9
 800792c:	08007a13 	.word	0x08007a13
 8007930:	08007941 	.word	0x08007941
 8007934:	08007941 	.word	0x08007941
 8007938:	080079b5 	.word	0x080079b5
 800793c:	080079c9 	.word	0x080079c9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007942:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007946:	f043 0301 	orr.w	r3, r3, #1
 800794a:	b2da      	uxtb	r2, r3
 800794c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	18d1      	adds	r1, r2, r3
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800795e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007960:	f7ff ff5c 	bl	800781c <prvInsertTimerInActiveList>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d069      	beq.n	8007a3e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800796a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007970:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007974:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007978:	f003 0304 	and.w	r3, r3, #4
 800797c:	2b00      	cmp	r3, #0
 800797e:	d05e      	beq.n	8007a3e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	441a      	add	r2, r3
 8007988:	2300      	movs	r3, #0
 800798a:	9300      	str	r3, [sp, #0]
 800798c:	2300      	movs	r3, #0
 800798e:	2100      	movs	r1, #0
 8007990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007992:	f7ff fe05 	bl	80075a0 <xTimerGenericCommand>
 8007996:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007998:	6a3b      	ldr	r3, [r7, #32]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d14f      	bne.n	8007a3e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	61bb      	str	r3, [r7, #24]
}
 80079b0:	bf00      	nop
 80079b2:	e7fe      	b.n	80079b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80079ba:	f023 0301 	bic.w	r3, r3, #1
 80079be:	b2da      	uxtb	r2, r3
 80079c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80079c6:	e03a      	b.n	8007a3e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80079c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80079ce:	f043 0301 	orr.w	r3, r3, #1
 80079d2:	b2da      	uxtb	r2, r3
 80079d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80079da:	68ba      	ldr	r2, [r7, #8]
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80079e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10a      	bne.n	80079fe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80079e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ec:	f383 8811 	msr	BASEPRI, r3
 80079f0:	f3bf 8f6f 	isb	sy
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	617b      	str	r3, [r7, #20]
}
 80079fa:	bf00      	nop
 80079fc:	e7fe      	b.n	80079fc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80079fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a00:	699a      	ldr	r2, [r3, #24]
 8007a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a04:	18d1      	adds	r1, r2, r3
 8007a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a0c:	f7ff ff06 	bl	800781c <prvInsertTimerInActiveList>
					break;
 8007a10:	e015      	b.n	8007a3e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a18:	f003 0302 	and.w	r3, r3, #2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d103      	bne.n	8007a28 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007a20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a22:	f000 fbdd 	bl	80081e0 <vPortFree>
 8007a26:	e00a      	b.n	8007a3e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a2e:	f023 0301 	bic.w	r3, r3, #1
 8007a32:	b2da      	uxtb	r2, r3
 8007a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a3a:	e000      	b.n	8007a3e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007a3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a3e:	4b08      	ldr	r3, [pc, #32]	; (8007a60 <prvProcessReceivedCommands+0x1c0>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	1d39      	adds	r1, r7, #4
 8007a44:	2200      	movs	r2, #0
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7fe fc16 	bl	8006278 <xQueueReceive>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f47f af2a 	bne.w	80078a8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007a54:	bf00      	nop
 8007a56:	bf00      	nop
 8007a58:	3730      	adds	r7, #48	; 0x30
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	200011a4 	.word	0x200011a4

08007a64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b088      	sub	sp, #32
 8007a68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a6a:	e048      	b.n	8007afe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a6c:	4b2d      	ldr	r3, [pc, #180]	; (8007b24 <prvSwitchTimerLists+0xc0>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a76:	4b2b      	ldr	r3, [pc, #172]	; (8007b24 <prvSwitchTimerLists+0xc0>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	3304      	adds	r3, #4
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7fe f92f 	bl	8005ce8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a98:	f003 0304 	and.w	r3, r3, #4
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d02e      	beq.n	8007afe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007aaa:	68ba      	ldr	r2, [r7, #8]
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d90e      	bls.n	8007ad0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007abe:	4b19      	ldr	r3, [pc, #100]	; (8007b24 <prvSwitchTimerLists+0xc0>)
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	4610      	mov	r0, r2
 8007aca:	f7fe f8d4 	bl	8005c76 <vListInsert>
 8007ace:	e016      	b.n	8007afe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	2100      	movs	r1, #0
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f7ff fd60 	bl	80075a0 <xTimerGenericCommand>
 8007ae0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10a      	bne.n	8007afe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	603b      	str	r3, [r7, #0]
}
 8007afa:	bf00      	nop
 8007afc:	e7fe      	b.n	8007afc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007afe:	4b09      	ldr	r3, [pc, #36]	; (8007b24 <prvSwitchTimerLists+0xc0>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1b1      	bne.n	8007a6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b08:	4b06      	ldr	r3, [pc, #24]	; (8007b24 <prvSwitchTimerLists+0xc0>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b0e:	4b06      	ldr	r3, [pc, #24]	; (8007b28 <prvSwitchTimerLists+0xc4>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a04      	ldr	r2, [pc, #16]	; (8007b24 <prvSwitchTimerLists+0xc0>)
 8007b14:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b16:	4a04      	ldr	r2, [pc, #16]	; (8007b28 <prvSwitchTimerLists+0xc4>)
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	6013      	str	r3, [r2, #0]
}
 8007b1c:	bf00      	nop
 8007b1e:	3718      	adds	r7, #24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	2000119c 	.word	0x2000119c
 8007b28:	200011a0 	.word	0x200011a0

08007b2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b32:	f000 f967 	bl	8007e04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b36:	4b15      	ldr	r3, [pc, #84]	; (8007b8c <prvCheckForValidListAndQueue+0x60>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d120      	bne.n	8007b80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b3e:	4814      	ldr	r0, [pc, #80]	; (8007b90 <prvCheckForValidListAndQueue+0x64>)
 8007b40:	f7fe f848 	bl	8005bd4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b44:	4813      	ldr	r0, [pc, #76]	; (8007b94 <prvCheckForValidListAndQueue+0x68>)
 8007b46:	f7fe f845 	bl	8005bd4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b4a:	4b13      	ldr	r3, [pc, #76]	; (8007b98 <prvCheckForValidListAndQueue+0x6c>)
 8007b4c:	4a10      	ldr	r2, [pc, #64]	; (8007b90 <prvCheckForValidListAndQueue+0x64>)
 8007b4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b50:	4b12      	ldr	r3, [pc, #72]	; (8007b9c <prvCheckForValidListAndQueue+0x70>)
 8007b52:	4a10      	ldr	r2, [pc, #64]	; (8007b94 <prvCheckForValidListAndQueue+0x68>)
 8007b54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b56:	2300      	movs	r3, #0
 8007b58:	9300      	str	r3, [sp, #0]
 8007b5a:	4b11      	ldr	r3, [pc, #68]	; (8007ba0 <prvCheckForValidListAndQueue+0x74>)
 8007b5c:	4a11      	ldr	r2, [pc, #68]	; (8007ba4 <prvCheckForValidListAndQueue+0x78>)
 8007b5e:	2110      	movs	r1, #16
 8007b60:	200a      	movs	r0, #10
 8007b62:	f7fe f953 	bl	8005e0c <xQueueGenericCreateStatic>
 8007b66:	4603      	mov	r3, r0
 8007b68:	4a08      	ldr	r2, [pc, #32]	; (8007b8c <prvCheckForValidListAndQueue+0x60>)
 8007b6a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b6c:	4b07      	ldr	r3, [pc, #28]	; (8007b8c <prvCheckForValidListAndQueue+0x60>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d005      	beq.n	8007b80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b74:	4b05      	ldr	r3, [pc, #20]	; (8007b8c <prvCheckForValidListAndQueue+0x60>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	490b      	ldr	r1, [pc, #44]	; (8007ba8 <prvCheckForValidListAndQueue+0x7c>)
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fe fd6c 	bl	8006658 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b80:	f000 f970 	bl	8007e64 <vPortExitCritical>
}
 8007b84:	bf00      	nop
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	200011a4 	.word	0x200011a4
 8007b90:	20001174 	.word	0x20001174
 8007b94:	20001188 	.word	0x20001188
 8007b98:	2000119c 	.word	0x2000119c
 8007b9c:	200011a0 	.word	0x200011a0
 8007ba0:	20001250 	.word	0x20001250
 8007ba4:	200011b0 	.word	0x200011b0
 8007ba8:	0800e06c 	.word	0x0800e06c

08007bac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bac:	b480      	push	{r7}
 8007bae:	b085      	sub	sp, #20
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	3b04      	subs	r3, #4
 8007bbc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007bc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	3b04      	subs	r3, #4
 8007bca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	f023 0201 	bic.w	r2, r3, #1
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	3b04      	subs	r3, #4
 8007bda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007bdc:	4a0c      	ldr	r2, [pc, #48]	; (8007c10 <pxPortInitialiseStack+0x64>)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3b14      	subs	r3, #20
 8007be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	3b04      	subs	r3, #4
 8007bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f06f 0202 	mvn.w	r2, #2
 8007bfa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	3b20      	subs	r3, #32
 8007c00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c02:	68fb      	ldr	r3, [r7, #12]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr
 8007c10:	08007c15 	.word	0x08007c15

08007c14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c1e:	4b12      	ldr	r3, [pc, #72]	; (8007c68 <prvTaskExitError+0x54>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c26:	d00a      	beq.n	8007c3e <prvTaskExitError+0x2a>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	60fb      	str	r3, [r7, #12]
}
 8007c3a:	bf00      	nop
 8007c3c:	e7fe      	b.n	8007c3c <prvTaskExitError+0x28>
	__asm volatile
 8007c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c42:	f383 8811 	msr	BASEPRI, r3
 8007c46:	f3bf 8f6f 	isb	sy
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	60bb      	str	r3, [r7, #8]
}
 8007c50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c52:	bf00      	nop
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d0fc      	beq.n	8007c54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c5a:	bf00      	nop
 8007c5c:	bf00      	nop
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	2000002c 	.word	0x2000002c
 8007c6c:	00000000 	.word	0x00000000

08007c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c70:	4b07      	ldr	r3, [pc, #28]	; (8007c90 <pxCurrentTCBConst2>)
 8007c72:	6819      	ldr	r1, [r3, #0]
 8007c74:	6808      	ldr	r0, [r1, #0]
 8007c76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c7a:	f380 8809 	msr	PSP, r0
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f04f 0000 	mov.w	r0, #0
 8007c86:	f380 8811 	msr	BASEPRI, r0
 8007c8a:	4770      	bx	lr
 8007c8c:	f3af 8000 	nop.w

08007c90 <pxCurrentTCBConst2>:
 8007c90:	20000c74 	.word	0x20000c74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop

08007c98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007c98:	4808      	ldr	r0, [pc, #32]	; (8007cbc <prvPortStartFirstTask+0x24>)
 8007c9a:	6800      	ldr	r0, [r0, #0]
 8007c9c:	6800      	ldr	r0, [r0, #0]
 8007c9e:	f380 8808 	msr	MSP, r0
 8007ca2:	f04f 0000 	mov.w	r0, #0
 8007ca6:	f380 8814 	msr	CONTROL, r0
 8007caa:	b662      	cpsie	i
 8007cac:	b661      	cpsie	f
 8007cae:	f3bf 8f4f 	dsb	sy
 8007cb2:	f3bf 8f6f 	isb	sy
 8007cb6:	df00      	svc	0
 8007cb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007cba:	bf00      	nop
 8007cbc:	e000ed08 	.word	0xe000ed08

08007cc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b086      	sub	sp, #24
 8007cc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007cc6:	4b46      	ldr	r3, [pc, #280]	; (8007de0 <xPortStartScheduler+0x120>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a46      	ldr	r2, [pc, #280]	; (8007de4 <xPortStartScheduler+0x124>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d10a      	bne.n	8007ce6 <xPortStartScheduler+0x26>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	613b      	str	r3, [r7, #16]
}
 8007ce2:	bf00      	nop
 8007ce4:	e7fe      	b.n	8007ce4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ce6:	4b3e      	ldr	r3, [pc, #248]	; (8007de0 <xPortStartScheduler+0x120>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a3f      	ldr	r2, [pc, #252]	; (8007de8 <xPortStartScheduler+0x128>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d10a      	bne.n	8007d06 <xPortStartScheduler+0x46>
	__asm volatile
 8007cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf4:	f383 8811 	msr	BASEPRI, r3
 8007cf8:	f3bf 8f6f 	isb	sy
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	60fb      	str	r3, [r7, #12]
}
 8007d02:	bf00      	nop
 8007d04:	e7fe      	b.n	8007d04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d06:	4b39      	ldr	r3, [pc, #228]	; (8007dec <xPortStartScheduler+0x12c>)
 8007d08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	22ff      	movs	r2, #255	; 0xff
 8007d16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d20:	78fb      	ldrb	r3, [r7, #3]
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007d28:	b2da      	uxtb	r2, r3
 8007d2a:	4b31      	ldr	r3, [pc, #196]	; (8007df0 <xPortStartScheduler+0x130>)
 8007d2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d2e:	4b31      	ldr	r3, [pc, #196]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d30:	2207      	movs	r2, #7
 8007d32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d34:	e009      	b.n	8007d4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007d36:	4b2f      	ldr	r3, [pc, #188]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	4a2d      	ldr	r2, [pc, #180]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d40:	78fb      	ldrb	r3, [r7, #3]
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	005b      	lsls	r3, r3, #1
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d4a:	78fb      	ldrb	r3, [r7, #3]
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d52:	2b80      	cmp	r3, #128	; 0x80
 8007d54:	d0ef      	beq.n	8007d36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d56:	4b27      	ldr	r3, [pc, #156]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f1c3 0307 	rsb	r3, r3, #7
 8007d5e:	2b04      	cmp	r3, #4
 8007d60:	d00a      	beq.n	8007d78 <xPortStartScheduler+0xb8>
	__asm volatile
 8007d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d66:	f383 8811 	msr	BASEPRI, r3
 8007d6a:	f3bf 8f6f 	isb	sy
 8007d6e:	f3bf 8f4f 	dsb	sy
 8007d72:	60bb      	str	r3, [r7, #8]
}
 8007d74:	bf00      	nop
 8007d76:	e7fe      	b.n	8007d76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d78:	4b1e      	ldr	r3, [pc, #120]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	021b      	lsls	r3, r3, #8
 8007d7e:	4a1d      	ldr	r2, [pc, #116]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d82:	4b1c      	ldr	r3, [pc, #112]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d8a:	4a1a      	ldr	r2, [pc, #104]	; (8007df4 <xPortStartScheduler+0x134>)
 8007d8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d96:	4b18      	ldr	r3, [pc, #96]	; (8007df8 <xPortStartScheduler+0x138>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a17      	ldr	r2, [pc, #92]	; (8007df8 <xPortStartScheduler+0x138>)
 8007d9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007da0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007da2:	4b15      	ldr	r3, [pc, #84]	; (8007df8 <xPortStartScheduler+0x138>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a14      	ldr	r2, [pc, #80]	; (8007df8 <xPortStartScheduler+0x138>)
 8007da8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007dac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007dae:	f000 f8dd 	bl	8007f6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007db2:	4b12      	ldr	r3, [pc, #72]	; (8007dfc <xPortStartScheduler+0x13c>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007db8:	f000 f8fc 	bl	8007fb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007dbc:	4b10      	ldr	r3, [pc, #64]	; (8007e00 <xPortStartScheduler+0x140>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a0f      	ldr	r2, [pc, #60]	; (8007e00 <xPortStartScheduler+0x140>)
 8007dc2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007dc6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007dc8:	f7ff ff66 	bl	8007c98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007dcc:	f7ff f854 	bl	8006e78 <vTaskSwitchContext>
	prvTaskExitError();
 8007dd0:	f7ff ff20 	bl	8007c14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3718      	adds	r7, #24
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	e000ed00 	.word	0xe000ed00
 8007de4:	410fc271 	.word	0x410fc271
 8007de8:	410fc270 	.word	0x410fc270
 8007dec:	e000e400 	.word	0xe000e400
 8007df0:	200012a0 	.word	0x200012a0
 8007df4:	200012a4 	.word	0x200012a4
 8007df8:	e000ed20 	.word	0xe000ed20
 8007dfc:	2000002c 	.word	0x2000002c
 8007e00:	e000ef34 	.word	0xe000ef34

08007e04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
	__asm volatile
 8007e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e0e:	f383 8811 	msr	BASEPRI, r3
 8007e12:	f3bf 8f6f 	isb	sy
 8007e16:	f3bf 8f4f 	dsb	sy
 8007e1a:	607b      	str	r3, [r7, #4]
}
 8007e1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e1e:	4b0f      	ldr	r3, [pc, #60]	; (8007e5c <vPortEnterCritical+0x58>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	3301      	adds	r3, #1
 8007e24:	4a0d      	ldr	r2, [pc, #52]	; (8007e5c <vPortEnterCritical+0x58>)
 8007e26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e28:	4b0c      	ldr	r3, [pc, #48]	; (8007e5c <vPortEnterCritical+0x58>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d10f      	bne.n	8007e50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e30:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <vPortEnterCritical+0x5c>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00a      	beq.n	8007e50 <vPortEnterCritical+0x4c>
	__asm volatile
 8007e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	603b      	str	r3, [r7, #0]
}
 8007e4c:	bf00      	nop
 8007e4e:	e7fe      	b.n	8007e4e <vPortEnterCritical+0x4a>
	}
}
 8007e50:	bf00      	nop
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr
 8007e5c:	2000002c 	.word	0x2000002c
 8007e60:	e000ed04 	.word	0xe000ed04

08007e64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e6a:	4b12      	ldr	r3, [pc, #72]	; (8007eb4 <vPortExitCritical+0x50>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d10a      	bne.n	8007e88 <vPortExitCritical+0x24>
	__asm volatile
 8007e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	607b      	str	r3, [r7, #4]
}
 8007e84:	bf00      	nop
 8007e86:	e7fe      	b.n	8007e86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007e88:	4b0a      	ldr	r3, [pc, #40]	; (8007eb4 <vPortExitCritical+0x50>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	4a09      	ldr	r2, [pc, #36]	; (8007eb4 <vPortExitCritical+0x50>)
 8007e90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e92:	4b08      	ldr	r3, [pc, #32]	; (8007eb4 <vPortExitCritical+0x50>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d105      	bne.n	8007ea6 <vPortExitCritical+0x42>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	f383 8811 	msr	BASEPRI, r3
}
 8007ea4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ea6:	bf00      	nop
 8007ea8:	370c      	adds	r7, #12
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	2000002c 	.word	0x2000002c
	...

08007ec0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ec0:	f3ef 8009 	mrs	r0, PSP
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	4b15      	ldr	r3, [pc, #84]	; (8007f20 <pxCurrentTCBConst>)
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	f01e 0f10 	tst.w	lr, #16
 8007ed0:	bf08      	it	eq
 8007ed2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ed6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eda:	6010      	str	r0, [r2, #0]
 8007edc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ee0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007ee4:	f380 8811 	msr	BASEPRI, r0
 8007ee8:	f3bf 8f4f 	dsb	sy
 8007eec:	f3bf 8f6f 	isb	sy
 8007ef0:	f7fe ffc2 	bl	8006e78 <vTaskSwitchContext>
 8007ef4:	f04f 0000 	mov.w	r0, #0
 8007ef8:	f380 8811 	msr	BASEPRI, r0
 8007efc:	bc09      	pop	{r0, r3}
 8007efe:	6819      	ldr	r1, [r3, #0]
 8007f00:	6808      	ldr	r0, [r1, #0]
 8007f02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f06:	f01e 0f10 	tst.w	lr, #16
 8007f0a:	bf08      	it	eq
 8007f0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007f10:	f380 8809 	msr	PSP, r0
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop
 8007f1c:	f3af 8000 	nop.w

08007f20 <pxCurrentTCBConst>:
 8007f20:	20000c74 	.word	0x20000c74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop

08007f28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	607b      	str	r3, [r7, #4]
}
 8007f40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f42:	f7fe fedf 	bl	8006d04 <xTaskIncrementTick>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d003      	beq.n	8007f54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f4c:	4b06      	ldr	r3, [pc, #24]	; (8007f68 <xPortSysTickHandler+0x40>)
 8007f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f52:	601a      	str	r2, [r3, #0]
 8007f54:	2300      	movs	r3, #0
 8007f56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	f383 8811 	msr	BASEPRI, r3
}
 8007f5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f60:	bf00      	nop
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	e000ed04 	.word	0xe000ed04

08007f6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f70:	4b0b      	ldr	r3, [pc, #44]	; (8007fa0 <vPortSetupTimerInterrupt+0x34>)
 8007f72:	2200      	movs	r2, #0
 8007f74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f76:	4b0b      	ldr	r3, [pc, #44]	; (8007fa4 <vPortSetupTimerInterrupt+0x38>)
 8007f78:	2200      	movs	r2, #0
 8007f7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f7c:	4b0a      	ldr	r3, [pc, #40]	; (8007fa8 <vPortSetupTimerInterrupt+0x3c>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a0a      	ldr	r2, [pc, #40]	; (8007fac <vPortSetupTimerInterrupt+0x40>)
 8007f82:	fba2 2303 	umull	r2, r3, r2, r3
 8007f86:	099b      	lsrs	r3, r3, #6
 8007f88:	4a09      	ldr	r2, [pc, #36]	; (8007fb0 <vPortSetupTimerInterrupt+0x44>)
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f8e:	4b04      	ldr	r3, [pc, #16]	; (8007fa0 <vPortSetupTimerInterrupt+0x34>)
 8007f90:	2207      	movs	r2, #7
 8007f92:	601a      	str	r2, [r3, #0]
}
 8007f94:	bf00      	nop
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	e000e010 	.word	0xe000e010
 8007fa4:	e000e018 	.word	0xe000e018
 8007fa8:	20000020 	.word	0x20000020
 8007fac:	10624dd3 	.word	0x10624dd3
 8007fb0:	e000e014 	.word	0xe000e014

08007fb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007fb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007fc4 <vPortEnableVFP+0x10>
 8007fb8:	6801      	ldr	r1, [r0, #0]
 8007fba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007fbe:	6001      	str	r1, [r0, #0]
 8007fc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007fc2:	bf00      	nop
 8007fc4:	e000ed88 	.word	0xe000ed88

08007fc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007fc8:	b480      	push	{r7}
 8007fca:	b085      	sub	sp, #20
 8007fcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007fce:	f3ef 8305 	mrs	r3, IPSR
 8007fd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2b0f      	cmp	r3, #15
 8007fd8:	d914      	bls.n	8008004 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007fda:	4a17      	ldr	r2, [pc, #92]	; (8008038 <vPortValidateInterruptPriority+0x70>)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	4413      	add	r3, r2
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007fe4:	4b15      	ldr	r3, [pc, #84]	; (800803c <vPortValidateInterruptPriority+0x74>)
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	7afa      	ldrb	r2, [r7, #11]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d20a      	bcs.n	8008004 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff2:	f383 8811 	msr	BASEPRI, r3
 8007ff6:	f3bf 8f6f 	isb	sy
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	607b      	str	r3, [r7, #4]
}
 8008000:	bf00      	nop
 8008002:	e7fe      	b.n	8008002 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008004:	4b0e      	ldr	r3, [pc, #56]	; (8008040 <vPortValidateInterruptPriority+0x78>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800800c:	4b0d      	ldr	r3, [pc, #52]	; (8008044 <vPortValidateInterruptPriority+0x7c>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	429a      	cmp	r2, r3
 8008012:	d90a      	bls.n	800802a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008018:	f383 8811 	msr	BASEPRI, r3
 800801c:	f3bf 8f6f 	isb	sy
 8008020:	f3bf 8f4f 	dsb	sy
 8008024:	603b      	str	r3, [r7, #0]
}
 8008026:	bf00      	nop
 8008028:	e7fe      	b.n	8008028 <vPortValidateInterruptPriority+0x60>
	}
 800802a:	bf00      	nop
 800802c:	3714      	adds	r7, #20
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop
 8008038:	e000e3f0 	.word	0xe000e3f0
 800803c:	200012a0 	.word	0x200012a0
 8008040:	e000ed0c 	.word	0xe000ed0c
 8008044:	200012a4 	.word	0x200012a4

08008048 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b08a      	sub	sp, #40	; 0x28
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008050:	2300      	movs	r3, #0
 8008052:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008054:	f7fe fd9a 	bl	8006b8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008058:	4b5b      	ldr	r3, [pc, #364]	; (80081c8 <pvPortMalloc+0x180>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008060:	f000 f920 	bl	80082a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008064:	4b59      	ldr	r3, [pc, #356]	; (80081cc <pvPortMalloc+0x184>)
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4013      	ands	r3, r2
 800806c:	2b00      	cmp	r3, #0
 800806e:	f040 8093 	bne.w	8008198 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d01d      	beq.n	80080b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008078:	2208      	movs	r2, #8
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4413      	add	r3, r2
 800807e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f003 0307 	and.w	r3, r3, #7
 8008086:	2b00      	cmp	r3, #0
 8008088:	d014      	beq.n	80080b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f023 0307 	bic.w	r3, r3, #7
 8008090:	3308      	adds	r3, #8
 8008092:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f003 0307 	and.w	r3, r3, #7
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00a      	beq.n	80080b4 <pvPortMalloc+0x6c>
	__asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	617b      	str	r3, [r7, #20]
}
 80080b0:	bf00      	nop
 80080b2:	e7fe      	b.n	80080b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d06e      	beq.n	8008198 <pvPortMalloc+0x150>
 80080ba:	4b45      	ldr	r3, [pc, #276]	; (80081d0 <pvPortMalloc+0x188>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d869      	bhi.n	8008198 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80080c4:	4b43      	ldr	r3, [pc, #268]	; (80081d4 <pvPortMalloc+0x18c>)
 80080c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80080c8:	4b42      	ldr	r3, [pc, #264]	; (80081d4 <pvPortMalloc+0x18c>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080ce:	e004      	b.n	80080da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80080d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80080d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d903      	bls.n	80080ec <pvPortMalloc+0xa4>
 80080e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1f1      	bne.n	80080d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80080ec:	4b36      	ldr	r3, [pc, #216]	; (80081c8 <pvPortMalloc+0x180>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d050      	beq.n	8008198 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2208      	movs	r2, #8
 80080fc:	4413      	add	r3, r2
 80080fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	6a3b      	ldr	r3, [r7, #32]
 8008106:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810a:	685a      	ldr	r2, [r3, #4]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	1ad2      	subs	r2, r2, r3
 8008110:	2308      	movs	r3, #8
 8008112:	005b      	lsls	r3, r3, #1
 8008114:	429a      	cmp	r2, r3
 8008116:	d91f      	bls.n	8008158 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4413      	add	r3, r2
 800811e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	f003 0307 	and.w	r3, r3, #7
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00a      	beq.n	8008140 <pvPortMalloc+0xf8>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	613b      	str	r3, [r7, #16]
}
 800813c:	bf00      	nop
 800813e:	e7fe      	b.n	800813e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008142:	685a      	ldr	r2, [r3, #4]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	1ad2      	subs	r2, r2, r3
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008152:	69b8      	ldr	r0, [r7, #24]
 8008154:	f000 f908 	bl	8008368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008158:	4b1d      	ldr	r3, [pc, #116]	; (80081d0 <pvPortMalloc+0x188>)
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	4a1b      	ldr	r2, [pc, #108]	; (80081d0 <pvPortMalloc+0x188>)
 8008164:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008166:	4b1a      	ldr	r3, [pc, #104]	; (80081d0 <pvPortMalloc+0x188>)
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	4b1b      	ldr	r3, [pc, #108]	; (80081d8 <pvPortMalloc+0x190>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	429a      	cmp	r2, r3
 8008170:	d203      	bcs.n	800817a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008172:	4b17      	ldr	r3, [pc, #92]	; (80081d0 <pvPortMalloc+0x188>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a18      	ldr	r2, [pc, #96]	; (80081d8 <pvPortMalloc+0x190>)
 8008178:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	685a      	ldr	r2, [r3, #4]
 800817e:	4b13      	ldr	r3, [pc, #76]	; (80081cc <pvPortMalloc+0x184>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	431a      	orrs	r2, r3
 8008184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008186:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818a:	2200      	movs	r2, #0
 800818c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800818e:	4b13      	ldr	r3, [pc, #76]	; (80081dc <pvPortMalloc+0x194>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3301      	adds	r3, #1
 8008194:	4a11      	ldr	r2, [pc, #68]	; (80081dc <pvPortMalloc+0x194>)
 8008196:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008198:	f7fe fd06 	bl	8006ba8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	f003 0307 	and.w	r3, r3, #7
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00a      	beq.n	80081bc <pvPortMalloc+0x174>
	__asm volatile
 80081a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081aa:	f383 8811 	msr	BASEPRI, r3
 80081ae:	f3bf 8f6f 	isb	sy
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	60fb      	str	r3, [r7, #12]
}
 80081b8:	bf00      	nop
 80081ba:	e7fe      	b.n	80081ba <pvPortMalloc+0x172>
	return pvReturn;
 80081bc:	69fb      	ldr	r3, [r7, #28]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3728      	adds	r7, #40	; 0x28
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	20004eb0 	.word	0x20004eb0
 80081cc:	20004ec4 	.word	0x20004ec4
 80081d0:	20004eb4 	.word	0x20004eb4
 80081d4:	20004ea8 	.word	0x20004ea8
 80081d8:	20004eb8 	.word	0x20004eb8
 80081dc:	20004ebc 	.word	0x20004ebc

080081e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d04d      	beq.n	800828e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80081f2:	2308      	movs	r3, #8
 80081f4:	425b      	negs	r3, r3
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	4413      	add	r3, r2
 80081fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	4b24      	ldr	r3, [pc, #144]	; (8008298 <vPortFree+0xb8>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4013      	ands	r3, r2
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10a      	bne.n	8008224 <vPortFree+0x44>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	60fb      	str	r3, [r7, #12]
}
 8008220:	bf00      	nop
 8008222:	e7fe      	b.n	8008222 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d00a      	beq.n	8008242 <vPortFree+0x62>
	__asm volatile
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	60bb      	str	r3, [r7, #8]
}
 800823e:	bf00      	nop
 8008240:	e7fe      	b.n	8008240 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	685a      	ldr	r2, [r3, #4]
 8008246:	4b14      	ldr	r3, [pc, #80]	; (8008298 <vPortFree+0xb8>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4013      	ands	r3, r2
 800824c:	2b00      	cmp	r3, #0
 800824e:	d01e      	beq.n	800828e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d11a      	bne.n	800828e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	4b0e      	ldr	r3, [pc, #56]	; (8008298 <vPortFree+0xb8>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	43db      	mvns	r3, r3
 8008262:	401a      	ands	r2, r3
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008268:	f7fe fc90 	bl	8006b8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	685a      	ldr	r2, [r3, #4]
 8008270:	4b0a      	ldr	r3, [pc, #40]	; (800829c <vPortFree+0xbc>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4413      	add	r3, r2
 8008276:	4a09      	ldr	r2, [pc, #36]	; (800829c <vPortFree+0xbc>)
 8008278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800827a:	6938      	ldr	r0, [r7, #16]
 800827c:	f000 f874 	bl	8008368 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008280:	4b07      	ldr	r3, [pc, #28]	; (80082a0 <vPortFree+0xc0>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	3301      	adds	r3, #1
 8008286:	4a06      	ldr	r2, [pc, #24]	; (80082a0 <vPortFree+0xc0>)
 8008288:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800828a:	f7fe fc8d 	bl	8006ba8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800828e:	bf00      	nop
 8008290:	3718      	adds	r7, #24
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	20004ec4 	.word	0x20004ec4
 800829c:	20004eb4 	.word	0x20004eb4
 80082a0:	20004ec0 	.word	0x20004ec0

080082a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80082aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80082ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80082b0:	4b27      	ldr	r3, [pc, #156]	; (8008350 <prvHeapInit+0xac>)
 80082b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f003 0307 	and.w	r3, r3, #7
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00c      	beq.n	80082d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	3307      	adds	r3, #7
 80082c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 0307 	bic.w	r3, r3, #7
 80082ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80082cc:	68ba      	ldr	r2, [r7, #8]
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	4a1f      	ldr	r2, [pc, #124]	; (8008350 <prvHeapInit+0xac>)
 80082d4:	4413      	add	r3, r2
 80082d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80082dc:	4a1d      	ldr	r2, [pc, #116]	; (8008354 <prvHeapInit+0xb0>)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80082e2:	4b1c      	ldr	r3, [pc, #112]	; (8008354 <prvHeapInit+0xb0>)
 80082e4:	2200      	movs	r2, #0
 80082e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68ba      	ldr	r2, [r7, #8]
 80082ec:	4413      	add	r3, r2
 80082ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80082f0:	2208      	movs	r2, #8
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	1a9b      	subs	r3, r3, r2
 80082f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f023 0307 	bic.w	r3, r3, #7
 80082fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	4a15      	ldr	r2, [pc, #84]	; (8008358 <prvHeapInit+0xb4>)
 8008304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008306:	4b14      	ldr	r3, [pc, #80]	; (8008358 <prvHeapInit+0xb4>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2200      	movs	r2, #0
 800830c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800830e:	4b12      	ldr	r3, [pc, #72]	; (8008358 <prvHeapInit+0xb4>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	1ad2      	subs	r2, r2, r3
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008324:	4b0c      	ldr	r3, [pc, #48]	; (8008358 <prvHeapInit+0xb4>)
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	4a0a      	ldr	r2, [pc, #40]	; (800835c <prvHeapInit+0xb8>)
 8008332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	4a09      	ldr	r2, [pc, #36]	; (8008360 <prvHeapInit+0xbc>)
 800833a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800833c:	4b09      	ldr	r3, [pc, #36]	; (8008364 <prvHeapInit+0xc0>)
 800833e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008342:	601a      	str	r2, [r3, #0]
}
 8008344:	bf00      	nop
 8008346:	3714      	adds	r7, #20
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr
 8008350:	200012a8 	.word	0x200012a8
 8008354:	20004ea8 	.word	0x20004ea8
 8008358:	20004eb0 	.word	0x20004eb0
 800835c:	20004eb8 	.word	0x20004eb8
 8008360:	20004eb4 	.word	0x20004eb4
 8008364:	20004ec4 	.word	0x20004ec4

08008368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008370:	4b28      	ldr	r3, [pc, #160]	; (8008414 <prvInsertBlockIntoFreeList+0xac>)
 8008372:	60fb      	str	r3, [r7, #12]
 8008374:	e002      	b.n	800837c <prvInsertBlockIntoFreeList+0x14>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	60fb      	str	r3, [r7, #12]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	429a      	cmp	r2, r3
 8008384:	d8f7      	bhi.n	8008376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	4413      	add	r3, r2
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	429a      	cmp	r2, r3
 8008396:	d108      	bne.n	80083aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	685a      	ldr	r2, [r3, #4]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	441a      	add	r2, r3
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	441a      	add	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d118      	bne.n	80083f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	4b15      	ldr	r3, [pc, #84]	; (8008418 <prvInsertBlockIntoFreeList+0xb0>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d00d      	beq.n	80083e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685a      	ldr	r2, [r3, #4]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	441a      	add	r2, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	601a      	str	r2, [r3, #0]
 80083e4:	e008      	b.n	80083f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80083e6:	4b0c      	ldr	r3, [pc, #48]	; (8008418 <prvInsertBlockIntoFreeList+0xb0>)
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	601a      	str	r2, [r3, #0]
 80083ee:	e003      	b.n	80083f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681a      	ldr	r2, [r3, #0]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d002      	beq.n	8008406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008406:	bf00      	nop
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	20004ea8 	.word	0x20004ea8
 8008418:	20004eb0 	.word	0x20004eb0

0800841c <__cvt>:
 800841c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008420:	ec55 4b10 	vmov	r4, r5, d0
 8008424:	2d00      	cmp	r5, #0
 8008426:	460e      	mov	r6, r1
 8008428:	4619      	mov	r1, r3
 800842a:	462b      	mov	r3, r5
 800842c:	bfbb      	ittet	lt
 800842e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008432:	461d      	movlt	r5, r3
 8008434:	2300      	movge	r3, #0
 8008436:	232d      	movlt	r3, #45	; 0x2d
 8008438:	700b      	strb	r3, [r1, #0]
 800843a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800843c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008440:	4691      	mov	r9, r2
 8008442:	f023 0820 	bic.w	r8, r3, #32
 8008446:	bfbc      	itt	lt
 8008448:	4622      	movlt	r2, r4
 800844a:	4614      	movlt	r4, r2
 800844c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008450:	d005      	beq.n	800845e <__cvt+0x42>
 8008452:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008456:	d100      	bne.n	800845a <__cvt+0x3e>
 8008458:	3601      	adds	r6, #1
 800845a:	2102      	movs	r1, #2
 800845c:	e000      	b.n	8008460 <__cvt+0x44>
 800845e:	2103      	movs	r1, #3
 8008460:	ab03      	add	r3, sp, #12
 8008462:	9301      	str	r3, [sp, #4]
 8008464:	ab02      	add	r3, sp, #8
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	ec45 4b10 	vmov	d0, r4, r5
 800846c:	4653      	mov	r3, sl
 800846e:	4632      	mov	r2, r6
 8008470:	f001 f88e 	bl	8009590 <_dtoa_r>
 8008474:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008478:	4607      	mov	r7, r0
 800847a:	d102      	bne.n	8008482 <__cvt+0x66>
 800847c:	f019 0f01 	tst.w	r9, #1
 8008480:	d022      	beq.n	80084c8 <__cvt+0xac>
 8008482:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008486:	eb07 0906 	add.w	r9, r7, r6
 800848a:	d110      	bne.n	80084ae <__cvt+0x92>
 800848c:	783b      	ldrb	r3, [r7, #0]
 800848e:	2b30      	cmp	r3, #48	; 0x30
 8008490:	d10a      	bne.n	80084a8 <__cvt+0x8c>
 8008492:	2200      	movs	r2, #0
 8008494:	2300      	movs	r3, #0
 8008496:	4620      	mov	r0, r4
 8008498:	4629      	mov	r1, r5
 800849a:	f7f8 fb15 	bl	8000ac8 <__aeabi_dcmpeq>
 800849e:	b918      	cbnz	r0, 80084a8 <__cvt+0x8c>
 80084a0:	f1c6 0601 	rsb	r6, r6, #1
 80084a4:	f8ca 6000 	str.w	r6, [sl]
 80084a8:	f8da 3000 	ldr.w	r3, [sl]
 80084ac:	4499      	add	r9, r3
 80084ae:	2200      	movs	r2, #0
 80084b0:	2300      	movs	r3, #0
 80084b2:	4620      	mov	r0, r4
 80084b4:	4629      	mov	r1, r5
 80084b6:	f7f8 fb07 	bl	8000ac8 <__aeabi_dcmpeq>
 80084ba:	b108      	cbz	r0, 80084c0 <__cvt+0xa4>
 80084bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80084c0:	2230      	movs	r2, #48	; 0x30
 80084c2:	9b03      	ldr	r3, [sp, #12]
 80084c4:	454b      	cmp	r3, r9
 80084c6:	d307      	bcc.n	80084d8 <__cvt+0xbc>
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084cc:	1bdb      	subs	r3, r3, r7
 80084ce:	4638      	mov	r0, r7
 80084d0:	6013      	str	r3, [r2, #0]
 80084d2:	b004      	add	sp, #16
 80084d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084d8:	1c59      	adds	r1, r3, #1
 80084da:	9103      	str	r1, [sp, #12]
 80084dc:	701a      	strb	r2, [r3, #0]
 80084de:	e7f0      	b.n	80084c2 <__cvt+0xa6>

080084e0 <__exponent>:
 80084e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084e2:	4603      	mov	r3, r0
 80084e4:	2900      	cmp	r1, #0
 80084e6:	bfb8      	it	lt
 80084e8:	4249      	neglt	r1, r1
 80084ea:	f803 2b02 	strb.w	r2, [r3], #2
 80084ee:	bfb4      	ite	lt
 80084f0:	222d      	movlt	r2, #45	; 0x2d
 80084f2:	222b      	movge	r2, #43	; 0x2b
 80084f4:	2909      	cmp	r1, #9
 80084f6:	7042      	strb	r2, [r0, #1]
 80084f8:	dd2a      	ble.n	8008550 <__exponent+0x70>
 80084fa:	f10d 0207 	add.w	r2, sp, #7
 80084fe:	4617      	mov	r7, r2
 8008500:	260a      	movs	r6, #10
 8008502:	4694      	mov	ip, r2
 8008504:	fb91 f5f6 	sdiv	r5, r1, r6
 8008508:	fb06 1415 	mls	r4, r6, r5, r1
 800850c:	3430      	adds	r4, #48	; 0x30
 800850e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008512:	460c      	mov	r4, r1
 8008514:	2c63      	cmp	r4, #99	; 0x63
 8008516:	f102 32ff 	add.w	r2, r2, #4294967295
 800851a:	4629      	mov	r1, r5
 800851c:	dcf1      	bgt.n	8008502 <__exponent+0x22>
 800851e:	3130      	adds	r1, #48	; 0x30
 8008520:	f1ac 0402 	sub.w	r4, ip, #2
 8008524:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008528:	1c41      	adds	r1, r0, #1
 800852a:	4622      	mov	r2, r4
 800852c:	42ba      	cmp	r2, r7
 800852e:	d30a      	bcc.n	8008546 <__exponent+0x66>
 8008530:	f10d 0209 	add.w	r2, sp, #9
 8008534:	eba2 020c 	sub.w	r2, r2, ip
 8008538:	42bc      	cmp	r4, r7
 800853a:	bf88      	it	hi
 800853c:	2200      	movhi	r2, #0
 800853e:	4413      	add	r3, r2
 8008540:	1a18      	subs	r0, r3, r0
 8008542:	b003      	add	sp, #12
 8008544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008546:	f812 5b01 	ldrb.w	r5, [r2], #1
 800854a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800854e:	e7ed      	b.n	800852c <__exponent+0x4c>
 8008550:	2330      	movs	r3, #48	; 0x30
 8008552:	3130      	adds	r1, #48	; 0x30
 8008554:	7083      	strb	r3, [r0, #2]
 8008556:	70c1      	strb	r1, [r0, #3]
 8008558:	1d03      	adds	r3, r0, #4
 800855a:	e7f1      	b.n	8008540 <__exponent+0x60>

0800855c <_printf_float>:
 800855c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008560:	ed2d 8b02 	vpush	{d8}
 8008564:	b08d      	sub	sp, #52	; 0x34
 8008566:	460c      	mov	r4, r1
 8008568:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800856c:	4616      	mov	r6, r2
 800856e:	461f      	mov	r7, r3
 8008570:	4605      	mov	r5, r0
 8008572:	f000 fef7 	bl	8009364 <_localeconv_r>
 8008576:	f8d0 a000 	ldr.w	sl, [r0]
 800857a:	4650      	mov	r0, sl
 800857c:	f7f7 fe78 	bl	8000270 <strlen>
 8008580:	2300      	movs	r3, #0
 8008582:	930a      	str	r3, [sp, #40]	; 0x28
 8008584:	6823      	ldr	r3, [r4, #0]
 8008586:	9305      	str	r3, [sp, #20]
 8008588:	f8d8 3000 	ldr.w	r3, [r8]
 800858c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008590:	3307      	adds	r3, #7
 8008592:	f023 0307 	bic.w	r3, r3, #7
 8008596:	f103 0208 	add.w	r2, r3, #8
 800859a:	f8c8 2000 	str.w	r2, [r8]
 800859e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085a6:	9307      	str	r3, [sp, #28]
 80085a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80085ac:	ee08 0a10 	vmov	s16, r0
 80085b0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80085b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085b8:	4b9e      	ldr	r3, [pc, #632]	; (8008834 <_printf_float+0x2d8>)
 80085ba:	f04f 32ff 	mov.w	r2, #4294967295
 80085be:	f7f8 fab5 	bl	8000b2c <__aeabi_dcmpun>
 80085c2:	bb88      	cbnz	r0, 8008628 <_printf_float+0xcc>
 80085c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085c8:	4b9a      	ldr	r3, [pc, #616]	; (8008834 <_printf_float+0x2d8>)
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	f7f8 fa8f 	bl	8000af0 <__aeabi_dcmple>
 80085d2:	bb48      	cbnz	r0, 8008628 <_printf_float+0xcc>
 80085d4:	2200      	movs	r2, #0
 80085d6:	2300      	movs	r3, #0
 80085d8:	4640      	mov	r0, r8
 80085da:	4649      	mov	r1, r9
 80085dc:	f7f8 fa7e 	bl	8000adc <__aeabi_dcmplt>
 80085e0:	b110      	cbz	r0, 80085e8 <_printf_float+0x8c>
 80085e2:	232d      	movs	r3, #45	; 0x2d
 80085e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085e8:	4a93      	ldr	r2, [pc, #588]	; (8008838 <_printf_float+0x2dc>)
 80085ea:	4b94      	ldr	r3, [pc, #592]	; (800883c <_printf_float+0x2e0>)
 80085ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80085f0:	bf94      	ite	ls
 80085f2:	4690      	movls	r8, r2
 80085f4:	4698      	movhi	r8, r3
 80085f6:	2303      	movs	r3, #3
 80085f8:	6123      	str	r3, [r4, #16]
 80085fa:	9b05      	ldr	r3, [sp, #20]
 80085fc:	f023 0304 	bic.w	r3, r3, #4
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	f04f 0900 	mov.w	r9, #0
 8008606:	9700      	str	r7, [sp, #0]
 8008608:	4633      	mov	r3, r6
 800860a:	aa0b      	add	r2, sp, #44	; 0x2c
 800860c:	4621      	mov	r1, r4
 800860e:	4628      	mov	r0, r5
 8008610:	f000 f9da 	bl	80089c8 <_printf_common>
 8008614:	3001      	adds	r0, #1
 8008616:	f040 8090 	bne.w	800873a <_printf_float+0x1de>
 800861a:	f04f 30ff 	mov.w	r0, #4294967295
 800861e:	b00d      	add	sp, #52	; 0x34
 8008620:	ecbd 8b02 	vpop	{d8}
 8008624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008628:	4642      	mov	r2, r8
 800862a:	464b      	mov	r3, r9
 800862c:	4640      	mov	r0, r8
 800862e:	4649      	mov	r1, r9
 8008630:	f7f8 fa7c 	bl	8000b2c <__aeabi_dcmpun>
 8008634:	b140      	cbz	r0, 8008648 <_printf_float+0xec>
 8008636:	464b      	mov	r3, r9
 8008638:	2b00      	cmp	r3, #0
 800863a:	bfbc      	itt	lt
 800863c:	232d      	movlt	r3, #45	; 0x2d
 800863e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008642:	4a7f      	ldr	r2, [pc, #508]	; (8008840 <_printf_float+0x2e4>)
 8008644:	4b7f      	ldr	r3, [pc, #508]	; (8008844 <_printf_float+0x2e8>)
 8008646:	e7d1      	b.n	80085ec <_printf_float+0x90>
 8008648:	6863      	ldr	r3, [r4, #4]
 800864a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800864e:	9206      	str	r2, [sp, #24]
 8008650:	1c5a      	adds	r2, r3, #1
 8008652:	d13f      	bne.n	80086d4 <_printf_float+0x178>
 8008654:	2306      	movs	r3, #6
 8008656:	6063      	str	r3, [r4, #4]
 8008658:	9b05      	ldr	r3, [sp, #20]
 800865a:	6861      	ldr	r1, [r4, #4]
 800865c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008660:	2300      	movs	r3, #0
 8008662:	9303      	str	r3, [sp, #12]
 8008664:	ab0a      	add	r3, sp, #40	; 0x28
 8008666:	e9cd b301 	strd	fp, r3, [sp, #4]
 800866a:	ab09      	add	r3, sp, #36	; 0x24
 800866c:	ec49 8b10 	vmov	d0, r8, r9
 8008670:	9300      	str	r3, [sp, #0]
 8008672:	6022      	str	r2, [r4, #0]
 8008674:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008678:	4628      	mov	r0, r5
 800867a:	f7ff fecf 	bl	800841c <__cvt>
 800867e:	9b06      	ldr	r3, [sp, #24]
 8008680:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008682:	2b47      	cmp	r3, #71	; 0x47
 8008684:	4680      	mov	r8, r0
 8008686:	d108      	bne.n	800869a <_printf_float+0x13e>
 8008688:	1cc8      	adds	r0, r1, #3
 800868a:	db02      	blt.n	8008692 <_printf_float+0x136>
 800868c:	6863      	ldr	r3, [r4, #4]
 800868e:	4299      	cmp	r1, r3
 8008690:	dd41      	ble.n	8008716 <_printf_float+0x1ba>
 8008692:	f1ab 0302 	sub.w	r3, fp, #2
 8008696:	fa5f fb83 	uxtb.w	fp, r3
 800869a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800869e:	d820      	bhi.n	80086e2 <_printf_float+0x186>
 80086a0:	3901      	subs	r1, #1
 80086a2:	465a      	mov	r2, fp
 80086a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80086a8:	9109      	str	r1, [sp, #36]	; 0x24
 80086aa:	f7ff ff19 	bl	80084e0 <__exponent>
 80086ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086b0:	1813      	adds	r3, r2, r0
 80086b2:	2a01      	cmp	r2, #1
 80086b4:	4681      	mov	r9, r0
 80086b6:	6123      	str	r3, [r4, #16]
 80086b8:	dc02      	bgt.n	80086c0 <_printf_float+0x164>
 80086ba:	6822      	ldr	r2, [r4, #0]
 80086bc:	07d2      	lsls	r2, r2, #31
 80086be:	d501      	bpl.n	80086c4 <_printf_float+0x168>
 80086c0:	3301      	adds	r3, #1
 80086c2:	6123      	str	r3, [r4, #16]
 80086c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d09c      	beq.n	8008606 <_printf_float+0xaa>
 80086cc:	232d      	movs	r3, #45	; 0x2d
 80086ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086d2:	e798      	b.n	8008606 <_printf_float+0xaa>
 80086d4:	9a06      	ldr	r2, [sp, #24]
 80086d6:	2a47      	cmp	r2, #71	; 0x47
 80086d8:	d1be      	bne.n	8008658 <_printf_float+0xfc>
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1bc      	bne.n	8008658 <_printf_float+0xfc>
 80086de:	2301      	movs	r3, #1
 80086e0:	e7b9      	b.n	8008656 <_printf_float+0xfa>
 80086e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80086e6:	d118      	bne.n	800871a <_printf_float+0x1be>
 80086e8:	2900      	cmp	r1, #0
 80086ea:	6863      	ldr	r3, [r4, #4]
 80086ec:	dd0b      	ble.n	8008706 <_printf_float+0x1aa>
 80086ee:	6121      	str	r1, [r4, #16]
 80086f0:	b913      	cbnz	r3, 80086f8 <_printf_float+0x19c>
 80086f2:	6822      	ldr	r2, [r4, #0]
 80086f4:	07d0      	lsls	r0, r2, #31
 80086f6:	d502      	bpl.n	80086fe <_printf_float+0x1a2>
 80086f8:	3301      	adds	r3, #1
 80086fa:	440b      	add	r3, r1
 80086fc:	6123      	str	r3, [r4, #16]
 80086fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8008700:	f04f 0900 	mov.w	r9, #0
 8008704:	e7de      	b.n	80086c4 <_printf_float+0x168>
 8008706:	b913      	cbnz	r3, 800870e <_printf_float+0x1b2>
 8008708:	6822      	ldr	r2, [r4, #0]
 800870a:	07d2      	lsls	r2, r2, #31
 800870c:	d501      	bpl.n	8008712 <_printf_float+0x1b6>
 800870e:	3302      	adds	r3, #2
 8008710:	e7f4      	b.n	80086fc <_printf_float+0x1a0>
 8008712:	2301      	movs	r3, #1
 8008714:	e7f2      	b.n	80086fc <_printf_float+0x1a0>
 8008716:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800871a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800871c:	4299      	cmp	r1, r3
 800871e:	db05      	blt.n	800872c <_printf_float+0x1d0>
 8008720:	6823      	ldr	r3, [r4, #0]
 8008722:	6121      	str	r1, [r4, #16]
 8008724:	07d8      	lsls	r0, r3, #31
 8008726:	d5ea      	bpl.n	80086fe <_printf_float+0x1a2>
 8008728:	1c4b      	adds	r3, r1, #1
 800872a:	e7e7      	b.n	80086fc <_printf_float+0x1a0>
 800872c:	2900      	cmp	r1, #0
 800872e:	bfd4      	ite	le
 8008730:	f1c1 0202 	rsble	r2, r1, #2
 8008734:	2201      	movgt	r2, #1
 8008736:	4413      	add	r3, r2
 8008738:	e7e0      	b.n	80086fc <_printf_float+0x1a0>
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	055a      	lsls	r2, r3, #21
 800873e:	d407      	bmi.n	8008750 <_printf_float+0x1f4>
 8008740:	6923      	ldr	r3, [r4, #16]
 8008742:	4642      	mov	r2, r8
 8008744:	4631      	mov	r1, r6
 8008746:	4628      	mov	r0, r5
 8008748:	47b8      	blx	r7
 800874a:	3001      	adds	r0, #1
 800874c:	d12c      	bne.n	80087a8 <_printf_float+0x24c>
 800874e:	e764      	b.n	800861a <_printf_float+0xbe>
 8008750:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008754:	f240 80e0 	bls.w	8008918 <_printf_float+0x3bc>
 8008758:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800875c:	2200      	movs	r2, #0
 800875e:	2300      	movs	r3, #0
 8008760:	f7f8 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008764:	2800      	cmp	r0, #0
 8008766:	d034      	beq.n	80087d2 <_printf_float+0x276>
 8008768:	4a37      	ldr	r2, [pc, #220]	; (8008848 <_printf_float+0x2ec>)
 800876a:	2301      	movs	r3, #1
 800876c:	4631      	mov	r1, r6
 800876e:	4628      	mov	r0, r5
 8008770:	47b8      	blx	r7
 8008772:	3001      	adds	r0, #1
 8008774:	f43f af51 	beq.w	800861a <_printf_float+0xbe>
 8008778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800877c:	429a      	cmp	r2, r3
 800877e:	db02      	blt.n	8008786 <_printf_float+0x22a>
 8008780:	6823      	ldr	r3, [r4, #0]
 8008782:	07d8      	lsls	r0, r3, #31
 8008784:	d510      	bpl.n	80087a8 <_printf_float+0x24c>
 8008786:	ee18 3a10 	vmov	r3, s16
 800878a:	4652      	mov	r2, sl
 800878c:	4631      	mov	r1, r6
 800878e:	4628      	mov	r0, r5
 8008790:	47b8      	blx	r7
 8008792:	3001      	adds	r0, #1
 8008794:	f43f af41 	beq.w	800861a <_printf_float+0xbe>
 8008798:	f04f 0800 	mov.w	r8, #0
 800879c:	f104 091a 	add.w	r9, r4, #26
 80087a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a2:	3b01      	subs	r3, #1
 80087a4:	4543      	cmp	r3, r8
 80087a6:	dc09      	bgt.n	80087bc <_printf_float+0x260>
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	079b      	lsls	r3, r3, #30
 80087ac:	f100 8107 	bmi.w	80089be <_printf_float+0x462>
 80087b0:	68e0      	ldr	r0, [r4, #12]
 80087b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087b4:	4298      	cmp	r0, r3
 80087b6:	bfb8      	it	lt
 80087b8:	4618      	movlt	r0, r3
 80087ba:	e730      	b.n	800861e <_printf_float+0xc2>
 80087bc:	2301      	movs	r3, #1
 80087be:	464a      	mov	r2, r9
 80087c0:	4631      	mov	r1, r6
 80087c2:	4628      	mov	r0, r5
 80087c4:	47b8      	blx	r7
 80087c6:	3001      	adds	r0, #1
 80087c8:	f43f af27 	beq.w	800861a <_printf_float+0xbe>
 80087cc:	f108 0801 	add.w	r8, r8, #1
 80087d0:	e7e6      	b.n	80087a0 <_printf_float+0x244>
 80087d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	dc39      	bgt.n	800884c <_printf_float+0x2f0>
 80087d8:	4a1b      	ldr	r2, [pc, #108]	; (8008848 <_printf_float+0x2ec>)
 80087da:	2301      	movs	r3, #1
 80087dc:	4631      	mov	r1, r6
 80087de:	4628      	mov	r0, r5
 80087e0:	47b8      	blx	r7
 80087e2:	3001      	adds	r0, #1
 80087e4:	f43f af19 	beq.w	800861a <_printf_float+0xbe>
 80087e8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80087ec:	4313      	orrs	r3, r2
 80087ee:	d102      	bne.n	80087f6 <_printf_float+0x29a>
 80087f0:	6823      	ldr	r3, [r4, #0]
 80087f2:	07d9      	lsls	r1, r3, #31
 80087f4:	d5d8      	bpl.n	80087a8 <_printf_float+0x24c>
 80087f6:	ee18 3a10 	vmov	r3, s16
 80087fa:	4652      	mov	r2, sl
 80087fc:	4631      	mov	r1, r6
 80087fe:	4628      	mov	r0, r5
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	f43f af09 	beq.w	800861a <_printf_float+0xbe>
 8008808:	f04f 0900 	mov.w	r9, #0
 800880c:	f104 0a1a 	add.w	sl, r4, #26
 8008810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008812:	425b      	negs	r3, r3
 8008814:	454b      	cmp	r3, r9
 8008816:	dc01      	bgt.n	800881c <_printf_float+0x2c0>
 8008818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800881a:	e792      	b.n	8008742 <_printf_float+0x1e6>
 800881c:	2301      	movs	r3, #1
 800881e:	4652      	mov	r2, sl
 8008820:	4631      	mov	r1, r6
 8008822:	4628      	mov	r0, r5
 8008824:	47b8      	blx	r7
 8008826:	3001      	adds	r0, #1
 8008828:	f43f aef7 	beq.w	800861a <_printf_float+0xbe>
 800882c:	f109 0901 	add.w	r9, r9, #1
 8008830:	e7ee      	b.n	8008810 <_printf_float+0x2b4>
 8008832:	bf00      	nop
 8008834:	7fefffff 	.word	0x7fefffff
 8008838:	0800e0d4 	.word	0x0800e0d4
 800883c:	0800e0d8 	.word	0x0800e0d8
 8008840:	0800e0dc 	.word	0x0800e0dc
 8008844:	0800e0e0 	.word	0x0800e0e0
 8008848:	0800e0e4 	.word	0x0800e0e4
 800884c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800884e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008850:	429a      	cmp	r2, r3
 8008852:	bfa8      	it	ge
 8008854:	461a      	movge	r2, r3
 8008856:	2a00      	cmp	r2, #0
 8008858:	4691      	mov	r9, r2
 800885a:	dc37      	bgt.n	80088cc <_printf_float+0x370>
 800885c:	f04f 0b00 	mov.w	fp, #0
 8008860:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008864:	f104 021a 	add.w	r2, r4, #26
 8008868:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800886a:	9305      	str	r3, [sp, #20]
 800886c:	eba3 0309 	sub.w	r3, r3, r9
 8008870:	455b      	cmp	r3, fp
 8008872:	dc33      	bgt.n	80088dc <_printf_float+0x380>
 8008874:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008878:	429a      	cmp	r2, r3
 800887a:	db3b      	blt.n	80088f4 <_printf_float+0x398>
 800887c:	6823      	ldr	r3, [r4, #0]
 800887e:	07da      	lsls	r2, r3, #31
 8008880:	d438      	bmi.n	80088f4 <_printf_float+0x398>
 8008882:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008886:	eba2 0903 	sub.w	r9, r2, r3
 800888a:	9b05      	ldr	r3, [sp, #20]
 800888c:	1ad2      	subs	r2, r2, r3
 800888e:	4591      	cmp	r9, r2
 8008890:	bfa8      	it	ge
 8008892:	4691      	movge	r9, r2
 8008894:	f1b9 0f00 	cmp.w	r9, #0
 8008898:	dc35      	bgt.n	8008906 <_printf_float+0x3aa>
 800889a:	f04f 0800 	mov.w	r8, #0
 800889e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088a2:	f104 0a1a 	add.w	sl, r4, #26
 80088a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088aa:	1a9b      	subs	r3, r3, r2
 80088ac:	eba3 0309 	sub.w	r3, r3, r9
 80088b0:	4543      	cmp	r3, r8
 80088b2:	f77f af79 	ble.w	80087a8 <_printf_float+0x24c>
 80088b6:	2301      	movs	r3, #1
 80088b8:	4652      	mov	r2, sl
 80088ba:	4631      	mov	r1, r6
 80088bc:	4628      	mov	r0, r5
 80088be:	47b8      	blx	r7
 80088c0:	3001      	adds	r0, #1
 80088c2:	f43f aeaa 	beq.w	800861a <_printf_float+0xbe>
 80088c6:	f108 0801 	add.w	r8, r8, #1
 80088ca:	e7ec      	b.n	80088a6 <_printf_float+0x34a>
 80088cc:	4613      	mov	r3, r2
 80088ce:	4631      	mov	r1, r6
 80088d0:	4642      	mov	r2, r8
 80088d2:	4628      	mov	r0, r5
 80088d4:	47b8      	blx	r7
 80088d6:	3001      	adds	r0, #1
 80088d8:	d1c0      	bne.n	800885c <_printf_float+0x300>
 80088da:	e69e      	b.n	800861a <_printf_float+0xbe>
 80088dc:	2301      	movs	r3, #1
 80088de:	4631      	mov	r1, r6
 80088e0:	4628      	mov	r0, r5
 80088e2:	9205      	str	r2, [sp, #20]
 80088e4:	47b8      	blx	r7
 80088e6:	3001      	adds	r0, #1
 80088e8:	f43f ae97 	beq.w	800861a <_printf_float+0xbe>
 80088ec:	9a05      	ldr	r2, [sp, #20]
 80088ee:	f10b 0b01 	add.w	fp, fp, #1
 80088f2:	e7b9      	b.n	8008868 <_printf_float+0x30c>
 80088f4:	ee18 3a10 	vmov	r3, s16
 80088f8:	4652      	mov	r2, sl
 80088fa:	4631      	mov	r1, r6
 80088fc:	4628      	mov	r0, r5
 80088fe:	47b8      	blx	r7
 8008900:	3001      	adds	r0, #1
 8008902:	d1be      	bne.n	8008882 <_printf_float+0x326>
 8008904:	e689      	b.n	800861a <_printf_float+0xbe>
 8008906:	9a05      	ldr	r2, [sp, #20]
 8008908:	464b      	mov	r3, r9
 800890a:	4442      	add	r2, r8
 800890c:	4631      	mov	r1, r6
 800890e:	4628      	mov	r0, r5
 8008910:	47b8      	blx	r7
 8008912:	3001      	adds	r0, #1
 8008914:	d1c1      	bne.n	800889a <_printf_float+0x33e>
 8008916:	e680      	b.n	800861a <_printf_float+0xbe>
 8008918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800891a:	2a01      	cmp	r2, #1
 800891c:	dc01      	bgt.n	8008922 <_printf_float+0x3c6>
 800891e:	07db      	lsls	r3, r3, #31
 8008920:	d53a      	bpl.n	8008998 <_printf_float+0x43c>
 8008922:	2301      	movs	r3, #1
 8008924:	4642      	mov	r2, r8
 8008926:	4631      	mov	r1, r6
 8008928:	4628      	mov	r0, r5
 800892a:	47b8      	blx	r7
 800892c:	3001      	adds	r0, #1
 800892e:	f43f ae74 	beq.w	800861a <_printf_float+0xbe>
 8008932:	ee18 3a10 	vmov	r3, s16
 8008936:	4652      	mov	r2, sl
 8008938:	4631      	mov	r1, r6
 800893a:	4628      	mov	r0, r5
 800893c:	47b8      	blx	r7
 800893e:	3001      	adds	r0, #1
 8008940:	f43f ae6b 	beq.w	800861a <_printf_float+0xbe>
 8008944:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008948:	2200      	movs	r2, #0
 800894a:	2300      	movs	r3, #0
 800894c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008950:	f7f8 f8ba 	bl	8000ac8 <__aeabi_dcmpeq>
 8008954:	b9d8      	cbnz	r0, 800898e <_printf_float+0x432>
 8008956:	f10a 33ff 	add.w	r3, sl, #4294967295
 800895a:	f108 0201 	add.w	r2, r8, #1
 800895e:	4631      	mov	r1, r6
 8008960:	4628      	mov	r0, r5
 8008962:	47b8      	blx	r7
 8008964:	3001      	adds	r0, #1
 8008966:	d10e      	bne.n	8008986 <_printf_float+0x42a>
 8008968:	e657      	b.n	800861a <_printf_float+0xbe>
 800896a:	2301      	movs	r3, #1
 800896c:	4652      	mov	r2, sl
 800896e:	4631      	mov	r1, r6
 8008970:	4628      	mov	r0, r5
 8008972:	47b8      	blx	r7
 8008974:	3001      	adds	r0, #1
 8008976:	f43f ae50 	beq.w	800861a <_printf_float+0xbe>
 800897a:	f108 0801 	add.w	r8, r8, #1
 800897e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008980:	3b01      	subs	r3, #1
 8008982:	4543      	cmp	r3, r8
 8008984:	dcf1      	bgt.n	800896a <_printf_float+0x40e>
 8008986:	464b      	mov	r3, r9
 8008988:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800898c:	e6da      	b.n	8008744 <_printf_float+0x1e8>
 800898e:	f04f 0800 	mov.w	r8, #0
 8008992:	f104 0a1a 	add.w	sl, r4, #26
 8008996:	e7f2      	b.n	800897e <_printf_float+0x422>
 8008998:	2301      	movs	r3, #1
 800899a:	4642      	mov	r2, r8
 800899c:	e7df      	b.n	800895e <_printf_float+0x402>
 800899e:	2301      	movs	r3, #1
 80089a0:	464a      	mov	r2, r9
 80089a2:	4631      	mov	r1, r6
 80089a4:	4628      	mov	r0, r5
 80089a6:	47b8      	blx	r7
 80089a8:	3001      	adds	r0, #1
 80089aa:	f43f ae36 	beq.w	800861a <_printf_float+0xbe>
 80089ae:	f108 0801 	add.w	r8, r8, #1
 80089b2:	68e3      	ldr	r3, [r4, #12]
 80089b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80089b6:	1a5b      	subs	r3, r3, r1
 80089b8:	4543      	cmp	r3, r8
 80089ba:	dcf0      	bgt.n	800899e <_printf_float+0x442>
 80089bc:	e6f8      	b.n	80087b0 <_printf_float+0x254>
 80089be:	f04f 0800 	mov.w	r8, #0
 80089c2:	f104 0919 	add.w	r9, r4, #25
 80089c6:	e7f4      	b.n	80089b2 <_printf_float+0x456>

080089c8 <_printf_common>:
 80089c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089cc:	4616      	mov	r6, r2
 80089ce:	4699      	mov	r9, r3
 80089d0:	688a      	ldr	r2, [r1, #8]
 80089d2:	690b      	ldr	r3, [r1, #16]
 80089d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089d8:	4293      	cmp	r3, r2
 80089da:	bfb8      	it	lt
 80089dc:	4613      	movlt	r3, r2
 80089de:	6033      	str	r3, [r6, #0]
 80089e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089e4:	4607      	mov	r7, r0
 80089e6:	460c      	mov	r4, r1
 80089e8:	b10a      	cbz	r2, 80089ee <_printf_common+0x26>
 80089ea:	3301      	adds	r3, #1
 80089ec:	6033      	str	r3, [r6, #0]
 80089ee:	6823      	ldr	r3, [r4, #0]
 80089f0:	0699      	lsls	r1, r3, #26
 80089f2:	bf42      	ittt	mi
 80089f4:	6833      	ldrmi	r3, [r6, #0]
 80089f6:	3302      	addmi	r3, #2
 80089f8:	6033      	strmi	r3, [r6, #0]
 80089fa:	6825      	ldr	r5, [r4, #0]
 80089fc:	f015 0506 	ands.w	r5, r5, #6
 8008a00:	d106      	bne.n	8008a10 <_printf_common+0x48>
 8008a02:	f104 0a19 	add.w	sl, r4, #25
 8008a06:	68e3      	ldr	r3, [r4, #12]
 8008a08:	6832      	ldr	r2, [r6, #0]
 8008a0a:	1a9b      	subs	r3, r3, r2
 8008a0c:	42ab      	cmp	r3, r5
 8008a0e:	dc26      	bgt.n	8008a5e <_printf_common+0x96>
 8008a10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a14:	1e13      	subs	r3, r2, #0
 8008a16:	6822      	ldr	r2, [r4, #0]
 8008a18:	bf18      	it	ne
 8008a1a:	2301      	movne	r3, #1
 8008a1c:	0692      	lsls	r2, r2, #26
 8008a1e:	d42b      	bmi.n	8008a78 <_printf_common+0xb0>
 8008a20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a24:	4649      	mov	r1, r9
 8008a26:	4638      	mov	r0, r7
 8008a28:	47c0      	blx	r8
 8008a2a:	3001      	adds	r0, #1
 8008a2c:	d01e      	beq.n	8008a6c <_printf_common+0xa4>
 8008a2e:	6823      	ldr	r3, [r4, #0]
 8008a30:	6922      	ldr	r2, [r4, #16]
 8008a32:	f003 0306 	and.w	r3, r3, #6
 8008a36:	2b04      	cmp	r3, #4
 8008a38:	bf02      	ittt	eq
 8008a3a:	68e5      	ldreq	r5, [r4, #12]
 8008a3c:	6833      	ldreq	r3, [r6, #0]
 8008a3e:	1aed      	subeq	r5, r5, r3
 8008a40:	68a3      	ldr	r3, [r4, #8]
 8008a42:	bf0c      	ite	eq
 8008a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a48:	2500      	movne	r5, #0
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	bfc4      	itt	gt
 8008a4e:	1a9b      	subgt	r3, r3, r2
 8008a50:	18ed      	addgt	r5, r5, r3
 8008a52:	2600      	movs	r6, #0
 8008a54:	341a      	adds	r4, #26
 8008a56:	42b5      	cmp	r5, r6
 8008a58:	d11a      	bne.n	8008a90 <_printf_common+0xc8>
 8008a5a:	2000      	movs	r0, #0
 8008a5c:	e008      	b.n	8008a70 <_printf_common+0xa8>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	4652      	mov	r2, sl
 8008a62:	4649      	mov	r1, r9
 8008a64:	4638      	mov	r0, r7
 8008a66:	47c0      	blx	r8
 8008a68:	3001      	adds	r0, #1
 8008a6a:	d103      	bne.n	8008a74 <_printf_common+0xac>
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a74:	3501      	adds	r5, #1
 8008a76:	e7c6      	b.n	8008a06 <_printf_common+0x3e>
 8008a78:	18e1      	adds	r1, r4, r3
 8008a7a:	1c5a      	adds	r2, r3, #1
 8008a7c:	2030      	movs	r0, #48	; 0x30
 8008a7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a82:	4422      	add	r2, r4
 8008a84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a8c:	3302      	adds	r3, #2
 8008a8e:	e7c7      	b.n	8008a20 <_printf_common+0x58>
 8008a90:	2301      	movs	r3, #1
 8008a92:	4622      	mov	r2, r4
 8008a94:	4649      	mov	r1, r9
 8008a96:	4638      	mov	r0, r7
 8008a98:	47c0      	blx	r8
 8008a9a:	3001      	adds	r0, #1
 8008a9c:	d0e6      	beq.n	8008a6c <_printf_common+0xa4>
 8008a9e:	3601      	adds	r6, #1
 8008aa0:	e7d9      	b.n	8008a56 <_printf_common+0x8e>
	...

08008aa4 <_printf_i>:
 8008aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008aa8:	7e0f      	ldrb	r7, [r1, #24]
 8008aaa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008aac:	2f78      	cmp	r7, #120	; 0x78
 8008aae:	4691      	mov	r9, r2
 8008ab0:	4680      	mov	r8, r0
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	469a      	mov	sl, r3
 8008ab6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008aba:	d807      	bhi.n	8008acc <_printf_i+0x28>
 8008abc:	2f62      	cmp	r7, #98	; 0x62
 8008abe:	d80a      	bhi.n	8008ad6 <_printf_i+0x32>
 8008ac0:	2f00      	cmp	r7, #0
 8008ac2:	f000 80d4 	beq.w	8008c6e <_printf_i+0x1ca>
 8008ac6:	2f58      	cmp	r7, #88	; 0x58
 8008ac8:	f000 80c0 	beq.w	8008c4c <_printf_i+0x1a8>
 8008acc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ad0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ad4:	e03a      	b.n	8008b4c <_printf_i+0xa8>
 8008ad6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ada:	2b15      	cmp	r3, #21
 8008adc:	d8f6      	bhi.n	8008acc <_printf_i+0x28>
 8008ade:	a101      	add	r1, pc, #4	; (adr r1, 8008ae4 <_printf_i+0x40>)
 8008ae0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ae4:	08008b3d 	.word	0x08008b3d
 8008ae8:	08008b51 	.word	0x08008b51
 8008aec:	08008acd 	.word	0x08008acd
 8008af0:	08008acd 	.word	0x08008acd
 8008af4:	08008acd 	.word	0x08008acd
 8008af8:	08008acd 	.word	0x08008acd
 8008afc:	08008b51 	.word	0x08008b51
 8008b00:	08008acd 	.word	0x08008acd
 8008b04:	08008acd 	.word	0x08008acd
 8008b08:	08008acd 	.word	0x08008acd
 8008b0c:	08008acd 	.word	0x08008acd
 8008b10:	08008c55 	.word	0x08008c55
 8008b14:	08008b7d 	.word	0x08008b7d
 8008b18:	08008c0f 	.word	0x08008c0f
 8008b1c:	08008acd 	.word	0x08008acd
 8008b20:	08008acd 	.word	0x08008acd
 8008b24:	08008c77 	.word	0x08008c77
 8008b28:	08008acd 	.word	0x08008acd
 8008b2c:	08008b7d 	.word	0x08008b7d
 8008b30:	08008acd 	.word	0x08008acd
 8008b34:	08008acd 	.word	0x08008acd
 8008b38:	08008c17 	.word	0x08008c17
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	1d1a      	adds	r2, r3, #4
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	602a      	str	r2, [r5, #0]
 8008b44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e09f      	b.n	8008c90 <_printf_i+0x1ec>
 8008b50:	6820      	ldr	r0, [r4, #0]
 8008b52:	682b      	ldr	r3, [r5, #0]
 8008b54:	0607      	lsls	r7, r0, #24
 8008b56:	f103 0104 	add.w	r1, r3, #4
 8008b5a:	6029      	str	r1, [r5, #0]
 8008b5c:	d501      	bpl.n	8008b62 <_printf_i+0xbe>
 8008b5e:	681e      	ldr	r6, [r3, #0]
 8008b60:	e003      	b.n	8008b6a <_printf_i+0xc6>
 8008b62:	0646      	lsls	r6, r0, #25
 8008b64:	d5fb      	bpl.n	8008b5e <_printf_i+0xba>
 8008b66:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008b6a:	2e00      	cmp	r6, #0
 8008b6c:	da03      	bge.n	8008b76 <_printf_i+0xd2>
 8008b6e:	232d      	movs	r3, #45	; 0x2d
 8008b70:	4276      	negs	r6, r6
 8008b72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b76:	485a      	ldr	r0, [pc, #360]	; (8008ce0 <_printf_i+0x23c>)
 8008b78:	230a      	movs	r3, #10
 8008b7a:	e012      	b.n	8008ba2 <_printf_i+0xfe>
 8008b7c:	682b      	ldr	r3, [r5, #0]
 8008b7e:	6820      	ldr	r0, [r4, #0]
 8008b80:	1d19      	adds	r1, r3, #4
 8008b82:	6029      	str	r1, [r5, #0]
 8008b84:	0605      	lsls	r5, r0, #24
 8008b86:	d501      	bpl.n	8008b8c <_printf_i+0xe8>
 8008b88:	681e      	ldr	r6, [r3, #0]
 8008b8a:	e002      	b.n	8008b92 <_printf_i+0xee>
 8008b8c:	0641      	lsls	r1, r0, #25
 8008b8e:	d5fb      	bpl.n	8008b88 <_printf_i+0xe4>
 8008b90:	881e      	ldrh	r6, [r3, #0]
 8008b92:	4853      	ldr	r0, [pc, #332]	; (8008ce0 <_printf_i+0x23c>)
 8008b94:	2f6f      	cmp	r7, #111	; 0x6f
 8008b96:	bf0c      	ite	eq
 8008b98:	2308      	moveq	r3, #8
 8008b9a:	230a      	movne	r3, #10
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ba2:	6865      	ldr	r5, [r4, #4]
 8008ba4:	60a5      	str	r5, [r4, #8]
 8008ba6:	2d00      	cmp	r5, #0
 8008ba8:	bfa2      	ittt	ge
 8008baa:	6821      	ldrge	r1, [r4, #0]
 8008bac:	f021 0104 	bicge.w	r1, r1, #4
 8008bb0:	6021      	strge	r1, [r4, #0]
 8008bb2:	b90e      	cbnz	r6, 8008bb8 <_printf_i+0x114>
 8008bb4:	2d00      	cmp	r5, #0
 8008bb6:	d04b      	beq.n	8008c50 <_printf_i+0x1ac>
 8008bb8:	4615      	mov	r5, r2
 8008bba:	fbb6 f1f3 	udiv	r1, r6, r3
 8008bbe:	fb03 6711 	mls	r7, r3, r1, r6
 8008bc2:	5dc7      	ldrb	r7, [r0, r7]
 8008bc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008bc8:	4637      	mov	r7, r6
 8008bca:	42bb      	cmp	r3, r7
 8008bcc:	460e      	mov	r6, r1
 8008bce:	d9f4      	bls.n	8008bba <_printf_i+0x116>
 8008bd0:	2b08      	cmp	r3, #8
 8008bd2:	d10b      	bne.n	8008bec <_printf_i+0x148>
 8008bd4:	6823      	ldr	r3, [r4, #0]
 8008bd6:	07de      	lsls	r6, r3, #31
 8008bd8:	d508      	bpl.n	8008bec <_printf_i+0x148>
 8008bda:	6923      	ldr	r3, [r4, #16]
 8008bdc:	6861      	ldr	r1, [r4, #4]
 8008bde:	4299      	cmp	r1, r3
 8008be0:	bfde      	ittt	le
 8008be2:	2330      	movle	r3, #48	; 0x30
 8008be4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008be8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bec:	1b52      	subs	r2, r2, r5
 8008bee:	6122      	str	r2, [r4, #16]
 8008bf0:	f8cd a000 	str.w	sl, [sp]
 8008bf4:	464b      	mov	r3, r9
 8008bf6:	aa03      	add	r2, sp, #12
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	4640      	mov	r0, r8
 8008bfc:	f7ff fee4 	bl	80089c8 <_printf_common>
 8008c00:	3001      	adds	r0, #1
 8008c02:	d14a      	bne.n	8008c9a <_printf_i+0x1f6>
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295
 8008c08:	b004      	add	sp, #16
 8008c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	f043 0320 	orr.w	r3, r3, #32
 8008c14:	6023      	str	r3, [r4, #0]
 8008c16:	4833      	ldr	r0, [pc, #204]	; (8008ce4 <_printf_i+0x240>)
 8008c18:	2778      	movs	r7, #120	; 0x78
 8008c1a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	6829      	ldr	r1, [r5, #0]
 8008c22:	061f      	lsls	r7, r3, #24
 8008c24:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c28:	d402      	bmi.n	8008c30 <_printf_i+0x18c>
 8008c2a:	065f      	lsls	r7, r3, #25
 8008c2c:	bf48      	it	mi
 8008c2e:	b2b6      	uxthmi	r6, r6
 8008c30:	07df      	lsls	r7, r3, #31
 8008c32:	bf48      	it	mi
 8008c34:	f043 0320 	orrmi.w	r3, r3, #32
 8008c38:	6029      	str	r1, [r5, #0]
 8008c3a:	bf48      	it	mi
 8008c3c:	6023      	strmi	r3, [r4, #0]
 8008c3e:	b91e      	cbnz	r6, 8008c48 <_printf_i+0x1a4>
 8008c40:	6823      	ldr	r3, [r4, #0]
 8008c42:	f023 0320 	bic.w	r3, r3, #32
 8008c46:	6023      	str	r3, [r4, #0]
 8008c48:	2310      	movs	r3, #16
 8008c4a:	e7a7      	b.n	8008b9c <_printf_i+0xf8>
 8008c4c:	4824      	ldr	r0, [pc, #144]	; (8008ce0 <_printf_i+0x23c>)
 8008c4e:	e7e4      	b.n	8008c1a <_printf_i+0x176>
 8008c50:	4615      	mov	r5, r2
 8008c52:	e7bd      	b.n	8008bd0 <_printf_i+0x12c>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	6826      	ldr	r6, [r4, #0]
 8008c58:	6961      	ldr	r1, [r4, #20]
 8008c5a:	1d18      	adds	r0, r3, #4
 8008c5c:	6028      	str	r0, [r5, #0]
 8008c5e:	0635      	lsls	r5, r6, #24
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	d501      	bpl.n	8008c68 <_printf_i+0x1c4>
 8008c64:	6019      	str	r1, [r3, #0]
 8008c66:	e002      	b.n	8008c6e <_printf_i+0x1ca>
 8008c68:	0670      	lsls	r0, r6, #25
 8008c6a:	d5fb      	bpl.n	8008c64 <_printf_i+0x1c0>
 8008c6c:	8019      	strh	r1, [r3, #0]
 8008c6e:	2300      	movs	r3, #0
 8008c70:	6123      	str	r3, [r4, #16]
 8008c72:	4615      	mov	r5, r2
 8008c74:	e7bc      	b.n	8008bf0 <_printf_i+0x14c>
 8008c76:	682b      	ldr	r3, [r5, #0]
 8008c78:	1d1a      	adds	r2, r3, #4
 8008c7a:	602a      	str	r2, [r5, #0]
 8008c7c:	681d      	ldr	r5, [r3, #0]
 8008c7e:	6862      	ldr	r2, [r4, #4]
 8008c80:	2100      	movs	r1, #0
 8008c82:	4628      	mov	r0, r5
 8008c84:	f7f7 faa4 	bl	80001d0 <memchr>
 8008c88:	b108      	cbz	r0, 8008c8e <_printf_i+0x1ea>
 8008c8a:	1b40      	subs	r0, r0, r5
 8008c8c:	6060      	str	r0, [r4, #4]
 8008c8e:	6863      	ldr	r3, [r4, #4]
 8008c90:	6123      	str	r3, [r4, #16]
 8008c92:	2300      	movs	r3, #0
 8008c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c98:	e7aa      	b.n	8008bf0 <_printf_i+0x14c>
 8008c9a:	6923      	ldr	r3, [r4, #16]
 8008c9c:	462a      	mov	r2, r5
 8008c9e:	4649      	mov	r1, r9
 8008ca0:	4640      	mov	r0, r8
 8008ca2:	47d0      	blx	sl
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	d0ad      	beq.n	8008c04 <_printf_i+0x160>
 8008ca8:	6823      	ldr	r3, [r4, #0]
 8008caa:	079b      	lsls	r3, r3, #30
 8008cac:	d413      	bmi.n	8008cd6 <_printf_i+0x232>
 8008cae:	68e0      	ldr	r0, [r4, #12]
 8008cb0:	9b03      	ldr	r3, [sp, #12]
 8008cb2:	4298      	cmp	r0, r3
 8008cb4:	bfb8      	it	lt
 8008cb6:	4618      	movlt	r0, r3
 8008cb8:	e7a6      	b.n	8008c08 <_printf_i+0x164>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	4632      	mov	r2, r6
 8008cbe:	4649      	mov	r1, r9
 8008cc0:	4640      	mov	r0, r8
 8008cc2:	47d0      	blx	sl
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	d09d      	beq.n	8008c04 <_printf_i+0x160>
 8008cc8:	3501      	adds	r5, #1
 8008cca:	68e3      	ldr	r3, [r4, #12]
 8008ccc:	9903      	ldr	r1, [sp, #12]
 8008cce:	1a5b      	subs	r3, r3, r1
 8008cd0:	42ab      	cmp	r3, r5
 8008cd2:	dcf2      	bgt.n	8008cba <_printf_i+0x216>
 8008cd4:	e7eb      	b.n	8008cae <_printf_i+0x20a>
 8008cd6:	2500      	movs	r5, #0
 8008cd8:	f104 0619 	add.w	r6, r4, #25
 8008cdc:	e7f5      	b.n	8008cca <_printf_i+0x226>
 8008cde:	bf00      	nop
 8008ce0:	0800e0e6 	.word	0x0800e0e6
 8008ce4:	0800e0f7 	.word	0x0800e0f7

08008ce8 <_scanf_float>:
 8008ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cec:	b087      	sub	sp, #28
 8008cee:	4617      	mov	r7, r2
 8008cf0:	9303      	str	r3, [sp, #12]
 8008cf2:	688b      	ldr	r3, [r1, #8]
 8008cf4:	1e5a      	subs	r2, r3, #1
 8008cf6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008cfa:	bf83      	ittte	hi
 8008cfc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008d00:	195b      	addhi	r3, r3, r5
 8008d02:	9302      	strhi	r3, [sp, #8]
 8008d04:	2300      	movls	r3, #0
 8008d06:	bf86      	itte	hi
 8008d08:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008d0c:	608b      	strhi	r3, [r1, #8]
 8008d0e:	9302      	strls	r3, [sp, #8]
 8008d10:	680b      	ldr	r3, [r1, #0]
 8008d12:	468b      	mov	fp, r1
 8008d14:	2500      	movs	r5, #0
 8008d16:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008d1a:	f84b 3b1c 	str.w	r3, [fp], #28
 8008d1e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008d22:	4680      	mov	r8, r0
 8008d24:	460c      	mov	r4, r1
 8008d26:	465e      	mov	r6, fp
 8008d28:	46aa      	mov	sl, r5
 8008d2a:	46a9      	mov	r9, r5
 8008d2c:	9501      	str	r5, [sp, #4]
 8008d2e:	68a2      	ldr	r2, [r4, #8]
 8008d30:	b152      	cbz	r2, 8008d48 <_scanf_float+0x60>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	2b4e      	cmp	r3, #78	; 0x4e
 8008d38:	d864      	bhi.n	8008e04 <_scanf_float+0x11c>
 8008d3a:	2b40      	cmp	r3, #64	; 0x40
 8008d3c:	d83c      	bhi.n	8008db8 <_scanf_float+0xd0>
 8008d3e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008d42:	b2c8      	uxtb	r0, r1
 8008d44:	280e      	cmp	r0, #14
 8008d46:	d93a      	bls.n	8008dbe <_scanf_float+0xd6>
 8008d48:	f1b9 0f00 	cmp.w	r9, #0
 8008d4c:	d003      	beq.n	8008d56 <_scanf_float+0x6e>
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d5a:	f1ba 0f01 	cmp.w	sl, #1
 8008d5e:	f200 8113 	bhi.w	8008f88 <_scanf_float+0x2a0>
 8008d62:	455e      	cmp	r6, fp
 8008d64:	f200 8105 	bhi.w	8008f72 <_scanf_float+0x28a>
 8008d68:	2501      	movs	r5, #1
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	b007      	add	sp, #28
 8008d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d72:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008d76:	2a0d      	cmp	r2, #13
 8008d78:	d8e6      	bhi.n	8008d48 <_scanf_float+0x60>
 8008d7a:	a101      	add	r1, pc, #4	; (adr r1, 8008d80 <_scanf_float+0x98>)
 8008d7c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d80:	08008ebf 	.word	0x08008ebf
 8008d84:	08008d49 	.word	0x08008d49
 8008d88:	08008d49 	.word	0x08008d49
 8008d8c:	08008d49 	.word	0x08008d49
 8008d90:	08008f1f 	.word	0x08008f1f
 8008d94:	08008ef7 	.word	0x08008ef7
 8008d98:	08008d49 	.word	0x08008d49
 8008d9c:	08008d49 	.word	0x08008d49
 8008da0:	08008ecd 	.word	0x08008ecd
 8008da4:	08008d49 	.word	0x08008d49
 8008da8:	08008d49 	.word	0x08008d49
 8008dac:	08008d49 	.word	0x08008d49
 8008db0:	08008d49 	.word	0x08008d49
 8008db4:	08008e85 	.word	0x08008e85
 8008db8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008dbc:	e7db      	b.n	8008d76 <_scanf_float+0x8e>
 8008dbe:	290e      	cmp	r1, #14
 8008dc0:	d8c2      	bhi.n	8008d48 <_scanf_float+0x60>
 8008dc2:	a001      	add	r0, pc, #4	; (adr r0, 8008dc8 <_scanf_float+0xe0>)
 8008dc4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008dc8:	08008e77 	.word	0x08008e77
 8008dcc:	08008d49 	.word	0x08008d49
 8008dd0:	08008e77 	.word	0x08008e77
 8008dd4:	08008f0b 	.word	0x08008f0b
 8008dd8:	08008d49 	.word	0x08008d49
 8008ddc:	08008e25 	.word	0x08008e25
 8008de0:	08008e61 	.word	0x08008e61
 8008de4:	08008e61 	.word	0x08008e61
 8008de8:	08008e61 	.word	0x08008e61
 8008dec:	08008e61 	.word	0x08008e61
 8008df0:	08008e61 	.word	0x08008e61
 8008df4:	08008e61 	.word	0x08008e61
 8008df8:	08008e61 	.word	0x08008e61
 8008dfc:	08008e61 	.word	0x08008e61
 8008e00:	08008e61 	.word	0x08008e61
 8008e04:	2b6e      	cmp	r3, #110	; 0x6e
 8008e06:	d809      	bhi.n	8008e1c <_scanf_float+0x134>
 8008e08:	2b60      	cmp	r3, #96	; 0x60
 8008e0a:	d8b2      	bhi.n	8008d72 <_scanf_float+0x8a>
 8008e0c:	2b54      	cmp	r3, #84	; 0x54
 8008e0e:	d077      	beq.n	8008f00 <_scanf_float+0x218>
 8008e10:	2b59      	cmp	r3, #89	; 0x59
 8008e12:	d199      	bne.n	8008d48 <_scanf_float+0x60>
 8008e14:	2d07      	cmp	r5, #7
 8008e16:	d197      	bne.n	8008d48 <_scanf_float+0x60>
 8008e18:	2508      	movs	r5, #8
 8008e1a:	e029      	b.n	8008e70 <_scanf_float+0x188>
 8008e1c:	2b74      	cmp	r3, #116	; 0x74
 8008e1e:	d06f      	beq.n	8008f00 <_scanf_float+0x218>
 8008e20:	2b79      	cmp	r3, #121	; 0x79
 8008e22:	e7f6      	b.n	8008e12 <_scanf_float+0x12a>
 8008e24:	6821      	ldr	r1, [r4, #0]
 8008e26:	05c8      	lsls	r0, r1, #23
 8008e28:	d51a      	bpl.n	8008e60 <_scanf_float+0x178>
 8008e2a:	9b02      	ldr	r3, [sp, #8]
 8008e2c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008e30:	6021      	str	r1, [r4, #0]
 8008e32:	f109 0901 	add.w	r9, r9, #1
 8008e36:	b11b      	cbz	r3, 8008e40 <_scanf_float+0x158>
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	3201      	adds	r2, #1
 8008e3c:	9302      	str	r3, [sp, #8]
 8008e3e:	60a2      	str	r2, [r4, #8]
 8008e40:	68a3      	ldr	r3, [r4, #8]
 8008e42:	3b01      	subs	r3, #1
 8008e44:	60a3      	str	r3, [r4, #8]
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	6123      	str	r3, [r4, #16]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	607b      	str	r3, [r7, #4]
 8008e54:	f340 8084 	ble.w	8008f60 <_scanf_float+0x278>
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	603b      	str	r3, [r7, #0]
 8008e5e:	e766      	b.n	8008d2e <_scanf_float+0x46>
 8008e60:	eb1a 0f05 	cmn.w	sl, r5
 8008e64:	f47f af70 	bne.w	8008d48 <_scanf_float+0x60>
 8008e68:	6822      	ldr	r2, [r4, #0]
 8008e6a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008e6e:	6022      	str	r2, [r4, #0]
 8008e70:	f806 3b01 	strb.w	r3, [r6], #1
 8008e74:	e7e4      	b.n	8008e40 <_scanf_float+0x158>
 8008e76:	6822      	ldr	r2, [r4, #0]
 8008e78:	0610      	lsls	r0, r2, #24
 8008e7a:	f57f af65 	bpl.w	8008d48 <_scanf_float+0x60>
 8008e7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e82:	e7f4      	b.n	8008e6e <_scanf_float+0x186>
 8008e84:	f1ba 0f00 	cmp.w	sl, #0
 8008e88:	d10e      	bne.n	8008ea8 <_scanf_float+0x1c0>
 8008e8a:	f1b9 0f00 	cmp.w	r9, #0
 8008e8e:	d10e      	bne.n	8008eae <_scanf_float+0x1c6>
 8008e90:	6822      	ldr	r2, [r4, #0]
 8008e92:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e96:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e9a:	d108      	bne.n	8008eae <_scanf_float+0x1c6>
 8008e9c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008ea0:	6022      	str	r2, [r4, #0]
 8008ea2:	f04f 0a01 	mov.w	sl, #1
 8008ea6:	e7e3      	b.n	8008e70 <_scanf_float+0x188>
 8008ea8:	f1ba 0f02 	cmp.w	sl, #2
 8008eac:	d055      	beq.n	8008f5a <_scanf_float+0x272>
 8008eae:	2d01      	cmp	r5, #1
 8008eb0:	d002      	beq.n	8008eb8 <_scanf_float+0x1d0>
 8008eb2:	2d04      	cmp	r5, #4
 8008eb4:	f47f af48 	bne.w	8008d48 <_scanf_float+0x60>
 8008eb8:	3501      	adds	r5, #1
 8008eba:	b2ed      	uxtb	r5, r5
 8008ebc:	e7d8      	b.n	8008e70 <_scanf_float+0x188>
 8008ebe:	f1ba 0f01 	cmp.w	sl, #1
 8008ec2:	f47f af41 	bne.w	8008d48 <_scanf_float+0x60>
 8008ec6:	f04f 0a02 	mov.w	sl, #2
 8008eca:	e7d1      	b.n	8008e70 <_scanf_float+0x188>
 8008ecc:	b97d      	cbnz	r5, 8008eee <_scanf_float+0x206>
 8008ece:	f1b9 0f00 	cmp.w	r9, #0
 8008ed2:	f47f af3c 	bne.w	8008d4e <_scanf_float+0x66>
 8008ed6:	6822      	ldr	r2, [r4, #0]
 8008ed8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008edc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008ee0:	f47f af39 	bne.w	8008d56 <_scanf_float+0x6e>
 8008ee4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008ee8:	6022      	str	r2, [r4, #0]
 8008eea:	2501      	movs	r5, #1
 8008eec:	e7c0      	b.n	8008e70 <_scanf_float+0x188>
 8008eee:	2d03      	cmp	r5, #3
 8008ef0:	d0e2      	beq.n	8008eb8 <_scanf_float+0x1d0>
 8008ef2:	2d05      	cmp	r5, #5
 8008ef4:	e7de      	b.n	8008eb4 <_scanf_float+0x1cc>
 8008ef6:	2d02      	cmp	r5, #2
 8008ef8:	f47f af26 	bne.w	8008d48 <_scanf_float+0x60>
 8008efc:	2503      	movs	r5, #3
 8008efe:	e7b7      	b.n	8008e70 <_scanf_float+0x188>
 8008f00:	2d06      	cmp	r5, #6
 8008f02:	f47f af21 	bne.w	8008d48 <_scanf_float+0x60>
 8008f06:	2507      	movs	r5, #7
 8008f08:	e7b2      	b.n	8008e70 <_scanf_float+0x188>
 8008f0a:	6822      	ldr	r2, [r4, #0]
 8008f0c:	0591      	lsls	r1, r2, #22
 8008f0e:	f57f af1b 	bpl.w	8008d48 <_scanf_float+0x60>
 8008f12:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008f16:	6022      	str	r2, [r4, #0]
 8008f18:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f1c:	e7a8      	b.n	8008e70 <_scanf_float+0x188>
 8008f1e:	6822      	ldr	r2, [r4, #0]
 8008f20:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008f24:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008f28:	d006      	beq.n	8008f38 <_scanf_float+0x250>
 8008f2a:	0550      	lsls	r0, r2, #21
 8008f2c:	f57f af0c 	bpl.w	8008d48 <_scanf_float+0x60>
 8008f30:	f1b9 0f00 	cmp.w	r9, #0
 8008f34:	f43f af0f 	beq.w	8008d56 <_scanf_float+0x6e>
 8008f38:	0591      	lsls	r1, r2, #22
 8008f3a:	bf58      	it	pl
 8008f3c:	9901      	ldrpl	r1, [sp, #4]
 8008f3e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f42:	bf58      	it	pl
 8008f44:	eba9 0101 	subpl.w	r1, r9, r1
 8008f48:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008f4c:	bf58      	it	pl
 8008f4e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008f52:	6022      	str	r2, [r4, #0]
 8008f54:	f04f 0900 	mov.w	r9, #0
 8008f58:	e78a      	b.n	8008e70 <_scanf_float+0x188>
 8008f5a:	f04f 0a03 	mov.w	sl, #3
 8008f5e:	e787      	b.n	8008e70 <_scanf_float+0x188>
 8008f60:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008f64:	4639      	mov	r1, r7
 8008f66:	4640      	mov	r0, r8
 8008f68:	4798      	blx	r3
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	f43f aedf 	beq.w	8008d2e <_scanf_float+0x46>
 8008f70:	e6ea      	b.n	8008d48 <_scanf_float+0x60>
 8008f72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f7a:	463a      	mov	r2, r7
 8008f7c:	4640      	mov	r0, r8
 8008f7e:	4798      	blx	r3
 8008f80:	6923      	ldr	r3, [r4, #16]
 8008f82:	3b01      	subs	r3, #1
 8008f84:	6123      	str	r3, [r4, #16]
 8008f86:	e6ec      	b.n	8008d62 <_scanf_float+0x7a>
 8008f88:	1e6b      	subs	r3, r5, #1
 8008f8a:	2b06      	cmp	r3, #6
 8008f8c:	d825      	bhi.n	8008fda <_scanf_float+0x2f2>
 8008f8e:	2d02      	cmp	r5, #2
 8008f90:	d836      	bhi.n	8009000 <_scanf_float+0x318>
 8008f92:	455e      	cmp	r6, fp
 8008f94:	f67f aee8 	bls.w	8008d68 <_scanf_float+0x80>
 8008f98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f9c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008fa0:	463a      	mov	r2, r7
 8008fa2:	4640      	mov	r0, r8
 8008fa4:	4798      	blx	r3
 8008fa6:	6923      	ldr	r3, [r4, #16]
 8008fa8:	3b01      	subs	r3, #1
 8008faa:	6123      	str	r3, [r4, #16]
 8008fac:	e7f1      	b.n	8008f92 <_scanf_float+0x2aa>
 8008fae:	9802      	ldr	r0, [sp, #8]
 8008fb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fb4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008fb8:	9002      	str	r0, [sp, #8]
 8008fba:	463a      	mov	r2, r7
 8008fbc:	4640      	mov	r0, r8
 8008fbe:	4798      	blx	r3
 8008fc0:	6923      	ldr	r3, [r4, #16]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	6123      	str	r3, [r4, #16]
 8008fc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008fca:	fa5f fa8a 	uxtb.w	sl, sl
 8008fce:	f1ba 0f02 	cmp.w	sl, #2
 8008fd2:	d1ec      	bne.n	8008fae <_scanf_float+0x2c6>
 8008fd4:	3d03      	subs	r5, #3
 8008fd6:	b2ed      	uxtb	r5, r5
 8008fd8:	1b76      	subs	r6, r6, r5
 8008fda:	6823      	ldr	r3, [r4, #0]
 8008fdc:	05da      	lsls	r2, r3, #23
 8008fde:	d52f      	bpl.n	8009040 <_scanf_float+0x358>
 8008fe0:	055b      	lsls	r3, r3, #21
 8008fe2:	d510      	bpl.n	8009006 <_scanf_float+0x31e>
 8008fe4:	455e      	cmp	r6, fp
 8008fe6:	f67f aebf 	bls.w	8008d68 <_scanf_float+0x80>
 8008fea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ff2:	463a      	mov	r2, r7
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	4798      	blx	r3
 8008ff8:	6923      	ldr	r3, [r4, #16]
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	6123      	str	r3, [r4, #16]
 8008ffe:	e7f1      	b.n	8008fe4 <_scanf_float+0x2fc>
 8009000:	46aa      	mov	sl, r5
 8009002:	9602      	str	r6, [sp, #8]
 8009004:	e7df      	b.n	8008fc6 <_scanf_float+0x2de>
 8009006:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	2965      	cmp	r1, #101	; 0x65
 800900e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009012:	f106 35ff 	add.w	r5, r6, #4294967295
 8009016:	6123      	str	r3, [r4, #16]
 8009018:	d00c      	beq.n	8009034 <_scanf_float+0x34c>
 800901a:	2945      	cmp	r1, #69	; 0x45
 800901c:	d00a      	beq.n	8009034 <_scanf_float+0x34c>
 800901e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009022:	463a      	mov	r2, r7
 8009024:	4640      	mov	r0, r8
 8009026:	4798      	blx	r3
 8009028:	6923      	ldr	r3, [r4, #16]
 800902a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800902e:	3b01      	subs	r3, #1
 8009030:	1eb5      	subs	r5, r6, #2
 8009032:	6123      	str	r3, [r4, #16]
 8009034:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009038:	463a      	mov	r2, r7
 800903a:	4640      	mov	r0, r8
 800903c:	4798      	blx	r3
 800903e:	462e      	mov	r6, r5
 8009040:	6825      	ldr	r5, [r4, #0]
 8009042:	f015 0510 	ands.w	r5, r5, #16
 8009046:	d158      	bne.n	80090fa <_scanf_float+0x412>
 8009048:	7035      	strb	r5, [r6, #0]
 800904a:	6823      	ldr	r3, [r4, #0]
 800904c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009050:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009054:	d11c      	bne.n	8009090 <_scanf_float+0x3a8>
 8009056:	9b01      	ldr	r3, [sp, #4]
 8009058:	454b      	cmp	r3, r9
 800905a:	eba3 0209 	sub.w	r2, r3, r9
 800905e:	d124      	bne.n	80090aa <_scanf_float+0x3c2>
 8009060:	2200      	movs	r2, #0
 8009062:	4659      	mov	r1, fp
 8009064:	4640      	mov	r0, r8
 8009066:	f002 fc3f 	bl	800b8e8 <_strtod_r>
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	6821      	ldr	r1, [r4, #0]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f011 0f02 	tst.w	r1, #2
 8009074:	ec57 6b10 	vmov	r6, r7, d0
 8009078:	f103 0204 	add.w	r2, r3, #4
 800907c:	d020      	beq.n	80090c0 <_scanf_float+0x3d8>
 800907e:	9903      	ldr	r1, [sp, #12]
 8009080:	600a      	str	r2, [r1, #0]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	e9c3 6700 	strd	r6, r7, [r3]
 8009088:	68e3      	ldr	r3, [r4, #12]
 800908a:	3301      	adds	r3, #1
 800908c:	60e3      	str	r3, [r4, #12]
 800908e:	e66c      	b.n	8008d6a <_scanf_float+0x82>
 8009090:	9b04      	ldr	r3, [sp, #16]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d0e4      	beq.n	8009060 <_scanf_float+0x378>
 8009096:	9905      	ldr	r1, [sp, #20]
 8009098:	230a      	movs	r3, #10
 800909a:	462a      	mov	r2, r5
 800909c:	3101      	adds	r1, #1
 800909e:	4640      	mov	r0, r8
 80090a0:	f002 fcaa 	bl	800b9f8 <_strtol_r>
 80090a4:	9b04      	ldr	r3, [sp, #16]
 80090a6:	9e05      	ldr	r6, [sp, #20]
 80090a8:	1ac2      	subs	r2, r0, r3
 80090aa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80090ae:	429e      	cmp	r6, r3
 80090b0:	bf28      	it	cs
 80090b2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80090b6:	4912      	ldr	r1, [pc, #72]	; (8009100 <_scanf_float+0x418>)
 80090b8:	4630      	mov	r0, r6
 80090ba:	f000 f8e7 	bl	800928c <siprintf>
 80090be:	e7cf      	b.n	8009060 <_scanf_float+0x378>
 80090c0:	f011 0f04 	tst.w	r1, #4
 80090c4:	9903      	ldr	r1, [sp, #12]
 80090c6:	600a      	str	r2, [r1, #0]
 80090c8:	d1db      	bne.n	8009082 <_scanf_float+0x39a>
 80090ca:	f8d3 8000 	ldr.w	r8, [r3]
 80090ce:	ee10 2a10 	vmov	r2, s0
 80090d2:	ee10 0a10 	vmov	r0, s0
 80090d6:	463b      	mov	r3, r7
 80090d8:	4639      	mov	r1, r7
 80090da:	f7f7 fd27 	bl	8000b2c <__aeabi_dcmpun>
 80090de:	b128      	cbz	r0, 80090ec <_scanf_float+0x404>
 80090e0:	4808      	ldr	r0, [pc, #32]	; (8009104 <_scanf_float+0x41c>)
 80090e2:	f000 f9c5 	bl	8009470 <nanf>
 80090e6:	ed88 0a00 	vstr	s0, [r8]
 80090ea:	e7cd      	b.n	8009088 <_scanf_float+0x3a0>
 80090ec:	4630      	mov	r0, r6
 80090ee:	4639      	mov	r1, r7
 80090f0:	f7f7 fd7a 	bl	8000be8 <__aeabi_d2f>
 80090f4:	f8c8 0000 	str.w	r0, [r8]
 80090f8:	e7c6      	b.n	8009088 <_scanf_float+0x3a0>
 80090fa:	2500      	movs	r5, #0
 80090fc:	e635      	b.n	8008d6a <_scanf_float+0x82>
 80090fe:	bf00      	nop
 8009100:	0800e108 	.word	0x0800e108
 8009104:	0800e49d 	.word	0x0800e49d

08009108 <std>:
 8009108:	2300      	movs	r3, #0
 800910a:	b510      	push	{r4, lr}
 800910c:	4604      	mov	r4, r0
 800910e:	e9c0 3300 	strd	r3, r3, [r0]
 8009112:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009116:	6083      	str	r3, [r0, #8]
 8009118:	8181      	strh	r1, [r0, #12]
 800911a:	6643      	str	r3, [r0, #100]	; 0x64
 800911c:	81c2      	strh	r2, [r0, #14]
 800911e:	6183      	str	r3, [r0, #24]
 8009120:	4619      	mov	r1, r3
 8009122:	2208      	movs	r2, #8
 8009124:	305c      	adds	r0, #92	; 0x5c
 8009126:	f000 f914 	bl	8009352 <memset>
 800912a:	4b0d      	ldr	r3, [pc, #52]	; (8009160 <std+0x58>)
 800912c:	6263      	str	r3, [r4, #36]	; 0x24
 800912e:	4b0d      	ldr	r3, [pc, #52]	; (8009164 <std+0x5c>)
 8009130:	62a3      	str	r3, [r4, #40]	; 0x28
 8009132:	4b0d      	ldr	r3, [pc, #52]	; (8009168 <std+0x60>)
 8009134:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009136:	4b0d      	ldr	r3, [pc, #52]	; (800916c <std+0x64>)
 8009138:	6323      	str	r3, [r4, #48]	; 0x30
 800913a:	4b0d      	ldr	r3, [pc, #52]	; (8009170 <std+0x68>)
 800913c:	6224      	str	r4, [r4, #32]
 800913e:	429c      	cmp	r4, r3
 8009140:	d006      	beq.n	8009150 <std+0x48>
 8009142:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009146:	4294      	cmp	r4, r2
 8009148:	d002      	beq.n	8009150 <std+0x48>
 800914a:	33d0      	adds	r3, #208	; 0xd0
 800914c:	429c      	cmp	r4, r3
 800914e:	d105      	bne.n	800915c <std+0x54>
 8009150:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009158:	f000 b978 	b.w	800944c <__retarget_lock_init_recursive>
 800915c:	bd10      	pop	{r4, pc}
 800915e:	bf00      	nop
 8009160:	080092cd 	.word	0x080092cd
 8009164:	080092ef 	.word	0x080092ef
 8009168:	08009327 	.word	0x08009327
 800916c:	0800934b 	.word	0x0800934b
 8009170:	20004ec8 	.word	0x20004ec8

08009174 <stdio_exit_handler>:
 8009174:	4a02      	ldr	r2, [pc, #8]	; (8009180 <stdio_exit_handler+0xc>)
 8009176:	4903      	ldr	r1, [pc, #12]	; (8009184 <stdio_exit_handler+0x10>)
 8009178:	4803      	ldr	r0, [pc, #12]	; (8009188 <stdio_exit_handler+0x14>)
 800917a:	f000 b869 	b.w	8009250 <_fwalk_sglue>
 800917e:	bf00      	nop
 8009180:	20000030 	.word	0x20000030
 8009184:	0800bdb9 	.word	0x0800bdb9
 8009188:	2000003c 	.word	0x2000003c

0800918c <cleanup_stdio>:
 800918c:	6841      	ldr	r1, [r0, #4]
 800918e:	4b0c      	ldr	r3, [pc, #48]	; (80091c0 <cleanup_stdio+0x34>)
 8009190:	4299      	cmp	r1, r3
 8009192:	b510      	push	{r4, lr}
 8009194:	4604      	mov	r4, r0
 8009196:	d001      	beq.n	800919c <cleanup_stdio+0x10>
 8009198:	f002 fe0e 	bl	800bdb8 <_fflush_r>
 800919c:	68a1      	ldr	r1, [r4, #8]
 800919e:	4b09      	ldr	r3, [pc, #36]	; (80091c4 <cleanup_stdio+0x38>)
 80091a0:	4299      	cmp	r1, r3
 80091a2:	d002      	beq.n	80091aa <cleanup_stdio+0x1e>
 80091a4:	4620      	mov	r0, r4
 80091a6:	f002 fe07 	bl	800bdb8 <_fflush_r>
 80091aa:	68e1      	ldr	r1, [r4, #12]
 80091ac:	4b06      	ldr	r3, [pc, #24]	; (80091c8 <cleanup_stdio+0x3c>)
 80091ae:	4299      	cmp	r1, r3
 80091b0:	d004      	beq.n	80091bc <cleanup_stdio+0x30>
 80091b2:	4620      	mov	r0, r4
 80091b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091b8:	f002 bdfe 	b.w	800bdb8 <_fflush_r>
 80091bc:	bd10      	pop	{r4, pc}
 80091be:	bf00      	nop
 80091c0:	20004ec8 	.word	0x20004ec8
 80091c4:	20004f30 	.word	0x20004f30
 80091c8:	20004f98 	.word	0x20004f98

080091cc <global_stdio_init.part.0>:
 80091cc:	b510      	push	{r4, lr}
 80091ce:	4b0b      	ldr	r3, [pc, #44]	; (80091fc <global_stdio_init.part.0+0x30>)
 80091d0:	4c0b      	ldr	r4, [pc, #44]	; (8009200 <global_stdio_init.part.0+0x34>)
 80091d2:	4a0c      	ldr	r2, [pc, #48]	; (8009204 <global_stdio_init.part.0+0x38>)
 80091d4:	601a      	str	r2, [r3, #0]
 80091d6:	4620      	mov	r0, r4
 80091d8:	2200      	movs	r2, #0
 80091da:	2104      	movs	r1, #4
 80091dc:	f7ff ff94 	bl	8009108 <std>
 80091e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80091e4:	2201      	movs	r2, #1
 80091e6:	2109      	movs	r1, #9
 80091e8:	f7ff ff8e 	bl	8009108 <std>
 80091ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80091f0:	2202      	movs	r2, #2
 80091f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091f6:	2112      	movs	r1, #18
 80091f8:	f7ff bf86 	b.w	8009108 <std>
 80091fc:	20005000 	.word	0x20005000
 8009200:	20004ec8 	.word	0x20004ec8
 8009204:	08009175 	.word	0x08009175

08009208 <__sfp_lock_acquire>:
 8009208:	4801      	ldr	r0, [pc, #4]	; (8009210 <__sfp_lock_acquire+0x8>)
 800920a:	f000 b920 	b.w	800944e <__retarget_lock_acquire_recursive>
 800920e:	bf00      	nop
 8009210:	20005009 	.word	0x20005009

08009214 <__sfp_lock_release>:
 8009214:	4801      	ldr	r0, [pc, #4]	; (800921c <__sfp_lock_release+0x8>)
 8009216:	f000 b91b 	b.w	8009450 <__retarget_lock_release_recursive>
 800921a:	bf00      	nop
 800921c:	20005009 	.word	0x20005009

08009220 <__sinit>:
 8009220:	b510      	push	{r4, lr}
 8009222:	4604      	mov	r4, r0
 8009224:	f7ff fff0 	bl	8009208 <__sfp_lock_acquire>
 8009228:	6a23      	ldr	r3, [r4, #32]
 800922a:	b11b      	cbz	r3, 8009234 <__sinit+0x14>
 800922c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009230:	f7ff bff0 	b.w	8009214 <__sfp_lock_release>
 8009234:	4b04      	ldr	r3, [pc, #16]	; (8009248 <__sinit+0x28>)
 8009236:	6223      	str	r3, [r4, #32]
 8009238:	4b04      	ldr	r3, [pc, #16]	; (800924c <__sinit+0x2c>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d1f5      	bne.n	800922c <__sinit+0xc>
 8009240:	f7ff ffc4 	bl	80091cc <global_stdio_init.part.0>
 8009244:	e7f2      	b.n	800922c <__sinit+0xc>
 8009246:	bf00      	nop
 8009248:	0800918d 	.word	0x0800918d
 800924c:	20005000 	.word	0x20005000

08009250 <_fwalk_sglue>:
 8009250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009254:	4607      	mov	r7, r0
 8009256:	4688      	mov	r8, r1
 8009258:	4614      	mov	r4, r2
 800925a:	2600      	movs	r6, #0
 800925c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009260:	f1b9 0901 	subs.w	r9, r9, #1
 8009264:	d505      	bpl.n	8009272 <_fwalk_sglue+0x22>
 8009266:	6824      	ldr	r4, [r4, #0]
 8009268:	2c00      	cmp	r4, #0
 800926a:	d1f7      	bne.n	800925c <_fwalk_sglue+0xc>
 800926c:	4630      	mov	r0, r6
 800926e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009272:	89ab      	ldrh	r3, [r5, #12]
 8009274:	2b01      	cmp	r3, #1
 8009276:	d907      	bls.n	8009288 <_fwalk_sglue+0x38>
 8009278:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800927c:	3301      	adds	r3, #1
 800927e:	d003      	beq.n	8009288 <_fwalk_sglue+0x38>
 8009280:	4629      	mov	r1, r5
 8009282:	4638      	mov	r0, r7
 8009284:	47c0      	blx	r8
 8009286:	4306      	orrs	r6, r0
 8009288:	3568      	adds	r5, #104	; 0x68
 800928a:	e7e9      	b.n	8009260 <_fwalk_sglue+0x10>

0800928c <siprintf>:
 800928c:	b40e      	push	{r1, r2, r3}
 800928e:	b500      	push	{lr}
 8009290:	b09c      	sub	sp, #112	; 0x70
 8009292:	ab1d      	add	r3, sp, #116	; 0x74
 8009294:	9002      	str	r0, [sp, #8]
 8009296:	9006      	str	r0, [sp, #24]
 8009298:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800929c:	4809      	ldr	r0, [pc, #36]	; (80092c4 <siprintf+0x38>)
 800929e:	9107      	str	r1, [sp, #28]
 80092a0:	9104      	str	r1, [sp, #16]
 80092a2:	4909      	ldr	r1, [pc, #36]	; (80092c8 <siprintf+0x3c>)
 80092a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80092a8:	9105      	str	r1, [sp, #20]
 80092aa:	6800      	ldr	r0, [r0, #0]
 80092ac:	9301      	str	r3, [sp, #4]
 80092ae:	a902      	add	r1, sp, #8
 80092b0:	f002 fbfe 	bl	800bab0 <_svfiprintf_r>
 80092b4:	9b02      	ldr	r3, [sp, #8]
 80092b6:	2200      	movs	r2, #0
 80092b8:	701a      	strb	r2, [r3, #0]
 80092ba:	b01c      	add	sp, #112	; 0x70
 80092bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80092c0:	b003      	add	sp, #12
 80092c2:	4770      	bx	lr
 80092c4:	20000088 	.word	0x20000088
 80092c8:	ffff0208 	.word	0xffff0208

080092cc <__sread>:
 80092cc:	b510      	push	{r4, lr}
 80092ce:	460c      	mov	r4, r1
 80092d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092d4:	f000 f86c 	bl	80093b0 <_read_r>
 80092d8:	2800      	cmp	r0, #0
 80092da:	bfab      	itete	ge
 80092dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80092de:	89a3      	ldrhlt	r3, [r4, #12]
 80092e0:	181b      	addge	r3, r3, r0
 80092e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80092e6:	bfac      	ite	ge
 80092e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80092ea:	81a3      	strhlt	r3, [r4, #12]
 80092ec:	bd10      	pop	{r4, pc}

080092ee <__swrite>:
 80092ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092f2:	461f      	mov	r7, r3
 80092f4:	898b      	ldrh	r3, [r1, #12]
 80092f6:	05db      	lsls	r3, r3, #23
 80092f8:	4605      	mov	r5, r0
 80092fa:	460c      	mov	r4, r1
 80092fc:	4616      	mov	r6, r2
 80092fe:	d505      	bpl.n	800930c <__swrite+0x1e>
 8009300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009304:	2302      	movs	r3, #2
 8009306:	2200      	movs	r2, #0
 8009308:	f000 f840 	bl	800938c <_lseek_r>
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009312:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009316:	81a3      	strh	r3, [r4, #12]
 8009318:	4632      	mov	r2, r6
 800931a:	463b      	mov	r3, r7
 800931c:	4628      	mov	r0, r5
 800931e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009322:	f000 b857 	b.w	80093d4 <_write_r>

08009326 <__sseek>:
 8009326:	b510      	push	{r4, lr}
 8009328:	460c      	mov	r4, r1
 800932a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800932e:	f000 f82d 	bl	800938c <_lseek_r>
 8009332:	1c43      	adds	r3, r0, #1
 8009334:	89a3      	ldrh	r3, [r4, #12]
 8009336:	bf15      	itete	ne
 8009338:	6560      	strne	r0, [r4, #84]	; 0x54
 800933a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800933e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009342:	81a3      	strheq	r3, [r4, #12]
 8009344:	bf18      	it	ne
 8009346:	81a3      	strhne	r3, [r4, #12]
 8009348:	bd10      	pop	{r4, pc}

0800934a <__sclose>:
 800934a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800934e:	f000 b80d 	b.w	800936c <_close_r>

08009352 <memset>:
 8009352:	4402      	add	r2, r0
 8009354:	4603      	mov	r3, r0
 8009356:	4293      	cmp	r3, r2
 8009358:	d100      	bne.n	800935c <memset+0xa>
 800935a:	4770      	bx	lr
 800935c:	f803 1b01 	strb.w	r1, [r3], #1
 8009360:	e7f9      	b.n	8009356 <memset+0x4>
	...

08009364 <_localeconv_r>:
 8009364:	4800      	ldr	r0, [pc, #0]	; (8009368 <_localeconv_r+0x4>)
 8009366:	4770      	bx	lr
 8009368:	2000017c 	.word	0x2000017c

0800936c <_close_r>:
 800936c:	b538      	push	{r3, r4, r5, lr}
 800936e:	4d06      	ldr	r5, [pc, #24]	; (8009388 <_close_r+0x1c>)
 8009370:	2300      	movs	r3, #0
 8009372:	4604      	mov	r4, r0
 8009374:	4608      	mov	r0, r1
 8009376:	602b      	str	r3, [r5, #0]
 8009378:	f7f9 fe4b 	bl	8003012 <_close>
 800937c:	1c43      	adds	r3, r0, #1
 800937e:	d102      	bne.n	8009386 <_close_r+0x1a>
 8009380:	682b      	ldr	r3, [r5, #0]
 8009382:	b103      	cbz	r3, 8009386 <_close_r+0x1a>
 8009384:	6023      	str	r3, [r4, #0]
 8009386:	bd38      	pop	{r3, r4, r5, pc}
 8009388:	20005004 	.word	0x20005004

0800938c <_lseek_r>:
 800938c:	b538      	push	{r3, r4, r5, lr}
 800938e:	4d07      	ldr	r5, [pc, #28]	; (80093ac <_lseek_r+0x20>)
 8009390:	4604      	mov	r4, r0
 8009392:	4608      	mov	r0, r1
 8009394:	4611      	mov	r1, r2
 8009396:	2200      	movs	r2, #0
 8009398:	602a      	str	r2, [r5, #0]
 800939a:	461a      	mov	r2, r3
 800939c:	f7f9 fe60 	bl	8003060 <_lseek>
 80093a0:	1c43      	adds	r3, r0, #1
 80093a2:	d102      	bne.n	80093aa <_lseek_r+0x1e>
 80093a4:	682b      	ldr	r3, [r5, #0]
 80093a6:	b103      	cbz	r3, 80093aa <_lseek_r+0x1e>
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	bd38      	pop	{r3, r4, r5, pc}
 80093ac:	20005004 	.word	0x20005004

080093b0 <_read_r>:
 80093b0:	b538      	push	{r3, r4, r5, lr}
 80093b2:	4d07      	ldr	r5, [pc, #28]	; (80093d0 <_read_r+0x20>)
 80093b4:	4604      	mov	r4, r0
 80093b6:	4608      	mov	r0, r1
 80093b8:	4611      	mov	r1, r2
 80093ba:	2200      	movs	r2, #0
 80093bc:	602a      	str	r2, [r5, #0]
 80093be:	461a      	mov	r2, r3
 80093c0:	f7f9 fdee 	bl	8002fa0 <_read>
 80093c4:	1c43      	adds	r3, r0, #1
 80093c6:	d102      	bne.n	80093ce <_read_r+0x1e>
 80093c8:	682b      	ldr	r3, [r5, #0]
 80093ca:	b103      	cbz	r3, 80093ce <_read_r+0x1e>
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	bd38      	pop	{r3, r4, r5, pc}
 80093d0:	20005004 	.word	0x20005004

080093d4 <_write_r>:
 80093d4:	b538      	push	{r3, r4, r5, lr}
 80093d6:	4d07      	ldr	r5, [pc, #28]	; (80093f4 <_write_r+0x20>)
 80093d8:	4604      	mov	r4, r0
 80093da:	4608      	mov	r0, r1
 80093dc:	4611      	mov	r1, r2
 80093de:	2200      	movs	r2, #0
 80093e0:	602a      	str	r2, [r5, #0]
 80093e2:	461a      	mov	r2, r3
 80093e4:	f7f9 fdf9 	bl	8002fda <_write>
 80093e8:	1c43      	adds	r3, r0, #1
 80093ea:	d102      	bne.n	80093f2 <_write_r+0x1e>
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	b103      	cbz	r3, 80093f2 <_write_r+0x1e>
 80093f0:	6023      	str	r3, [r4, #0]
 80093f2:	bd38      	pop	{r3, r4, r5, pc}
 80093f4:	20005004 	.word	0x20005004

080093f8 <__errno>:
 80093f8:	4b01      	ldr	r3, [pc, #4]	; (8009400 <__errno+0x8>)
 80093fa:	6818      	ldr	r0, [r3, #0]
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	20000088 	.word	0x20000088

08009404 <__libc_init_array>:
 8009404:	b570      	push	{r4, r5, r6, lr}
 8009406:	4d0d      	ldr	r5, [pc, #52]	; (800943c <__libc_init_array+0x38>)
 8009408:	4c0d      	ldr	r4, [pc, #52]	; (8009440 <__libc_init_array+0x3c>)
 800940a:	1b64      	subs	r4, r4, r5
 800940c:	10a4      	asrs	r4, r4, #2
 800940e:	2600      	movs	r6, #0
 8009410:	42a6      	cmp	r6, r4
 8009412:	d109      	bne.n	8009428 <__libc_init_array+0x24>
 8009414:	4d0b      	ldr	r5, [pc, #44]	; (8009444 <__libc_init_array+0x40>)
 8009416:	4c0c      	ldr	r4, [pc, #48]	; (8009448 <__libc_init_array+0x44>)
 8009418:	f004 fe0e 	bl	800e038 <_init>
 800941c:	1b64      	subs	r4, r4, r5
 800941e:	10a4      	asrs	r4, r4, #2
 8009420:	2600      	movs	r6, #0
 8009422:	42a6      	cmp	r6, r4
 8009424:	d105      	bne.n	8009432 <__libc_init_array+0x2e>
 8009426:	bd70      	pop	{r4, r5, r6, pc}
 8009428:	f855 3b04 	ldr.w	r3, [r5], #4
 800942c:	4798      	blx	r3
 800942e:	3601      	adds	r6, #1
 8009430:	e7ee      	b.n	8009410 <__libc_init_array+0xc>
 8009432:	f855 3b04 	ldr.w	r3, [r5], #4
 8009436:	4798      	blx	r3
 8009438:	3601      	adds	r6, #1
 800943a:	e7f2      	b.n	8009422 <__libc_init_array+0x1e>
 800943c:	0800e720 	.word	0x0800e720
 8009440:	0800e720 	.word	0x0800e720
 8009444:	0800e720 	.word	0x0800e720
 8009448:	0800e724 	.word	0x0800e724

0800944c <__retarget_lock_init_recursive>:
 800944c:	4770      	bx	lr

0800944e <__retarget_lock_acquire_recursive>:
 800944e:	4770      	bx	lr

08009450 <__retarget_lock_release_recursive>:
 8009450:	4770      	bx	lr

08009452 <memcpy>:
 8009452:	440a      	add	r2, r1
 8009454:	4291      	cmp	r1, r2
 8009456:	f100 33ff 	add.w	r3, r0, #4294967295
 800945a:	d100      	bne.n	800945e <memcpy+0xc>
 800945c:	4770      	bx	lr
 800945e:	b510      	push	{r4, lr}
 8009460:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009464:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009468:	4291      	cmp	r1, r2
 800946a:	d1f9      	bne.n	8009460 <memcpy+0xe>
 800946c:	bd10      	pop	{r4, pc}
	...

08009470 <nanf>:
 8009470:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009478 <nanf+0x8>
 8009474:	4770      	bx	lr
 8009476:	bf00      	nop
 8009478:	7fc00000 	.word	0x7fc00000

0800947c <quorem>:
 800947c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009480:	6903      	ldr	r3, [r0, #16]
 8009482:	690c      	ldr	r4, [r1, #16]
 8009484:	42a3      	cmp	r3, r4
 8009486:	4607      	mov	r7, r0
 8009488:	db7e      	blt.n	8009588 <quorem+0x10c>
 800948a:	3c01      	subs	r4, #1
 800948c:	f101 0814 	add.w	r8, r1, #20
 8009490:	f100 0514 	add.w	r5, r0, #20
 8009494:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009498:	9301      	str	r3, [sp, #4]
 800949a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800949e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094a2:	3301      	adds	r3, #1
 80094a4:	429a      	cmp	r2, r3
 80094a6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80094aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80094b2:	d331      	bcc.n	8009518 <quorem+0x9c>
 80094b4:	f04f 0e00 	mov.w	lr, #0
 80094b8:	4640      	mov	r0, r8
 80094ba:	46ac      	mov	ip, r5
 80094bc:	46f2      	mov	sl, lr
 80094be:	f850 2b04 	ldr.w	r2, [r0], #4
 80094c2:	b293      	uxth	r3, r2
 80094c4:	fb06 e303 	mla	r3, r6, r3, lr
 80094c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80094cc:	0c1a      	lsrs	r2, r3, #16
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	ebaa 0303 	sub.w	r3, sl, r3
 80094d4:	f8dc a000 	ldr.w	sl, [ip]
 80094d8:	fa13 f38a 	uxtah	r3, r3, sl
 80094dc:	fb06 220e 	mla	r2, r6, lr, r2
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	9b00      	ldr	r3, [sp, #0]
 80094e4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80094e8:	b292      	uxth	r2, r2
 80094ea:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80094ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094f2:	f8bd 3000 	ldrh.w	r3, [sp]
 80094f6:	4581      	cmp	r9, r0
 80094f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094fc:	f84c 3b04 	str.w	r3, [ip], #4
 8009500:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009504:	d2db      	bcs.n	80094be <quorem+0x42>
 8009506:	f855 300b 	ldr.w	r3, [r5, fp]
 800950a:	b92b      	cbnz	r3, 8009518 <quorem+0x9c>
 800950c:	9b01      	ldr	r3, [sp, #4]
 800950e:	3b04      	subs	r3, #4
 8009510:	429d      	cmp	r5, r3
 8009512:	461a      	mov	r2, r3
 8009514:	d32c      	bcc.n	8009570 <quorem+0xf4>
 8009516:	613c      	str	r4, [r7, #16]
 8009518:	4638      	mov	r0, r7
 800951a:	f001 f9f1 	bl	800a900 <__mcmp>
 800951e:	2800      	cmp	r0, #0
 8009520:	db22      	blt.n	8009568 <quorem+0xec>
 8009522:	3601      	adds	r6, #1
 8009524:	4629      	mov	r1, r5
 8009526:	2000      	movs	r0, #0
 8009528:	f858 2b04 	ldr.w	r2, [r8], #4
 800952c:	f8d1 c000 	ldr.w	ip, [r1]
 8009530:	b293      	uxth	r3, r2
 8009532:	1ac3      	subs	r3, r0, r3
 8009534:	0c12      	lsrs	r2, r2, #16
 8009536:	fa13 f38c 	uxtah	r3, r3, ip
 800953a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800953e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009542:	b29b      	uxth	r3, r3
 8009544:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009548:	45c1      	cmp	r9, r8
 800954a:	f841 3b04 	str.w	r3, [r1], #4
 800954e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009552:	d2e9      	bcs.n	8009528 <quorem+0xac>
 8009554:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009558:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800955c:	b922      	cbnz	r2, 8009568 <quorem+0xec>
 800955e:	3b04      	subs	r3, #4
 8009560:	429d      	cmp	r5, r3
 8009562:	461a      	mov	r2, r3
 8009564:	d30a      	bcc.n	800957c <quorem+0x100>
 8009566:	613c      	str	r4, [r7, #16]
 8009568:	4630      	mov	r0, r6
 800956a:	b003      	add	sp, #12
 800956c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009570:	6812      	ldr	r2, [r2, #0]
 8009572:	3b04      	subs	r3, #4
 8009574:	2a00      	cmp	r2, #0
 8009576:	d1ce      	bne.n	8009516 <quorem+0x9a>
 8009578:	3c01      	subs	r4, #1
 800957a:	e7c9      	b.n	8009510 <quorem+0x94>
 800957c:	6812      	ldr	r2, [r2, #0]
 800957e:	3b04      	subs	r3, #4
 8009580:	2a00      	cmp	r2, #0
 8009582:	d1f0      	bne.n	8009566 <quorem+0xea>
 8009584:	3c01      	subs	r4, #1
 8009586:	e7eb      	b.n	8009560 <quorem+0xe4>
 8009588:	2000      	movs	r0, #0
 800958a:	e7ee      	b.n	800956a <quorem+0xee>
 800958c:	0000      	movs	r0, r0
	...

08009590 <_dtoa_r>:
 8009590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009594:	ed2d 8b04 	vpush	{d8-d9}
 8009598:	69c5      	ldr	r5, [r0, #28]
 800959a:	b093      	sub	sp, #76	; 0x4c
 800959c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80095a0:	ec57 6b10 	vmov	r6, r7, d0
 80095a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80095a8:	9107      	str	r1, [sp, #28]
 80095aa:	4604      	mov	r4, r0
 80095ac:	920a      	str	r2, [sp, #40]	; 0x28
 80095ae:	930d      	str	r3, [sp, #52]	; 0x34
 80095b0:	b975      	cbnz	r5, 80095d0 <_dtoa_r+0x40>
 80095b2:	2010      	movs	r0, #16
 80095b4:	f000 fe2a 	bl	800a20c <malloc>
 80095b8:	4602      	mov	r2, r0
 80095ba:	61e0      	str	r0, [r4, #28]
 80095bc:	b920      	cbnz	r0, 80095c8 <_dtoa_r+0x38>
 80095be:	4bae      	ldr	r3, [pc, #696]	; (8009878 <_dtoa_r+0x2e8>)
 80095c0:	21ef      	movs	r1, #239	; 0xef
 80095c2:	48ae      	ldr	r0, [pc, #696]	; (800987c <_dtoa_r+0x2ec>)
 80095c4:	f002 fc64 	bl	800be90 <__assert_func>
 80095c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80095cc:	6005      	str	r5, [r0, #0]
 80095ce:	60c5      	str	r5, [r0, #12]
 80095d0:	69e3      	ldr	r3, [r4, #28]
 80095d2:	6819      	ldr	r1, [r3, #0]
 80095d4:	b151      	cbz	r1, 80095ec <_dtoa_r+0x5c>
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	604a      	str	r2, [r1, #4]
 80095da:	2301      	movs	r3, #1
 80095dc:	4093      	lsls	r3, r2
 80095de:	608b      	str	r3, [r1, #8]
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 ff07 	bl	800a3f4 <_Bfree>
 80095e6:	69e3      	ldr	r3, [r4, #28]
 80095e8:	2200      	movs	r2, #0
 80095ea:	601a      	str	r2, [r3, #0]
 80095ec:	1e3b      	subs	r3, r7, #0
 80095ee:	bfbb      	ittet	lt
 80095f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80095f4:	9303      	strlt	r3, [sp, #12]
 80095f6:	2300      	movge	r3, #0
 80095f8:	2201      	movlt	r2, #1
 80095fa:	bfac      	ite	ge
 80095fc:	f8c8 3000 	strge.w	r3, [r8]
 8009600:	f8c8 2000 	strlt.w	r2, [r8]
 8009604:	4b9e      	ldr	r3, [pc, #632]	; (8009880 <_dtoa_r+0x2f0>)
 8009606:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800960a:	ea33 0308 	bics.w	r3, r3, r8
 800960e:	d11b      	bne.n	8009648 <_dtoa_r+0xb8>
 8009610:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009612:	f242 730f 	movw	r3, #9999	; 0x270f
 8009616:	6013      	str	r3, [r2, #0]
 8009618:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800961c:	4333      	orrs	r3, r6
 800961e:	f000 8593 	beq.w	800a148 <_dtoa_r+0xbb8>
 8009622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009624:	b963      	cbnz	r3, 8009640 <_dtoa_r+0xb0>
 8009626:	4b97      	ldr	r3, [pc, #604]	; (8009884 <_dtoa_r+0x2f4>)
 8009628:	e027      	b.n	800967a <_dtoa_r+0xea>
 800962a:	4b97      	ldr	r3, [pc, #604]	; (8009888 <_dtoa_r+0x2f8>)
 800962c:	9300      	str	r3, [sp, #0]
 800962e:	3308      	adds	r3, #8
 8009630:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009632:	6013      	str	r3, [r2, #0]
 8009634:	9800      	ldr	r0, [sp, #0]
 8009636:	b013      	add	sp, #76	; 0x4c
 8009638:	ecbd 8b04 	vpop	{d8-d9}
 800963c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009640:	4b90      	ldr	r3, [pc, #576]	; (8009884 <_dtoa_r+0x2f4>)
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	3303      	adds	r3, #3
 8009646:	e7f3      	b.n	8009630 <_dtoa_r+0xa0>
 8009648:	ed9d 7b02 	vldr	d7, [sp, #8]
 800964c:	2200      	movs	r2, #0
 800964e:	ec51 0b17 	vmov	r0, r1, d7
 8009652:	eeb0 8a47 	vmov.f32	s16, s14
 8009656:	eef0 8a67 	vmov.f32	s17, s15
 800965a:	2300      	movs	r3, #0
 800965c:	f7f7 fa34 	bl	8000ac8 <__aeabi_dcmpeq>
 8009660:	4681      	mov	r9, r0
 8009662:	b160      	cbz	r0, 800967e <_dtoa_r+0xee>
 8009664:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009666:	2301      	movs	r3, #1
 8009668:	6013      	str	r3, [r2, #0]
 800966a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800966c:	2b00      	cmp	r3, #0
 800966e:	f000 8568 	beq.w	800a142 <_dtoa_r+0xbb2>
 8009672:	4b86      	ldr	r3, [pc, #536]	; (800988c <_dtoa_r+0x2fc>)
 8009674:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009676:	6013      	str	r3, [r2, #0]
 8009678:	3b01      	subs	r3, #1
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	e7da      	b.n	8009634 <_dtoa_r+0xa4>
 800967e:	aa10      	add	r2, sp, #64	; 0x40
 8009680:	a911      	add	r1, sp, #68	; 0x44
 8009682:	4620      	mov	r0, r4
 8009684:	eeb0 0a48 	vmov.f32	s0, s16
 8009688:	eef0 0a68 	vmov.f32	s1, s17
 800968c:	f001 fa4e 	bl	800ab2c <__d2b>
 8009690:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009694:	4682      	mov	sl, r0
 8009696:	2d00      	cmp	r5, #0
 8009698:	d07f      	beq.n	800979a <_dtoa_r+0x20a>
 800969a:	ee18 3a90 	vmov	r3, s17
 800969e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80096a6:	ec51 0b18 	vmov	r0, r1, d8
 80096aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80096ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80096b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80096b6:	4619      	mov	r1, r3
 80096b8:	2200      	movs	r2, #0
 80096ba:	4b75      	ldr	r3, [pc, #468]	; (8009890 <_dtoa_r+0x300>)
 80096bc:	f7f6 fde4 	bl	8000288 <__aeabi_dsub>
 80096c0:	a367      	add	r3, pc, #412	; (adr r3, 8009860 <_dtoa_r+0x2d0>)
 80096c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c6:	f7f6 ff97 	bl	80005f8 <__aeabi_dmul>
 80096ca:	a367      	add	r3, pc, #412	; (adr r3, 8009868 <_dtoa_r+0x2d8>)
 80096cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d0:	f7f6 fddc 	bl	800028c <__adddf3>
 80096d4:	4606      	mov	r6, r0
 80096d6:	4628      	mov	r0, r5
 80096d8:	460f      	mov	r7, r1
 80096da:	f7f6 ff23 	bl	8000524 <__aeabi_i2d>
 80096de:	a364      	add	r3, pc, #400	; (adr r3, 8009870 <_dtoa_r+0x2e0>)
 80096e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e4:	f7f6 ff88 	bl	80005f8 <__aeabi_dmul>
 80096e8:	4602      	mov	r2, r0
 80096ea:	460b      	mov	r3, r1
 80096ec:	4630      	mov	r0, r6
 80096ee:	4639      	mov	r1, r7
 80096f0:	f7f6 fdcc 	bl	800028c <__adddf3>
 80096f4:	4606      	mov	r6, r0
 80096f6:	460f      	mov	r7, r1
 80096f8:	f7f7 fa2e 	bl	8000b58 <__aeabi_d2iz>
 80096fc:	2200      	movs	r2, #0
 80096fe:	4683      	mov	fp, r0
 8009700:	2300      	movs	r3, #0
 8009702:	4630      	mov	r0, r6
 8009704:	4639      	mov	r1, r7
 8009706:	f7f7 f9e9 	bl	8000adc <__aeabi_dcmplt>
 800970a:	b148      	cbz	r0, 8009720 <_dtoa_r+0x190>
 800970c:	4658      	mov	r0, fp
 800970e:	f7f6 ff09 	bl	8000524 <__aeabi_i2d>
 8009712:	4632      	mov	r2, r6
 8009714:	463b      	mov	r3, r7
 8009716:	f7f7 f9d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800971a:	b908      	cbnz	r0, 8009720 <_dtoa_r+0x190>
 800971c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009720:	f1bb 0f16 	cmp.w	fp, #22
 8009724:	d857      	bhi.n	80097d6 <_dtoa_r+0x246>
 8009726:	4b5b      	ldr	r3, [pc, #364]	; (8009894 <_dtoa_r+0x304>)
 8009728:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800972c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009730:	ec51 0b18 	vmov	r0, r1, d8
 8009734:	f7f7 f9d2 	bl	8000adc <__aeabi_dcmplt>
 8009738:	2800      	cmp	r0, #0
 800973a:	d04e      	beq.n	80097da <_dtoa_r+0x24a>
 800973c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009740:	2300      	movs	r3, #0
 8009742:	930c      	str	r3, [sp, #48]	; 0x30
 8009744:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009746:	1b5b      	subs	r3, r3, r5
 8009748:	1e5a      	subs	r2, r3, #1
 800974a:	bf45      	ittet	mi
 800974c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009750:	9305      	strmi	r3, [sp, #20]
 8009752:	2300      	movpl	r3, #0
 8009754:	2300      	movmi	r3, #0
 8009756:	9206      	str	r2, [sp, #24]
 8009758:	bf54      	ite	pl
 800975a:	9305      	strpl	r3, [sp, #20]
 800975c:	9306      	strmi	r3, [sp, #24]
 800975e:	f1bb 0f00 	cmp.w	fp, #0
 8009762:	db3c      	blt.n	80097de <_dtoa_r+0x24e>
 8009764:	9b06      	ldr	r3, [sp, #24]
 8009766:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800976a:	445b      	add	r3, fp
 800976c:	9306      	str	r3, [sp, #24]
 800976e:	2300      	movs	r3, #0
 8009770:	9308      	str	r3, [sp, #32]
 8009772:	9b07      	ldr	r3, [sp, #28]
 8009774:	2b09      	cmp	r3, #9
 8009776:	d868      	bhi.n	800984a <_dtoa_r+0x2ba>
 8009778:	2b05      	cmp	r3, #5
 800977a:	bfc4      	itt	gt
 800977c:	3b04      	subgt	r3, #4
 800977e:	9307      	strgt	r3, [sp, #28]
 8009780:	9b07      	ldr	r3, [sp, #28]
 8009782:	f1a3 0302 	sub.w	r3, r3, #2
 8009786:	bfcc      	ite	gt
 8009788:	2500      	movgt	r5, #0
 800978a:	2501      	movle	r5, #1
 800978c:	2b03      	cmp	r3, #3
 800978e:	f200 8085 	bhi.w	800989c <_dtoa_r+0x30c>
 8009792:	e8df f003 	tbb	[pc, r3]
 8009796:	3b2e      	.short	0x3b2e
 8009798:	5839      	.short	0x5839
 800979a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800979e:	441d      	add	r5, r3
 80097a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80097a4:	2b20      	cmp	r3, #32
 80097a6:	bfc1      	itttt	gt
 80097a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80097ac:	fa08 f803 	lslgt.w	r8, r8, r3
 80097b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80097b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80097b8:	bfd6      	itet	le
 80097ba:	f1c3 0320 	rsble	r3, r3, #32
 80097be:	ea48 0003 	orrgt.w	r0, r8, r3
 80097c2:	fa06 f003 	lslle.w	r0, r6, r3
 80097c6:	f7f6 fe9d 	bl	8000504 <__aeabi_ui2d>
 80097ca:	2201      	movs	r2, #1
 80097cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80097d0:	3d01      	subs	r5, #1
 80097d2:	920e      	str	r2, [sp, #56]	; 0x38
 80097d4:	e76f      	b.n	80096b6 <_dtoa_r+0x126>
 80097d6:	2301      	movs	r3, #1
 80097d8:	e7b3      	b.n	8009742 <_dtoa_r+0x1b2>
 80097da:	900c      	str	r0, [sp, #48]	; 0x30
 80097dc:	e7b2      	b.n	8009744 <_dtoa_r+0x1b4>
 80097de:	9b05      	ldr	r3, [sp, #20]
 80097e0:	eba3 030b 	sub.w	r3, r3, fp
 80097e4:	9305      	str	r3, [sp, #20]
 80097e6:	f1cb 0300 	rsb	r3, fp, #0
 80097ea:	9308      	str	r3, [sp, #32]
 80097ec:	2300      	movs	r3, #0
 80097ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80097f0:	e7bf      	b.n	8009772 <_dtoa_r+0x1e2>
 80097f2:	2300      	movs	r3, #0
 80097f4:	9309      	str	r3, [sp, #36]	; 0x24
 80097f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	dc52      	bgt.n	80098a2 <_dtoa_r+0x312>
 80097fc:	2301      	movs	r3, #1
 80097fe:	9301      	str	r3, [sp, #4]
 8009800:	9304      	str	r3, [sp, #16]
 8009802:	461a      	mov	r2, r3
 8009804:	920a      	str	r2, [sp, #40]	; 0x28
 8009806:	e00b      	b.n	8009820 <_dtoa_r+0x290>
 8009808:	2301      	movs	r3, #1
 800980a:	e7f3      	b.n	80097f4 <_dtoa_r+0x264>
 800980c:	2300      	movs	r3, #0
 800980e:	9309      	str	r3, [sp, #36]	; 0x24
 8009810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009812:	445b      	add	r3, fp
 8009814:	9301      	str	r3, [sp, #4]
 8009816:	3301      	adds	r3, #1
 8009818:	2b01      	cmp	r3, #1
 800981a:	9304      	str	r3, [sp, #16]
 800981c:	bfb8      	it	lt
 800981e:	2301      	movlt	r3, #1
 8009820:	69e0      	ldr	r0, [r4, #28]
 8009822:	2100      	movs	r1, #0
 8009824:	2204      	movs	r2, #4
 8009826:	f102 0614 	add.w	r6, r2, #20
 800982a:	429e      	cmp	r6, r3
 800982c:	d93d      	bls.n	80098aa <_dtoa_r+0x31a>
 800982e:	6041      	str	r1, [r0, #4]
 8009830:	4620      	mov	r0, r4
 8009832:	f000 fd9f 	bl	800a374 <_Balloc>
 8009836:	9000      	str	r0, [sp, #0]
 8009838:	2800      	cmp	r0, #0
 800983a:	d139      	bne.n	80098b0 <_dtoa_r+0x320>
 800983c:	4b16      	ldr	r3, [pc, #88]	; (8009898 <_dtoa_r+0x308>)
 800983e:	4602      	mov	r2, r0
 8009840:	f240 11af 	movw	r1, #431	; 0x1af
 8009844:	e6bd      	b.n	80095c2 <_dtoa_r+0x32>
 8009846:	2301      	movs	r3, #1
 8009848:	e7e1      	b.n	800980e <_dtoa_r+0x27e>
 800984a:	2501      	movs	r5, #1
 800984c:	2300      	movs	r3, #0
 800984e:	9307      	str	r3, [sp, #28]
 8009850:	9509      	str	r5, [sp, #36]	; 0x24
 8009852:	f04f 33ff 	mov.w	r3, #4294967295
 8009856:	9301      	str	r3, [sp, #4]
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	2200      	movs	r2, #0
 800985c:	2312      	movs	r3, #18
 800985e:	e7d1      	b.n	8009804 <_dtoa_r+0x274>
 8009860:	636f4361 	.word	0x636f4361
 8009864:	3fd287a7 	.word	0x3fd287a7
 8009868:	8b60c8b3 	.word	0x8b60c8b3
 800986c:	3fc68a28 	.word	0x3fc68a28
 8009870:	509f79fb 	.word	0x509f79fb
 8009874:	3fd34413 	.word	0x3fd34413
 8009878:	0800e11a 	.word	0x0800e11a
 800987c:	0800e131 	.word	0x0800e131
 8009880:	7ff00000 	.word	0x7ff00000
 8009884:	0800e116 	.word	0x0800e116
 8009888:	0800e10d 	.word	0x0800e10d
 800988c:	0800e0e5 	.word	0x0800e0e5
 8009890:	3ff80000 	.word	0x3ff80000
 8009894:	0800e220 	.word	0x0800e220
 8009898:	0800e189 	.word	0x0800e189
 800989c:	2301      	movs	r3, #1
 800989e:	9309      	str	r3, [sp, #36]	; 0x24
 80098a0:	e7d7      	b.n	8009852 <_dtoa_r+0x2c2>
 80098a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a4:	9301      	str	r3, [sp, #4]
 80098a6:	9304      	str	r3, [sp, #16]
 80098a8:	e7ba      	b.n	8009820 <_dtoa_r+0x290>
 80098aa:	3101      	adds	r1, #1
 80098ac:	0052      	lsls	r2, r2, #1
 80098ae:	e7ba      	b.n	8009826 <_dtoa_r+0x296>
 80098b0:	69e3      	ldr	r3, [r4, #28]
 80098b2:	9a00      	ldr	r2, [sp, #0]
 80098b4:	601a      	str	r2, [r3, #0]
 80098b6:	9b04      	ldr	r3, [sp, #16]
 80098b8:	2b0e      	cmp	r3, #14
 80098ba:	f200 80a8 	bhi.w	8009a0e <_dtoa_r+0x47e>
 80098be:	2d00      	cmp	r5, #0
 80098c0:	f000 80a5 	beq.w	8009a0e <_dtoa_r+0x47e>
 80098c4:	f1bb 0f00 	cmp.w	fp, #0
 80098c8:	dd38      	ble.n	800993c <_dtoa_r+0x3ac>
 80098ca:	4bc0      	ldr	r3, [pc, #768]	; (8009bcc <_dtoa_r+0x63c>)
 80098cc:	f00b 020f 	and.w	r2, fp, #15
 80098d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80098d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80098dc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80098e0:	d019      	beq.n	8009916 <_dtoa_r+0x386>
 80098e2:	4bbb      	ldr	r3, [pc, #748]	; (8009bd0 <_dtoa_r+0x640>)
 80098e4:	ec51 0b18 	vmov	r0, r1, d8
 80098e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098ec:	f7f6 ffae 	bl	800084c <__aeabi_ddiv>
 80098f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098f4:	f008 080f 	and.w	r8, r8, #15
 80098f8:	2503      	movs	r5, #3
 80098fa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009bd0 <_dtoa_r+0x640>
 80098fe:	f1b8 0f00 	cmp.w	r8, #0
 8009902:	d10a      	bne.n	800991a <_dtoa_r+0x38a>
 8009904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009908:	4632      	mov	r2, r6
 800990a:	463b      	mov	r3, r7
 800990c:	f7f6 ff9e 	bl	800084c <__aeabi_ddiv>
 8009910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009914:	e02b      	b.n	800996e <_dtoa_r+0x3de>
 8009916:	2502      	movs	r5, #2
 8009918:	e7ef      	b.n	80098fa <_dtoa_r+0x36a>
 800991a:	f018 0f01 	tst.w	r8, #1
 800991e:	d008      	beq.n	8009932 <_dtoa_r+0x3a2>
 8009920:	4630      	mov	r0, r6
 8009922:	4639      	mov	r1, r7
 8009924:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009928:	f7f6 fe66 	bl	80005f8 <__aeabi_dmul>
 800992c:	3501      	adds	r5, #1
 800992e:	4606      	mov	r6, r0
 8009930:	460f      	mov	r7, r1
 8009932:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009936:	f109 0908 	add.w	r9, r9, #8
 800993a:	e7e0      	b.n	80098fe <_dtoa_r+0x36e>
 800993c:	f000 809f 	beq.w	8009a7e <_dtoa_r+0x4ee>
 8009940:	f1cb 0600 	rsb	r6, fp, #0
 8009944:	4ba1      	ldr	r3, [pc, #644]	; (8009bcc <_dtoa_r+0x63c>)
 8009946:	4fa2      	ldr	r7, [pc, #648]	; (8009bd0 <_dtoa_r+0x640>)
 8009948:	f006 020f 	and.w	r2, r6, #15
 800994c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009954:	ec51 0b18 	vmov	r0, r1, d8
 8009958:	f7f6 fe4e 	bl	80005f8 <__aeabi_dmul>
 800995c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009960:	1136      	asrs	r6, r6, #4
 8009962:	2300      	movs	r3, #0
 8009964:	2502      	movs	r5, #2
 8009966:	2e00      	cmp	r6, #0
 8009968:	d17e      	bne.n	8009a68 <_dtoa_r+0x4d8>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1d0      	bne.n	8009910 <_dtoa_r+0x380>
 800996e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009970:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	f000 8084 	beq.w	8009a82 <_dtoa_r+0x4f2>
 800997a:	4b96      	ldr	r3, [pc, #600]	; (8009bd4 <_dtoa_r+0x644>)
 800997c:	2200      	movs	r2, #0
 800997e:	4640      	mov	r0, r8
 8009980:	4649      	mov	r1, r9
 8009982:	f7f7 f8ab 	bl	8000adc <__aeabi_dcmplt>
 8009986:	2800      	cmp	r0, #0
 8009988:	d07b      	beq.n	8009a82 <_dtoa_r+0x4f2>
 800998a:	9b04      	ldr	r3, [sp, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d078      	beq.n	8009a82 <_dtoa_r+0x4f2>
 8009990:	9b01      	ldr	r3, [sp, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	dd39      	ble.n	8009a0a <_dtoa_r+0x47a>
 8009996:	4b90      	ldr	r3, [pc, #576]	; (8009bd8 <_dtoa_r+0x648>)
 8009998:	2200      	movs	r2, #0
 800999a:	4640      	mov	r0, r8
 800999c:	4649      	mov	r1, r9
 800999e:	f7f6 fe2b 	bl	80005f8 <__aeabi_dmul>
 80099a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099a6:	9e01      	ldr	r6, [sp, #4]
 80099a8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80099ac:	3501      	adds	r5, #1
 80099ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80099b2:	4628      	mov	r0, r5
 80099b4:	f7f6 fdb6 	bl	8000524 <__aeabi_i2d>
 80099b8:	4642      	mov	r2, r8
 80099ba:	464b      	mov	r3, r9
 80099bc:	f7f6 fe1c 	bl	80005f8 <__aeabi_dmul>
 80099c0:	4b86      	ldr	r3, [pc, #536]	; (8009bdc <_dtoa_r+0x64c>)
 80099c2:	2200      	movs	r2, #0
 80099c4:	f7f6 fc62 	bl	800028c <__adddf3>
 80099c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80099cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099d0:	9303      	str	r3, [sp, #12]
 80099d2:	2e00      	cmp	r6, #0
 80099d4:	d158      	bne.n	8009a88 <_dtoa_r+0x4f8>
 80099d6:	4b82      	ldr	r3, [pc, #520]	; (8009be0 <_dtoa_r+0x650>)
 80099d8:	2200      	movs	r2, #0
 80099da:	4640      	mov	r0, r8
 80099dc:	4649      	mov	r1, r9
 80099de:	f7f6 fc53 	bl	8000288 <__aeabi_dsub>
 80099e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099e6:	4680      	mov	r8, r0
 80099e8:	4689      	mov	r9, r1
 80099ea:	f7f7 f895 	bl	8000b18 <__aeabi_dcmpgt>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	f040 8296 	bne.w	8009f20 <_dtoa_r+0x990>
 80099f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80099f8:	4640      	mov	r0, r8
 80099fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099fe:	4649      	mov	r1, r9
 8009a00:	f7f7 f86c 	bl	8000adc <__aeabi_dcmplt>
 8009a04:	2800      	cmp	r0, #0
 8009a06:	f040 8289 	bne.w	8009f1c <_dtoa_r+0x98c>
 8009a0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f2c0 814e 	blt.w	8009cb2 <_dtoa_r+0x722>
 8009a16:	f1bb 0f0e 	cmp.w	fp, #14
 8009a1a:	f300 814a 	bgt.w	8009cb2 <_dtoa_r+0x722>
 8009a1e:	4b6b      	ldr	r3, [pc, #428]	; (8009bcc <_dtoa_r+0x63c>)
 8009a20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009a24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f280 80dc 	bge.w	8009be8 <_dtoa_r+0x658>
 8009a30:	9b04      	ldr	r3, [sp, #16]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f300 80d8 	bgt.w	8009be8 <_dtoa_r+0x658>
 8009a38:	f040 826f 	bne.w	8009f1a <_dtoa_r+0x98a>
 8009a3c:	4b68      	ldr	r3, [pc, #416]	; (8009be0 <_dtoa_r+0x650>)
 8009a3e:	2200      	movs	r2, #0
 8009a40:	4640      	mov	r0, r8
 8009a42:	4649      	mov	r1, r9
 8009a44:	f7f6 fdd8 	bl	80005f8 <__aeabi_dmul>
 8009a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a4c:	f7f7 f85a 	bl	8000b04 <__aeabi_dcmpge>
 8009a50:	9e04      	ldr	r6, [sp, #16]
 8009a52:	4637      	mov	r7, r6
 8009a54:	2800      	cmp	r0, #0
 8009a56:	f040 8245 	bne.w	8009ee4 <_dtoa_r+0x954>
 8009a5a:	9d00      	ldr	r5, [sp, #0]
 8009a5c:	2331      	movs	r3, #49	; 0x31
 8009a5e:	f805 3b01 	strb.w	r3, [r5], #1
 8009a62:	f10b 0b01 	add.w	fp, fp, #1
 8009a66:	e241      	b.n	8009eec <_dtoa_r+0x95c>
 8009a68:	07f2      	lsls	r2, r6, #31
 8009a6a:	d505      	bpl.n	8009a78 <_dtoa_r+0x4e8>
 8009a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a70:	f7f6 fdc2 	bl	80005f8 <__aeabi_dmul>
 8009a74:	3501      	adds	r5, #1
 8009a76:	2301      	movs	r3, #1
 8009a78:	1076      	asrs	r6, r6, #1
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	e773      	b.n	8009966 <_dtoa_r+0x3d6>
 8009a7e:	2502      	movs	r5, #2
 8009a80:	e775      	b.n	800996e <_dtoa_r+0x3de>
 8009a82:	9e04      	ldr	r6, [sp, #16]
 8009a84:	465f      	mov	r7, fp
 8009a86:	e792      	b.n	80099ae <_dtoa_r+0x41e>
 8009a88:	9900      	ldr	r1, [sp, #0]
 8009a8a:	4b50      	ldr	r3, [pc, #320]	; (8009bcc <_dtoa_r+0x63c>)
 8009a8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a90:	4431      	add	r1, r6
 8009a92:	9102      	str	r1, [sp, #8]
 8009a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a96:	eeb0 9a47 	vmov.f32	s18, s14
 8009a9a:	eef0 9a67 	vmov.f32	s19, s15
 8009a9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009aa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009aa6:	2900      	cmp	r1, #0
 8009aa8:	d044      	beq.n	8009b34 <_dtoa_r+0x5a4>
 8009aaa:	494e      	ldr	r1, [pc, #312]	; (8009be4 <_dtoa_r+0x654>)
 8009aac:	2000      	movs	r0, #0
 8009aae:	f7f6 fecd 	bl	800084c <__aeabi_ddiv>
 8009ab2:	ec53 2b19 	vmov	r2, r3, d9
 8009ab6:	f7f6 fbe7 	bl	8000288 <__aeabi_dsub>
 8009aba:	9d00      	ldr	r5, [sp, #0]
 8009abc:	ec41 0b19 	vmov	d9, r0, r1
 8009ac0:	4649      	mov	r1, r9
 8009ac2:	4640      	mov	r0, r8
 8009ac4:	f7f7 f848 	bl	8000b58 <__aeabi_d2iz>
 8009ac8:	4606      	mov	r6, r0
 8009aca:	f7f6 fd2b 	bl	8000524 <__aeabi_i2d>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	4640      	mov	r0, r8
 8009ad4:	4649      	mov	r1, r9
 8009ad6:	f7f6 fbd7 	bl	8000288 <__aeabi_dsub>
 8009ada:	3630      	adds	r6, #48	; 0x30
 8009adc:	f805 6b01 	strb.w	r6, [r5], #1
 8009ae0:	ec53 2b19 	vmov	r2, r3, d9
 8009ae4:	4680      	mov	r8, r0
 8009ae6:	4689      	mov	r9, r1
 8009ae8:	f7f6 fff8 	bl	8000adc <__aeabi_dcmplt>
 8009aec:	2800      	cmp	r0, #0
 8009aee:	d164      	bne.n	8009bba <_dtoa_r+0x62a>
 8009af0:	4642      	mov	r2, r8
 8009af2:	464b      	mov	r3, r9
 8009af4:	4937      	ldr	r1, [pc, #220]	; (8009bd4 <_dtoa_r+0x644>)
 8009af6:	2000      	movs	r0, #0
 8009af8:	f7f6 fbc6 	bl	8000288 <__aeabi_dsub>
 8009afc:	ec53 2b19 	vmov	r2, r3, d9
 8009b00:	f7f6 ffec 	bl	8000adc <__aeabi_dcmplt>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	f040 80b6 	bne.w	8009c76 <_dtoa_r+0x6e6>
 8009b0a:	9b02      	ldr	r3, [sp, #8]
 8009b0c:	429d      	cmp	r5, r3
 8009b0e:	f43f af7c 	beq.w	8009a0a <_dtoa_r+0x47a>
 8009b12:	4b31      	ldr	r3, [pc, #196]	; (8009bd8 <_dtoa_r+0x648>)
 8009b14:	ec51 0b19 	vmov	r0, r1, d9
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f7f6 fd6d 	bl	80005f8 <__aeabi_dmul>
 8009b1e:	4b2e      	ldr	r3, [pc, #184]	; (8009bd8 <_dtoa_r+0x648>)
 8009b20:	ec41 0b19 	vmov	d9, r0, r1
 8009b24:	2200      	movs	r2, #0
 8009b26:	4640      	mov	r0, r8
 8009b28:	4649      	mov	r1, r9
 8009b2a:	f7f6 fd65 	bl	80005f8 <__aeabi_dmul>
 8009b2e:	4680      	mov	r8, r0
 8009b30:	4689      	mov	r9, r1
 8009b32:	e7c5      	b.n	8009ac0 <_dtoa_r+0x530>
 8009b34:	ec51 0b17 	vmov	r0, r1, d7
 8009b38:	f7f6 fd5e 	bl	80005f8 <__aeabi_dmul>
 8009b3c:	9b02      	ldr	r3, [sp, #8]
 8009b3e:	9d00      	ldr	r5, [sp, #0]
 8009b40:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b42:	ec41 0b19 	vmov	d9, r0, r1
 8009b46:	4649      	mov	r1, r9
 8009b48:	4640      	mov	r0, r8
 8009b4a:	f7f7 f805 	bl	8000b58 <__aeabi_d2iz>
 8009b4e:	4606      	mov	r6, r0
 8009b50:	f7f6 fce8 	bl	8000524 <__aeabi_i2d>
 8009b54:	3630      	adds	r6, #48	; 0x30
 8009b56:	4602      	mov	r2, r0
 8009b58:	460b      	mov	r3, r1
 8009b5a:	4640      	mov	r0, r8
 8009b5c:	4649      	mov	r1, r9
 8009b5e:	f7f6 fb93 	bl	8000288 <__aeabi_dsub>
 8009b62:	f805 6b01 	strb.w	r6, [r5], #1
 8009b66:	9b02      	ldr	r3, [sp, #8]
 8009b68:	429d      	cmp	r5, r3
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	4689      	mov	r9, r1
 8009b6e:	f04f 0200 	mov.w	r2, #0
 8009b72:	d124      	bne.n	8009bbe <_dtoa_r+0x62e>
 8009b74:	4b1b      	ldr	r3, [pc, #108]	; (8009be4 <_dtoa_r+0x654>)
 8009b76:	ec51 0b19 	vmov	r0, r1, d9
 8009b7a:	f7f6 fb87 	bl	800028c <__adddf3>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	460b      	mov	r3, r1
 8009b82:	4640      	mov	r0, r8
 8009b84:	4649      	mov	r1, r9
 8009b86:	f7f6 ffc7 	bl	8000b18 <__aeabi_dcmpgt>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	d173      	bne.n	8009c76 <_dtoa_r+0x6e6>
 8009b8e:	ec53 2b19 	vmov	r2, r3, d9
 8009b92:	4914      	ldr	r1, [pc, #80]	; (8009be4 <_dtoa_r+0x654>)
 8009b94:	2000      	movs	r0, #0
 8009b96:	f7f6 fb77 	bl	8000288 <__aeabi_dsub>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4640      	mov	r0, r8
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	f7f6 ff9b 	bl	8000adc <__aeabi_dcmplt>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	f43f af2f 	beq.w	8009a0a <_dtoa_r+0x47a>
 8009bac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009bae:	1e6b      	subs	r3, r5, #1
 8009bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009bb6:	2b30      	cmp	r3, #48	; 0x30
 8009bb8:	d0f8      	beq.n	8009bac <_dtoa_r+0x61c>
 8009bba:	46bb      	mov	fp, r7
 8009bbc:	e04a      	b.n	8009c54 <_dtoa_r+0x6c4>
 8009bbe:	4b06      	ldr	r3, [pc, #24]	; (8009bd8 <_dtoa_r+0x648>)
 8009bc0:	f7f6 fd1a 	bl	80005f8 <__aeabi_dmul>
 8009bc4:	4680      	mov	r8, r0
 8009bc6:	4689      	mov	r9, r1
 8009bc8:	e7bd      	b.n	8009b46 <_dtoa_r+0x5b6>
 8009bca:	bf00      	nop
 8009bcc:	0800e220 	.word	0x0800e220
 8009bd0:	0800e1f8 	.word	0x0800e1f8
 8009bd4:	3ff00000 	.word	0x3ff00000
 8009bd8:	40240000 	.word	0x40240000
 8009bdc:	401c0000 	.word	0x401c0000
 8009be0:	40140000 	.word	0x40140000
 8009be4:	3fe00000 	.word	0x3fe00000
 8009be8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009bec:	9d00      	ldr	r5, [sp, #0]
 8009bee:	4642      	mov	r2, r8
 8009bf0:	464b      	mov	r3, r9
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	4639      	mov	r1, r7
 8009bf6:	f7f6 fe29 	bl	800084c <__aeabi_ddiv>
 8009bfa:	f7f6 ffad 	bl	8000b58 <__aeabi_d2iz>
 8009bfe:	9001      	str	r0, [sp, #4]
 8009c00:	f7f6 fc90 	bl	8000524 <__aeabi_i2d>
 8009c04:	4642      	mov	r2, r8
 8009c06:	464b      	mov	r3, r9
 8009c08:	f7f6 fcf6 	bl	80005f8 <__aeabi_dmul>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4630      	mov	r0, r6
 8009c12:	4639      	mov	r1, r7
 8009c14:	f7f6 fb38 	bl	8000288 <__aeabi_dsub>
 8009c18:	9e01      	ldr	r6, [sp, #4]
 8009c1a:	9f04      	ldr	r7, [sp, #16]
 8009c1c:	3630      	adds	r6, #48	; 0x30
 8009c1e:	f805 6b01 	strb.w	r6, [r5], #1
 8009c22:	9e00      	ldr	r6, [sp, #0]
 8009c24:	1bae      	subs	r6, r5, r6
 8009c26:	42b7      	cmp	r7, r6
 8009c28:	4602      	mov	r2, r0
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	d134      	bne.n	8009c98 <_dtoa_r+0x708>
 8009c2e:	f7f6 fb2d 	bl	800028c <__adddf3>
 8009c32:	4642      	mov	r2, r8
 8009c34:	464b      	mov	r3, r9
 8009c36:	4606      	mov	r6, r0
 8009c38:	460f      	mov	r7, r1
 8009c3a:	f7f6 ff6d 	bl	8000b18 <__aeabi_dcmpgt>
 8009c3e:	b9c8      	cbnz	r0, 8009c74 <_dtoa_r+0x6e4>
 8009c40:	4642      	mov	r2, r8
 8009c42:	464b      	mov	r3, r9
 8009c44:	4630      	mov	r0, r6
 8009c46:	4639      	mov	r1, r7
 8009c48:	f7f6 ff3e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c4c:	b110      	cbz	r0, 8009c54 <_dtoa_r+0x6c4>
 8009c4e:	9b01      	ldr	r3, [sp, #4]
 8009c50:	07db      	lsls	r3, r3, #31
 8009c52:	d40f      	bmi.n	8009c74 <_dtoa_r+0x6e4>
 8009c54:	4651      	mov	r1, sl
 8009c56:	4620      	mov	r0, r4
 8009c58:	f000 fbcc 	bl	800a3f4 <_Bfree>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c60:	702b      	strb	r3, [r5, #0]
 8009c62:	f10b 0301 	add.w	r3, fp, #1
 8009c66:	6013      	str	r3, [r2, #0]
 8009c68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f43f ace2 	beq.w	8009634 <_dtoa_r+0xa4>
 8009c70:	601d      	str	r5, [r3, #0]
 8009c72:	e4df      	b.n	8009634 <_dtoa_r+0xa4>
 8009c74:	465f      	mov	r7, fp
 8009c76:	462b      	mov	r3, r5
 8009c78:	461d      	mov	r5, r3
 8009c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c7e:	2a39      	cmp	r2, #57	; 0x39
 8009c80:	d106      	bne.n	8009c90 <_dtoa_r+0x700>
 8009c82:	9a00      	ldr	r2, [sp, #0]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d1f7      	bne.n	8009c78 <_dtoa_r+0x6e8>
 8009c88:	9900      	ldr	r1, [sp, #0]
 8009c8a:	2230      	movs	r2, #48	; 0x30
 8009c8c:	3701      	adds	r7, #1
 8009c8e:	700a      	strb	r2, [r1, #0]
 8009c90:	781a      	ldrb	r2, [r3, #0]
 8009c92:	3201      	adds	r2, #1
 8009c94:	701a      	strb	r2, [r3, #0]
 8009c96:	e790      	b.n	8009bba <_dtoa_r+0x62a>
 8009c98:	4ba3      	ldr	r3, [pc, #652]	; (8009f28 <_dtoa_r+0x998>)
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f7f6 fcac 	bl	80005f8 <__aeabi_dmul>
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	4606      	mov	r6, r0
 8009ca6:	460f      	mov	r7, r1
 8009ca8:	f7f6 ff0e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	d09e      	beq.n	8009bee <_dtoa_r+0x65e>
 8009cb0:	e7d0      	b.n	8009c54 <_dtoa_r+0x6c4>
 8009cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cb4:	2a00      	cmp	r2, #0
 8009cb6:	f000 80ca 	beq.w	8009e4e <_dtoa_r+0x8be>
 8009cba:	9a07      	ldr	r2, [sp, #28]
 8009cbc:	2a01      	cmp	r2, #1
 8009cbe:	f300 80ad 	bgt.w	8009e1c <_dtoa_r+0x88c>
 8009cc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009cc4:	2a00      	cmp	r2, #0
 8009cc6:	f000 80a5 	beq.w	8009e14 <_dtoa_r+0x884>
 8009cca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009cce:	9e08      	ldr	r6, [sp, #32]
 8009cd0:	9d05      	ldr	r5, [sp, #20]
 8009cd2:	9a05      	ldr	r2, [sp, #20]
 8009cd4:	441a      	add	r2, r3
 8009cd6:	9205      	str	r2, [sp, #20]
 8009cd8:	9a06      	ldr	r2, [sp, #24]
 8009cda:	2101      	movs	r1, #1
 8009cdc:	441a      	add	r2, r3
 8009cde:	4620      	mov	r0, r4
 8009ce0:	9206      	str	r2, [sp, #24]
 8009ce2:	f000 fc87 	bl	800a5f4 <__i2b>
 8009ce6:	4607      	mov	r7, r0
 8009ce8:	b165      	cbz	r5, 8009d04 <_dtoa_r+0x774>
 8009cea:	9b06      	ldr	r3, [sp, #24]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	dd09      	ble.n	8009d04 <_dtoa_r+0x774>
 8009cf0:	42ab      	cmp	r3, r5
 8009cf2:	9a05      	ldr	r2, [sp, #20]
 8009cf4:	bfa8      	it	ge
 8009cf6:	462b      	movge	r3, r5
 8009cf8:	1ad2      	subs	r2, r2, r3
 8009cfa:	9205      	str	r2, [sp, #20]
 8009cfc:	9a06      	ldr	r2, [sp, #24]
 8009cfe:	1aed      	subs	r5, r5, r3
 8009d00:	1ad3      	subs	r3, r2, r3
 8009d02:	9306      	str	r3, [sp, #24]
 8009d04:	9b08      	ldr	r3, [sp, #32]
 8009d06:	b1f3      	cbz	r3, 8009d46 <_dtoa_r+0x7b6>
 8009d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f000 80a3 	beq.w	8009e56 <_dtoa_r+0x8c6>
 8009d10:	2e00      	cmp	r6, #0
 8009d12:	dd10      	ble.n	8009d36 <_dtoa_r+0x7a6>
 8009d14:	4639      	mov	r1, r7
 8009d16:	4632      	mov	r2, r6
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f000 fd2b 	bl	800a774 <__pow5mult>
 8009d1e:	4652      	mov	r2, sl
 8009d20:	4601      	mov	r1, r0
 8009d22:	4607      	mov	r7, r0
 8009d24:	4620      	mov	r0, r4
 8009d26:	f000 fc7b 	bl	800a620 <__multiply>
 8009d2a:	4651      	mov	r1, sl
 8009d2c:	4680      	mov	r8, r0
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f000 fb60 	bl	800a3f4 <_Bfree>
 8009d34:	46c2      	mov	sl, r8
 8009d36:	9b08      	ldr	r3, [sp, #32]
 8009d38:	1b9a      	subs	r2, r3, r6
 8009d3a:	d004      	beq.n	8009d46 <_dtoa_r+0x7b6>
 8009d3c:	4651      	mov	r1, sl
 8009d3e:	4620      	mov	r0, r4
 8009d40:	f000 fd18 	bl	800a774 <__pow5mult>
 8009d44:	4682      	mov	sl, r0
 8009d46:	2101      	movs	r1, #1
 8009d48:	4620      	mov	r0, r4
 8009d4a:	f000 fc53 	bl	800a5f4 <__i2b>
 8009d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	4606      	mov	r6, r0
 8009d54:	f340 8081 	ble.w	8009e5a <_dtoa_r+0x8ca>
 8009d58:	461a      	mov	r2, r3
 8009d5a:	4601      	mov	r1, r0
 8009d5c:	4620      	mov	r0, r4
 8009d5e:	f000 fd09 	bl	800a774 <__pow5mult>
 8009d62:	9b07      	ldr	r3, [sp, #28]
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	4606      	mov	r6, r0
 8009d68:	dd7a      	ble.n	8009e60 <_dtoa_r+0x8d0>
 8009d6a:	f04f 0800 	mov.w	r8, #0
 8009d6e:	6933      	ldr	r3, [r6, #16]
 8009d70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009d74:	6918      	ldr	r0, [r3, #16]
 8009d76:	f000 fbef 	bl	800a558 <__hi0bits>
 8009d7a:	f1c0 0020 	rsb	r0, r0, #32
 8009d7e:	9b06      	ldr	r3, [sp, #24]
 8009d80:	4418      	add	r0, r3
 8009d82:	f010 001f 	ands.w	r0, r0, #31
 8009d86:	f000 8094 	beq.w	8009eb2 <_dtoa_r+0x922>
 8009d8a:	f1c0 0320 	rsb	r3, r0, #32
 8009d8e:	2b04      	cmp	r3, #4
 8009d90:	f340 8085 	ble.w	8009e9e <_dtoa_r+0x90e>
 8009d94:	9b05      	ldr	r3, [sp, #20]
 8009d96:	f1c0 001c 	rsb	r0, r0, #28
 8009d9a:	4403      	add	r3, r0
 8009d9c:	9305      	str	r3, [sp, #20]
 8009d9e:	9b06      	ldr	r3, [sp, #24]
 8009da0:	4403      	add	r3, r0
 8009da2:	4405      	add	r5, r0
 8009da4:	9306      	str	r3, [sp, #24]
 8009da6:	9b05      	ldr	r3, [sp, #20]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	dd05      	ble.n	8009db8 <_dtoa_r+0x828>
 8009dac:	4651      	mov	r1, sl
 8009dae:	461a      	mov	r2, r3
 8009db0:	4620      	mov	r0, r4
 8009db2:	f000 fd39 	bl	800a828 <__lshift>
 8009db6:	4682      	mov	sl, r0
 8009db8:	9b06      	ldr	r3, [sp, #24]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	dd05      	ble.n	8009dca <_dtoa_r+0x83a>
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	4620      	mov	r0, r4
 8009dc4:	f000 fd30 	bl	800a828 <__lshift>
 8009dc8:	4606      	mov	r6, r0
 8009dca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d072      	beq.n	8009eb6 <_dtoa_r+0x926>
 8009dd0:	4631      	mov	r1, r6
 8009dd2:	4650      	mov	r0, sl
 8009dd4:	f000 fd94 	bl	800a900 <__mcmp>
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	da6c      	bge.n	8009eb6 <_dtoa_r+0x926>
 8009ddc:	2300      	movs	r3, #0
 8009dde:	4651      	mov	r1, sl
 8009de0:	220a      	movs	r2, #10
 8009de2:	4620      	mov	r0, r4
 8009de4:	f000 fb28 	bl	800a438 <__multadd>
 8009de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009dee:	4682      	mov	sl, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f000 81b0 	beq.w	800a156 <_dtoa_r+0xbc6>
 8009df6:	2300      	movs	r3, #0
 8009df8:	4639      	mov	r1, r7
 8009dfa:	220a      	movs	r2, #10
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	f000 fb1b 	bl	800a438 <__multadd>
 8009e02:	9b01      	ldr	r3, [sp, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	4607      	mov	r7, r0
 8009e08:	f300 8096 	bgt.w	8009f38 <_dtoa_r+0x9a8>
 8009e0c:	9b07      	ldr	r3, [sp, #28]
 8009e0e:	2b02      	cmp	r3, #2
 8009e10:	dc59      	bgt.n	8009ec6 <_dtoa_r+0x936>
 8009e12:	e091      	b.n	8009f38 <_dtoa_r+0x9a8>
 8009e14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e1a:	e758      	b.n	8009cce <_dtoa_r+0x73e>
 8009e1c:	9b04      	ldr	r3, [sp, #16]
 8009e1e:	1e5e      	subs	r6, r3, #1
 8009e20:	9b08      	ldr	r3, [sp, #32]
 8009e22:	42b3      	cmp	r3, r6
 8009e24:	bfbf      	itttt	lt
 8009e26:	9b08      	ldrlt	r3, [sp, #32]
 8009e28:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009e2a:	9608      	strlt	r6, [sp, #32]
 8009e2c:	1af3      	sublt	r3, r6, r3
 8009e2e:	bfb4      	ite	lt
 8009e30:	18d2      	addlt	r2, r2, r3
 8009e32:	1b9e      	subge	r6, r3, r6
 8009e34:	9b04      	ldr	r3, [sp, #16]
 8009e36:	bfbc      	itt	lt
 8009e38:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009e3a:	2600      	movlt	r6, #0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	bfb7      	itett	lt
 8009e40:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009e44:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009e48:	1a9d      	sublt	r5, r3, r2
 8009e4a:	2300      	movlt	r3, #0
 8009e4c:	e741      	b.n	8009cd2 <_dtoa_r+0x742>
 8009e4e:	9e08      	ldr	r6, [sp, #32]
 8009e50:	9d05      	ldr	r5, [sp, #20]
 8009e52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009e54:	e748      	b.n	8009ce8 <_dtoa_r+0x758>
 8009e56:	9a08      	ldr	r2, [sp, #32]
 8009e58:	e770      	b.n	8009d3c <_dtoa_r+0x7ac>
 8009e5a:	9b07      	ldr	r3, [sp, #28]
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	dc19      	bgt.n	8009e94 <_dtoa_r+0x904>
 8009e60:	9b02      	ldr	r3, [sp, #8]
 8009e62:	b9bb      	cbnz	r3, 8009e94 <_dtoa_r+0x904>
 8009e64:	9b03      	ldr	r3, [sp, #12]
 8009e66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e6a:	b99b      	cbnz	r3, 8009e94 <_dtoa_r+0x904>
 8009e6c:	9b03      	ldr	r3, [sp, #12]
 8009e6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e72:	0d1b      	lsrs	r3, r3, #20
 8009e74:	051b      	lsls	r3, r3, #20
 8009e76:	b183      	cbz	r3, 8009e9a <_dtoa_r+0x90a>
 8009e78:	9b05      	ldr	r3, [sp, #20]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	9305      	str	r3, [sp, #20]
 8009e7e:	9b06      	ldr	r3, [sp, #24]
 8009e80:	3301      	adds	r3, #1
 8009e82:	9306      	str	r3, [sp, #24]
 8009e84:	f04f 0801 	mov.w	r8, #1
 8009e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f47f af6f 	bne.w	8009d6e <_dtoa_r+0x7de>
 8009e90:	2001      	movs	r0, #1
 8009e92:	e774      	b.n	8009d7e <_dtoa_r+0x7ee>
 8009e94:	f04f 0800 	mov.w	r8, #0
 8009e98:	e7f6      	b.n	8009e88 <_dtoa_r+0x8f8>
 8009e9a:	4698      	mov	r8, r3
 8009e9c:	e7f4      	b.n	8009e88 <_dtoa_r+0x8f8>
 8009e9e:	d082      	beq.n	8009da6 <_dtoa_r+0x816>
 8009ea0:	9a05      	ldr	r2, [sp, #20]
 8009ea2:	331c      	adds	r3, #28
 8009ea4:	441a      	add	r2, r3
 8009ea6:	9205      	str	r2, [sp, #20]
 8009ea8:	9a06      	ldr	r2, [sp, #24]
 8009eaa:	441a      	add	r2, r3
 8009eac:	441d      	add	r5, r3
 8009eae:	9206      	str	r2, [sp, #24]
 8009eb0:	e779      	b.n	8009da6 <_dtoa_r+0x816>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	e7f4      	b.n	8009ea0 <_dtoa_r+0x910>
 8009eb6:	9b04      	ldr	r3, [sp, #16]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	dc37      	bgt.n	8009f2c <_dtoa_r+0x99c>
 8009ebc:	9b07      	ldr	r3, [sp, #28]
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	dd34      	ble.n	8009f2c <_dtoa_r+0x99c>
 8009ec2:	9b04      	ldr	r3, [sp, #16]
 8009ec4:	9301      	str	r3, [sp, #4]
 8009ec6:	9b01      	ldr	r3, [sp, #4]
 8009ec8:	b963      	cbnz	r3, 8009ee4 <_dtoa_r+0x954>
 8009eca:	4631      	mov	r1, r6
 8009ecc:	2205      	movs	r2, #5
 8009ece:	4620      	mov	r0, r4
 8009ed0:	f000 fab2 	bl	800a438 <__multadd>
 8009ed4:	4601      	mov	r1, r0
 8009ed6:	4606      	mov	r6, r0
 8009ed8:	4650      	mov	r0, sl
 8009eda:	f000 fd11 	bl	800a900 <__mcmp>
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	f73f adbb 	bgt.w	8009a5a <_dtoa_r+0x4ca>
 8009ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ee6:	9d00      	ldr	r5, [sp, #0]
 8009ee8:	ea6f 0b03 	mvn.w	fp, r3
 8009eec:	f04f 0800 	mov.w	r8, #0
 8009ef0:	4631      	mov	r1, r6
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	f000 fa7e 	bl	800a3f4 <_Bfree>
 8009ef8:	2f00      	cmp	r7, #0
 8009efa:	f43f aeab 	beq.w	8009c54 <_dtoa_r+0x6c4>
 8009efe:	f1b8 0f00 	cmp.w	r8, #0
 8009f02:	d005      	beq.n	8009f10 <_dtoa_r+0x980>
 8009f04:	45b8      	cmp	r8, r7
 8009f06:	d003      	beq.n	8009f10 <_dtoa_r+0x980>
 8009f08:	4641      	mov	r1, r8
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	f000 fa72 	bl	800a3f4 <_Bfree>
 8009f10:	4639      	mov	r1, r7
 8009f12:	4620      	mov	r0, r4
 8009f14:	f000 fa6e 	bl	800a3f4 <_Bfree>
 8009f18:	e69c      	b.n	8009c54 <_dtoa_r+0x6c4>
 8009f1a:	2600      	movs	r6, #0
 8009f1c:	4637      	mov	r7, r6
 8009f1e:	e7e1      	b.n	8009ee4 <_dtoa_r+0x954>
 8009f20:	46bb      	mov	fp, r7
 8009f22:	4637      	mov	r7, r6
 8009f24:	e599      	b.n	8009a5a <_dtoa_r+0x4ca>
 8009f26:	bf00      	nop
 8009f28:	40240000 	.word	0x40240000
 8009f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f000 80c8 	beq.w	800a0c4 <_dtoa_r+0xb34>
 8009f34:	9b04      	ldr	r3, [sp, #16]
 8009f36:	9301      	str	r3, [sp, #4]
 8009f38:	2d00      	cmp	r5, #0
 8009f3a:	dd05      	ble.n	8009f48 <_dtoa_r+0x9b8>
 8009f3c:	4639      	mov	r1, r7
 8009f3e:	462a      	mov	r2, r5
 8009f40:	4620      	mov	r0, r4
 8009f42:	f000 fc71 	bl	800a828 <__lshift>
 8009f46:	4607      	mov	r7, r0
 8009f48:	f1b8 0f00 	cmp.w	r8, #0
 8009f4c:	d05b      	beq.n	800a006 <_dtoa_r+0xa76>
 8009f4e:	6879      	ldr	r1, [r7, #4]
 8009f50:	4620      	mov	r0, r4
 8009f52:	f000 fa0f 	bl	800a374 <_Balloc>
 8009f56:	4605      	mov	r5, r0
 8009f58:	b928      	cbnz	r0, 8009f66 <_dtoa_r+0x9d6>
 8009f5a:	4b83      	ldr	r3, [pc, #524]	; (800a168 <_dtoa_r+0xbd8>)
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009f62:	f7ff bb2e 	b.w	80095c2 <_dtoa_r+0x32>
 8009f66:	693a      	ldr	r2, [r7, #16]
 8009f68:	3202      	adds	r2, #2
 8009f6a:	0092      	lsls	r2, r2, #2
 8009f6c:	f107 010c 	add.w	r1, r7, #12
 8009f70:	300c      	adds	r0, #12
 8009f72:	f7ff fa6e 	bl	8009452 <memcpy>
 8009f76:	2201      	movs	r2, #1
 8009f78:	4629      	mov	r1, r5
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	f000 fc54 	bl	800a828 <__lshift>
 8009f80:	9b00      	ldr	r3, [sp, #0]
 8009f82:	3301      	adds	r3, #1
 8009f84:	9304      	str	r3, [sp, #16]
 8009f86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f8a:	4413      	add	r3, r2
 8009f8c:	9308      	str	r3, [sp, #32]
 8009f8e:	9b02      	ldr	r3, [sp, #8]
 8009f90:	f003 0301 	and.w	r3, r3, #1
 8009f94:	46b8      	mov	r8, r7
 8009f96:	9306      	str	r3, [sp, #24]
 8009f98:	4607      	mov	r7, r0
 8009f9a:	9b04      	ldr	r3, [sp, #16]
 8009f9c:	4631      	mov	r1, r6
 8009f9e:	3b01      	subs	r3, #1
 8009fa0:	4650      	mov	r0, sl
 8009fa2:	9301      	str	r3, [sp, #4]
 8009fa4:	f7ff fa6a 	bl	800947c <quorem>
 8009fa8:	4641      	mov	r1, r8
 8009faa:	9002      	str	r0, [sp, #8]
 8009fac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009fb0:	4650      	mov	r0, sl
 8009fb2:	f000 fca5 	bl	800a900 <__mcmp>
 8009fb6:	463a      	mov	r2, r7
 8009fb8:	9005      	str	r0, [sp, #20]
 8009fba:	4631      	mov	r1, r6
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	f000 fcbb 	bl	800a938 <__mdiff>
 8009fc2:	68c2      	ldr	r2, [r0, #12]
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	bb02      	cbnz	r2, 800a00a <_dtoa_r+0xa7a>
 8009fc8:	4601      	mov	r1, r0
 8009fca:	4650      	mov	r0, sl
 8009fcc:	f000 fc98 	bl	800a900 <__mcmp>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	4629      	mov	r1, r5
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	9209      	str	r2, [sp, #36]	; 0x24
 8009fd8:	f000 fa0c 	bl	800a3f4 <_Bfree>
 8009fdc:	9b07      	ldr	r3, [sp, #28]
 8009fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fe0:	9d04      	ldr	r5, [sp, #16]
 8009fe2:	ea43 0102 	orr.w	r1, r3, r2
 8009fe6:	9b06      	ldr	r3, [sp, #24]
 8009fe8:	4319      	orrs	r1, r3
 8009fea:	d110      	bne.n	800a00e <_dtoa_r+0xa7e>
 8009fec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009ff0:	d029      	beq.n	800a046 <_dtoa_r+0xab6>
 8009ff2:	9b05      	ldr	r3, [sp, #20]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	dd02      	ble.n	8009ffe <_dtoa_r+0xa6e>
 8009ff8:	9b02      	ldr	r3, [sp, #8]
 8009ffa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009ffe:	9b01      	ldr	r3, [sp, #4]
 800a000:	f883 9000 	strb.w	r9, [r3]
 800a004:	e774      	b.n	8009ef0 <_dtoa_r+0x960>
 800a006:	4638      	mov	r0, r7
 800a008:	e7ba      	b.n	8009f80 <_dtoa_r+0x9f0>
 800a00a:	2201      	movs	r2, #1
 800a00c:	e7e1      	b.n	8009fd2 <_dtoa_r+0xa42>
 800a00e:	9b05      	ldr	r3, [sp, #20]
 800a010:	2b00      	cmp	r3, #0
 800a012:	db04      	blt.n	800a01e <_dtoa_r+0xa8e>
 800a014:	9907      	ldr	r1, [sp, #28]
 800a016:	430b      	orrs	r3, r1
 800a018:	9906      	ldr	r1, [sp, #24]
 800a01a:	430b      	orrs	r3, r1
 800a01c:	d120      	bne.n	800a060 <_dtoa_r+0xad0>
 800a01e:	2a00      	cmp	r2, #0
 800a020:	dded      	ble.n	8009ffe <_dtoa_r+0xa6e>
 800a022:	4651      	mov	r1, sl
 800a024:	2201      	movs	r2, #1
 800a026:	4620      	mov	r0, r4
 800a028:	f000 fbfe 	bl	800a828 <__lshift>
 800a02c:	4631      	mov	r1, r6
 800a02e:	4682      	mov	sl, r0
 800a030:	f000 fc66 	bl	800a900 <__mcmp>
 800a034:	2800      	cmp	r0, #0
 800a036:	dc03      	bgt.n	800a040 <_dtoa_r+0xab0>
 800a038:	d1e1      	bne.n	8009ffe <_dtoa_r+0xa6e>
 800a03a:	f019 0f01 	tst.w	r9, #1
 800a03e:	d0de      	beq.n	8009ffe <_dtoa_r+0xa6e>
 800a040:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a044:	d1d8      	bne.n	8009ff8 <_dtoa_r+0xa68>
 800a046:	9a01      	ldr	r2, [sp, #4]
 800a048:	2339      	movs	r3, #57	; 0x39
 800a04a:	7013      	strb	r3, [r2, #0]
 800a04c:	462b      	mov	r3, r5
 800a04e:	461d      	mov	r5, r3
 800a050:	3b01      	subs	r3, #1
 800a052:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a056:	2a39      	cmp	r2, #57	; 0x39
 800a058:	d06c      	beq.n	800a134 <_dtoa_r+0xba4>
 800a05a:	3201      	adds	r2, #1
 800a05c:	701a      	strb	r2, [r3, #0]
 800a05e:	e747      	b.n	8009ef0 <_dtoa_r+0x960>
 800a060:	2a00      	cmp	r2, #0
 800a062:	dd07      	ble.n	800a074 <_dtoa_r+0xae4>
 800a064:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a068:	d0ed      	beq.n	800a046 <_dtoa_r+0xab6>
 800a06a:	9a01      	ldr	r2, [sp, #4]
 800a06c:	f109 0301 	add.w	r3, r9, #1
 800a070:	7013      	strb	r3, [r2, #0]
 800a072:	e73d      	b.n	8009ef0 <_dtoa_r+0x960>
 800a074:	9b04      	ldr	r3, [sp, #16]
 800a076:	9a08      	ldr	r2, [sp, #32]
 800a078:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d043      	beq.n	800a108 <_dtoa_r+0xb78>
 800a080:	4651      	mov	r1, sl
 800a082:	2300      	movs	r3, #0
 800a084:	220a      	movs	r2, #10
 800a086:	4620      	mov	r0, r4
 800a088:	f000 f9d6 	bl	800a438 <__multadd>
 800a08c:	45b8      	cmp	r8, r7
 800a08e:	4682      	mov	sl, r0
 800a090:	f04f 0300 	mov.w	r3, #0
 800a094:	f04f 020a 	mov.w	r2, #10
 800a098:	4641      	mov	r1, r8
 800a09a:	4620      	mov	r0, r4
 800a09c:	d107      	bne.n	800a0ae <_dtoa_r+0xb1e>
 800a09e:	f000 f9cb 	bl	800a438 <__multadd>
 800a0a2:	4680      	mov	r8, r0
 800a0a4:	4607      	mov	r7, r0
 800a0a6:	9b04      	ldr	r3, [sp, #16]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	9304      	str	r3, [sp, #16]
 800a0ac:	e775      	b.n	8009f9a <_dtoa_r+0xa0a>
 800a0ae:	f000 f9c3 	bl	800a438 <__multadd>
 800a0b2:	4639      	mov	r1, r7
 800a0b4:	4680      	mov	r8, r0
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	220a      	movs	r2, #10
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f000 f9bc 	bl	800a438 <__multadd>
 800a0c0:	4607      	mov	r7, r0
 800a0c2:	e7f0      	b.n	800a0a6 <_dtoa_r+0xb16>
 800a0c4:	9b04      	ldr	r3, [sp, #16]
 800a0c6:	9301      	str	r3, [sp, #4]
 800a0c8:	9d00      	ldr	r5, [sp, #0]
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	4650      	mov	r0, sl
 800a0ce:	f7ff f9d5 	bl	800947c <quorem>
 800a0d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a0d6:	9b00      	ldr	r3, [sp, #0]
 800a0d8:	f805 9b01 	strb.w	r9, [r5], #1
 800a0dc:	1aea      	subs	r2, r5, r3
 800a0de:	9b01      	ldr	r3, [sp, #4]
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	dd07      	ble.n	800a0f4 <_dtoa_r+0xb64>
 800a0e4:	4651      	mov	r1, sl
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	220a      	movs	r2, #10
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	f000 f9a4 	bl	800a438 <__multadd>
 800a0f0:	4682      	mov	sl, r0
 800a0f2:	e7ea      	b.n	800a0ca <_dtoa_r+0xb3a>
 800a0f4:	9b01      	ldr	r3, [sp, #4]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	bfc8      	it	gt
 800a0fa:	461d      	movgt	r5, r3
 800a0fc:	9b00      	ldr	r3, [sp, #0]
 800a0fe:	bfd8      	it	le
 800a100:	2501      	movle	r5, #1
 800a102:	441d      	add	r5, r3
 800a104:	f04f 0800 	mov.w	r8, #0
 800a108:	4651      	mov	r1, sl
 800a10a:	2201      	movs	r2, #1
 800a10c:	4620      	mov	r0, r4
 800a10e:	f000 fb8b 	bl	800a828 <__lshift>
 800a112:	4631      	mov	r1, r6
 800a114:	4682      	mov	sl, r0
 800a116:	f000 fbf3 	bl	800a900 <__mcmp>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	dc96      	bgt.n	800a04c <_dtoa_r+0xabc>
 800a11e:	d102      	bne.n	800a126 <_dtoa_r+0xb96>
 800a120:	f019 0f01 	tst.w	r9, #1
 800a124:	d192      	bne.n	800a04c <_dtoa_r+0xabc>
 800a126:	462b      	mov	r3, r5
 800a128:	461d      	mov	r5, r3
 800a12a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a12e:	2a30      	cmp	r2, #48	; 0x30
 800a130:	d0fa      	beq.n	800a128 <_dtoa_r+0xb98>
 800a132:	e6dd      	b.n	8009ef0 <_dtoa_r+0x960>
 800a134:	9a00      	ldr	r2, [sp, #0]
 800a136:	429a      	cmp	r2, r3
 800a138:	d189      	bne.n	800a04e <_dtoa_r+0xabe>
 800a13a:	f10b 0b01 	add.w	fp, fp, #1
 800a13e:	2331      	movs	r3, #49	; 0x31
 800a140:	e796      	b.n	800a070 <_dtoa_r+0xae0>
 800a142:	4b0a      	ldr	r3, [pc, #40]	; (800a16c <_dtoa_r+0xbdc>)
 800a144:	f7ff ba99 	b.w	800967a <_dtoa_r+0xea>
 800a148:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f47f aa6d 	bne.w	800962a <_dtoa_r+0x9a>
 800a150:	4b07      	ldr	r3, [pc, #28]	; (800a170 <_dtoa_r+0xbe0>)
 800a152:	f7ff ba92 	b.w	800967a <_dtoa_r+0xea>
 800a156:	9b01      	ldr	r3, [sp, #4]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	dcb5      	bgt.n	800a0c8 <_dtoa_r+0xb38>
 800a15c:	9b07      	ldr	r3, [sp, #28]
 800a15e:	2b02      	cmp	r3, #2
 800a160:	f73f aeb1 	bgt.w	8009ec6 <_dtoa_r+0x936>
 800a164:	e7b0      	b.n	800a0c8 <_dtoa_r+0xb38>
 800a166:	bf00      	nop
 800a168:	0800e189 	.word	0x0800e189
 800a16c:	0800e0e4 	.word	0x0800e0e4
 800a170:	0800e10d 	.word	0x0800e10d

0800a174 <_free_r>:
 800a174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a176:	2900      	cmp	r1, #0
 800a178:	d044      	beq.n	800a204 <_free_r+0x90>
 800a17a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a17e:	9001      	str	r0, [sp, #4]
 800a180:	2b00      	cmp	r3, #0
 800a182:	f1a1 0404 	sub.w	r4, r1, #4
 800a186:	bfb8      	it	lt
 800a188:	18e4      	addlt	r4, r4, r3
 800a18a:	f000 f8e7 	bl	800a35c <__malloc_lock>
 800a18e:	4a1e      	ldr	r2, [pc, #120]	; (800a208 <_free_r+0x94>)
 800a190:	9801      	ldr	r0, [sp, #4]
 800a192:	6813      	ldr	r3, [r2, #0]
 800a194:	b933      	cbnz	r3, 800a1a4 <_free_r+0x30>
 800a196:	6063      	str	r3, [r4, #4]
 800a198:	6014      	str	r4, [r2, #0]
 800a19a:	b003      	add	sp, #12
 800a19c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1a0:	f000 b8e2 	b.w	800a368 <__malloc_unlock>
 800a1a4:	42a3      	cmp	r3, r4
 800a1a6:	d908      	bls.n	800a1ba <_free_r+0x46>
 800a1a8:	6825      	ldr	r5, [r4, #0]
 800a1aa:	1961      	adds	r1, r4, r5
 800a1ac:	428b      	cmp	r3, r1
 800a1ae:	bf01      	itttt	eq
 800a1b0:	6819      	ldreq	r1, [r3, #0]
 800a1b2:	685b      	ldreq	r3, [r3, #4]
 800a1b4:	1949      	addeq	r1, r1, r5
 800a1b6:	6021      	streq	r1, [r4, #0]
 800a1b8:	e7ed      	b.n	800a196 <_free_r+0x22>
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	b10b      	cbz	r3, 800a1c4 <_free_r+0x50>
 800a1c0:	42a3      	cmp	r3, r4
 800a1c2:	d9fa      	bls.n	800a1ba <_free_r+0x46>
 800a1c4:	6811      	ldr	r1, [r2, #0]
 800a1c6:	1855      	adds	r5, r2, r1
 800a1c8:	42a5      	cmp	r5, r4
 800a1ca:	d10b      	bne.n	800a1e4 <_free_r+0x70>
 800a1cc:	6824      	ldr	r4, [r4, #0]
 800a1ce:	4421      	add	r1, r4
 800a1d0:	1854      	adds	r4, r2, r1
 800a1d2:	42a3      	cmp	r3, r4
 800a1d4:	6011      	str	r1, [r2, #0]
 800a1d6:	d1e0      	bne.n	800a19a <_free_r+0x26>
 800a1d8:	681c      	ldr	r4, [r3, #0]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	6053      	str	r3, [r2, #4]
 800a1de:	440c      	add	r4, r1
 800a1e0:	6014      	str	r4, [r2, #0]
 800a1e2:	e7da      	b.n	800a19a <_free_r+0x26>
 800a1e4:	d902      	bls.n	800a1ec <_free_r+0x78>
 800a1e6:	230c      	movs	r3, #12
 800a1e8:	6003      	str	r3, [r0, #0]
 800a1ea:	e7d6      	b.n	800a19a <_free_r+0x26>
 800a1ec:	6825      	ldr	r5, [r4, #0]
 800a1ee:	1961      	adds	r1, r4, r5
 800a1f0:	428b      	cmp	r3, r1
 800a1f2:	bf04      	itt	eq
 800a1f4:	6819      	ldreq	r1, [r3, #0]
 800a1f6:	685b      	ldreq	r3, [r3, #4]
 800a1f8:	6063      	str	r3, [r4, #4]
 800a1fa:	bf04      	itt	eq
 800a1fc:	1949      	addeq	r1, r1, r5
 800a1fe:	6021      	streq	r1, [r4, #0]
 800a200:	6054      	str	r4, [r2, #4]
 800a202:	e7ca      	b.n	800a19a <_free_r+0x26>
 800a204:	b003      	add	sp, #12
 800a206:	bd30      	pop	{r4, r5, pc}
 800a208:	2000500c 	.word	0x2000500c

0800a20c <malloc>:
 800a20c:	4b02      	ldr	r3, [pc, #8]	; (800a218 <malloc+0xc>)
 800a20e:	4601      	mov	r1, r0
 800a210:	6818      	ldr	r0, [r3, #0]
 800a212:	f000 b823 	b.w	800a25c <_malloc_r>
 800a216:	bf00      	nop
 800a218:	20000088 	.word	0x20000088

0800a21c <sbrk_aligned>:
 800a21c:	b570      	push	{r4, r5, r6, lr}
 800a21e:	4e0e      	ldr	r6, [pc, #56]	; (800a258 <sbrk_aligned+0x3c>)
 800a220:	460c      	mov	r4, r1
 800a222:	6831      	ldr	r1, [r6, #0]
 800a224:	4605      	mov	r5, r0
 800a226:	b911      	cbnz	r1, 800a22e <sbrk_aligned+0x12>
 800a228:	f001 fe1a 	bl	800be60 <_sbrk_r>
 800a22c:	6030      	str	r0, [r6, #0]
 800a22e:	4621      	mov	r1, r4
 800a230:	4628      	mov	r0, r5
 800a232:	f001 fe15 	bl	800be60 <_sbrk_r>
 800a236:	1c43      	adds	r3, r0, #1
 800a238:	d00a      	beq.n	800a250 <sbrk_aligned+0x34>
 800a23a:	1cc4      	adds	r4, r0, #3
 800a23c:	f024 0403 	bic.w	r4, r4, #3
 800a240:	42a0      	cmp	r0, r4
 800a242:	d007      	beq.n	800a254 <sbrk_aligned+0x38>
 800a244:	1a21      	subs	r1, r4, r0
 800a246:	4628      	mov	r0, r5
 800a248:	f001 fe0a 	bl	800be60 <_sbrk_r>
 800a24c:	3001      	adds	r0, #1
 800a24e:	d101      	bne.n	800a254 <sbrk_aligned+0x38>
 800a250:	f04f 34ff 	mov.w	r4, #4294967295
 800a254:	4620      	mov	r0, r4
 800a256:	bd70      	pop	{r4, r5, r6, pc}
 800a258:	20005010 	.word	0x20005010

0800a25c <_malloc_r>:
 800a25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a260:	1ccd      	adds	r5, r1, #3
 800a262:	f025 0503 	bic.w	r5, r5, #3
 800a266:	3508      	adds	r5, #8
 800a268:	2d0c      	cmp	r5, #12
 800a26a:	bf38      	it	cc
 800a26c:	250c      	movcc	r5, #12
 800a26e:	2d00      	cmp	r5, #0
 800a270:	4607      	mov	r7, r0
 800a272:	db01      	blt.n	800a278 <_malloc_r+0x1c>
 800a274:	42a9      	cmp	r1, r5
 800a276:	d905      	bls.n	800a284 <_malloc_r+0x28>
 800a278:	230c      	movs	r3, #12
 800a27a:	603b      	str	r3, [r7, #0]
 800a27c:	2600      	movs	r6, #0
 800a27e:	4630      	mov	r0, r6
 800a280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a284:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a358 <_malloc_r+0xfc>
 800a288:	f000 f868 	bl	800a35c <__malloc_lock>
 800a28c:	f8d8 3000 	ldr.w	r3, [r8]
 800a290:	461c      	mov	r4, r3
 800a292:	bb5c      	cbnz	r4, 800a2ec <_malloc_r+0x90>
 800a294:	4629      	mov	r1, r5
 800a296:	4638      	mov	r0, r7
 800a298:	f7ff ffc0 	bl	800a21c <sbrk_aligned>
 800a29c:	1c43      	adds	r3, r0, #1
 800a29e:	4604      	mov	r4, r0
 800a2a0:	d155      	bne.n	800a34e <_malloc_r+0xf2>
 800a2a2:	f8d8 4000 	ldr.w	r4, [r8]
 800a2a6:	4626      	mov	r6, r4
 800a2a8:	2e00      	cmp	r6, #0
 800a2aa:	d145      	bne.n	800a338 <_malloc_r+0xdc>
 800a2ac:	2c00      	cmp	r4, #0
 800a2ae:	d048      	beq.n	800a342 <_malloc_r+0xe6>
 800a2b0:	6823      	ldr	r3, [r4, #0]
 800a2b2:	4631      	mov	r1, r6
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	eb04 0903 	add.w	r9, r4, r3
 800a2ba:	f001 fdd1 	bl	800be60 <_sbrk_r>
 800a2be:	4581      	cmp	r9, r0
 800a2c0:	d13f      	bne.n	800a342 <_malloc_r+0xe6>
 800a2c2:	6821      	ldr	r1, [r4, #0]
 800a2c4:	1a6d      	subs	r5, r5, r1
 800a2c6:	4629      	mov	r1, r5
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f7ff ffa7 	bl	800a21c <sbrk_aligned>
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	d037      	beq.n	800a342 <_malloc_r+0xe6>
 800a2d2:	6823      	ldr	r3, [r4, #0]
 800a2d4:	442b      	add	r3, r5
 800a2d6:	6023      	str	r3, [r4, #0]
 800a2d8:	f8d8 3000 	ldr.w	r3, [r8]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d038      	beq.n	800a352 <_malloc_r+0xf6>
 800a2e0:	685a      	ldr	r2, [r3, #4]
 800a2e2:	42a2      	cmp	r2, r4
 800a2e4:	d12b      	bne.n	800a33e <_malloc_r+0xe2>
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	605a      	str	r2, [r3, #4]
 800a2ea:	e00f      	b.n	800a30c <_malloc_r+0xb0>
 800a2ec:	6822      	ldr	r2, [r4, #0]
 800a2ee:	1b52      	subs	r2, r2, r5
 800a2f0:	d41f      	bmi.n	800a332 <_malloc_r+0xd6>
 800a2f2:	2a0b      	cmp	r2, #11
 800a2f4:	d917      	bls.n	800a326 <_malloc_r+0xca>
 800a2f6:	1961      	adds	r1, r4, r5
 800a2f8:	42a3      	cmp	r3, r4
 800a2fa:	6025      	str	r5, [r4, #0]
 800a2fc:	bf18      	it	ne
 800a2fe:	6059      	strne	r1, [r3, #4]
 800a300:	6863      	ldr	r3, [r4, #4]
 800a302:	bf08      	it	eq
 800a304:	f8c8 1000 	streq.w	r1, [r8]
 800a308:	5162      	str	r2, [r4, r5]
 800a30a:	604b      	str	r3, [r1, #4]
 800a30c:	4638      	mov	r0, r7
 800a30e:	f104 060b 	add.w	r6, r4, #11
 800a312:	f000 f829 	bl	800a368 <__malloc_unlock>
 800a316:	f026 0607 	bic.w	r6, r6, #7
 800a31a:	1d23      	adds	r3, r4, #4
 800a31c:	1af2      	subs	r2, r6, r3
 800a31e:	d0ae      	beq.n	800a27e <_malloc_r+0x22>
 800a320:	1b9b      	subs	r3, r3, r6
 800a322:	50a3      	str	r3, [r4, r2]
 800a324:	e7ab      	b.n	800a27e <_malloc_r+0x22>
 800a326:	42a3      	cmp	r3, r4
 800a328:	6862      	ldr	r2, [r4, #4]
 800a32a:	d1dd      	bne.n	800a2e8 <_malloc_r+0x8c>
 800a32c:	f8c8 2000 	str.w	r2, [r8]
 800a330:	e7ec      	b.n	800a30c <_malloc_r+0xb0>
 800a332:	4623      	mov	r3, r4
 800a334:	6864      	ldr	r4, [r4, #4]
 800a336:	e7ac      	b.n	800a292 <_malloc_r+0x36>
 800a338:	4634      	mov	r4, r6
 800a33a:	6876      	ldr	r6, [r6, #4]
 800a33c:	e7b4      	b.n	800a2a8 <_malloc_r+0x4c>
 800a33e:	4613      	mov	r3, r2
 800a340:	e7cc      	b.n	800a2dc <_malloc_r+0x80>
 800a342:	230c      	movs	r3, #12
 800a344:	603b      	str	r3, [r7, #0]
 800a346:	4638      	mov	r0, r7
 800a348:	f000 f80e 	bl	800a368 <__malloc_unlock>
 800a34c:	e797      	b.n	800a27e <_malloc_r+0x22>
 800a34e:	6025      	str	r5, [r4, #0]
 800a350:	e7dc      	b.n	800a30c <_malloc_r+0xb0>
 800a352:	605b      	str	r3, [r3, #4]
 800a354:	deff      	udf	#255	; 0xff
 800a356:	bf00      	nop
 800a358:	2000500c 	.word	0x2000500c

0800a35c <__malloc_lock>:
 800a35c:	4801      	ldr	r0, [pc, #4]	; (800a364 <__malloc_lock+0x8>)
 800a35e:	f7ff b876 	b.w	800944e <__retarget_lock_acquire_recursive>
 800a362:	bf00      	nop
 800a364:	20005008 	.word	0x20005008

0800a368 <__malloc_unlock>:
 800a368:	4801      	ldr	r0, [pc, #4]	; (800a370 <__malloc_unlock+0x8>)
 800a36a:	f7ff b871 	b.w	8009450 <__retarget_lock_release_recursive>
 800a36e:	bf00      	nop
 800a370:	20005008 	.word	0x20005008

0800a374 <_Balloc>:
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	69c6      	ldr	r6, [r0, #28]
 800a378:	4604      	mov	r4, r0
 800a37a:	460d      	mov	r5, r1
 800a37c:	b976      	cbnz	r6, 800a39c <_Balloc+0x28>
 800a37e:	2010      	movs	r0, #16
 800a380:	f7ff ff44 	bl	800a20c <malloc>
 800a384:	4602      	mov	r2, r0
 800a386:	61e0      	str	r0, [r4, #28]
 800a388:	b920      	cbnz	r0, 800a394 <_Balloc+0x20>
 800a38a:	4b18      	ldr	r3, [pc, #96]	; (800a3ec <_Balloc+0x78>)
 800a38c:	4818      	ldr	r0, [pc, #96]	; (800a3f0 <_Balloc+0x7c>)
 800a38e:	216b      	movs	r1, #107	; 0x6b
 800a390:	f001 fd7e 	bl	800be90 <__assert_func>
 800a394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a398:	6006      	str	r6, [r0, #0]
 800a39a:	60c6      	str	r6, [r0, #12]
 800a39c:	69e6      	ldr	r6, [r4, #28]
 800a39e:	68f3      	ldr	r3, [r6, #12]
 800a3a0:	b183      	cbz	r3, 800a3c4 <_Balloc+0x50>
 800a3a2:	69e3      	ldr	r3, [r4, #28]
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3aa:	b9b8      	cbnz	r0, 800a3dc <_Balloc+0x68>
 800a3ac:	2101      	movs	r1, #1
 800a3ae:	fa01 f605 	lsl.w	r6, r1, r5
 800a3b2:	1d72      	adds	r2, r6, #5
 800a3b4:	0092      	lsls	r2, r2, #2
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f001 fd88 	bl	800becc <_calloc_r>
 800a3bc:	b160      	cbz	r0, 800a3d8 <_Balloc+0x64>
 800a3be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a3c2:	e00e      	b.n	800a3e2 <_Balloc+0x6e>
 800a3c4:	2221      	movs	r2, #33	; 0x21
 800a3c6:	2104      	movs	r1, #4
 800a3c8:	4620      	mov	r0, r4
 800a3ca:	f001 fd7f 	bl	800becc <_calloc_r>
 800a3ce:	69e3      	ldr	r3, [r4, #28]
 800a3d0:	60f0      	str	r0, [r6, #12]
 800a3d2:	68db      	ldr	r3, [r3, #12]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d1e4      	bne.n	800a3a2 <_Balloc+0x2e>
 800a3d8:	2000      	movs	r0, #0
 800a3da:	bd70      	pop	{r4, r5, r6, pc}
 800a3dc:	6802      	ldr	r2, [r0, #0]
 800a3de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3e8:	e7f7      	b.n	800a3da <_Balloc+0x66>
 800a3ea:	bf00      	nop
 800a3ec:	0800e11a 	.word	0x0800e11a
 800a3f0:	0800e19a 	.word	0x0800e19a

0800a3f4 <_Bfree>:
 800a3f4:	b570      	push	{r4, r5, r6, lr}
 800a3f6:	69c6      	ldr	r6, [r0, #28]
 800a3f8:	4605      	mov	r5, r0
 800a3fa:	460c      	mov	r4, r1
 800a3fc:	b976      	cbnz	r6, 800a41c <_Bfree+0x28>
 800a3fe:	2010      	movs	r0, #16
 800a400:	f7ff ff04 	bl	800a20c <malloc>
 800a404:	4602      	mov	r2, r0
 800a406:	61e8      	str	r0, [r5, #28]
 800a408:	b920      	cbnz	r0, 800a414 <_Bfree+0x20>
 800a40a:	4b09      	ldr	r3, [pc, #36]	; (800a430 <_Bfree+0x3c>)
 800a40c:	4809      	ldr	r0, [pc, #36]	; (800a434 <_Bfree+0x40>)
 800a40e:	218f      	movs	r1, #143	; 0x8f
 800a410:	f001 fd3e 	bl	800be90 <__assert_func>
 800a414:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a418:	6006      	str	r6, [r0, #0]
 800a41a:	60c6      	str	r6, [r0, #12]
 800a41c:	b13c      	cbz	r4, 800a42e <_Bfree+0x3a>
 800a41e:	69eb      	ldr	r3, [r5, #28]
 800a420:	6862      	ldr	r2, [r4, #4]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a428:	6021      	str	r1, [r4, #0]
 800a42a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a42e:	bd70      	pop	{r4, r5, r6, pc}
 800a430:	0800e11a 	.word	0x0800e11a
 800a434:	0800e19a 	.word	0x0800e19a

0800a438 <__multadd>:
 800a438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a43c:	690d      	ldr	r5, [r1, #16]
 800a43e:	4607      	mov	r7, r0
 800a440:	460c      	mov	r4, r1
 800a442:	461e      	mov	r6, r3
 800a444:	f101 0c14 	add.w	ip, r1, #20
 800a448:	2000      	movs	r0, #0
 800a44a:	f8dc 3000 	ldr.w	r3, [ip]
 800a44e:	b299      	uxth	r1, r3
 800a450:	fb02 6101 	mla	r1, r2, r1, r6
 800a454:	0c1e      	lsrs	r6, r3, #16
 800a456:	0c0b      	lsrs	r3, r1, #16
 800a458:	fb02 3306 	mla	r3, r2, r6, r3
 800a45c:	b289      	uxth	r1, r1
 800a45e:	3001      	adds	r0, #1
 800a460:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a464:	4285      	cmp	r5, r0
 800a466:	f84c 1b04 	str.w	r1, [ip], #4
 800a46a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a46e:	dcec      	bgt.n	800a44a <__multadd+0x12>
 800a470:	b30e      	cbz	r6, 800a4b6 <__multadd+0x7e>
 800a472:	68a3      	ldr	r3, [r4, #8]
 800a474:	42ab      	cmp	r3, r5
 800a476:	dc19      	bgt.n	800a4ac <__multadd+0x74>
 800a478:	6861      	ldr	r1, [r4, #4]
 800a47a:	4638      	mov	r0, r7
 800a47c:	3101      	adds	r1, #1
 800a47e:	f7ff ff79 	bl	800a374 <_Balloc>
 800a482:	4680      	mov	r8, r0
 800a484:	b928      	cbnz	r0, 800a492 <__multadd+0x5a>
 800a486:	4602      	mov	r2, r0
 800a488:	4b0c      	ldr	r3, [pc, #48]	; (800a4bc <__multadd+0x84>)
 800a48a:	480d      	ldr	r0, [pc, #52]	; (800a4c0 <__multadd+0x88>)
 800a48c:	21ba      	movs	r1, #186	; 0xba
 800a48e:	f001 fcff 	bl	800be90 <__assert_func>
 800a492:	6922      	ldr	r2, [r4, #16]
 800a494:	3202      	adds	r2, #2
 800a496:	f104 010c 	add.w	r1, r4, #12
 800a49a:	0092      	lsls	r2, r2, #2
 800a49c:	300c      	adds	r0, #12
 800a49e:	f7fe ffd8 	bl	8009452 <memcpy>
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	4638      	mov	r0, r7
 800a4a6:	f7ff ffa5 	bl	800a3f4 <_Bfree>
 800a4aa:	4644      	mov	r4, r8
 800a4ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4b0:	3501      	adds	r5, #1
 800a4b2:	615e      	str	r6, [r3, #20]
 800a4b4:	6125      	str	r5, [r4, #16]
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4bc:	0800e189 	.word	0x0800e189
 800a4c0:	0800e19a 	.word	0x0800e19a

0800a4c4 <__s2b>:
 800a4c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4c8:	460c      	mov	r4, r1
 800a4ca:	4615      	mov	r5, r2
 800a4cc:	461f      	mov	r7, r3
 800a4ce:	2209      	movs	r2, #9
 800a4d0:	3308      	adds	r3, #8
 800a4d2:	4606      	mov	r6, r0
 800a4d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4d8:	2100      	movs	r1, #0
 800a4da:	2201      	movs	r2, #1
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	db09      	blt.n	800a4f4 <__s2b+0x30>
 800a4e0:	4630      	mov	r0, r6
 800a4e2:	f7ff ff47 	bl	800a374 <_Balloc>
 800a4e6:	b940      	cbnz	r0, 800a4fa <__s2b+0x36>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	4b19      	ldr	r3, [pc, #100]	; (800a550 <__s2b+0x8c>)
 800a4ec:	4819      	ldr	r0, [pc, #100]	; (800a554 <__s2b+0x90>)
 800a4ee:	21d3      	movs	r1, #211	; 0xd3
 800a4f0:	f001 fcce 	bl	800be90 <__assert_func>
 800a4f4:	0052      	lsls	r2, r2, #1
 800a4f6:	3101      	adds	r1, #1
 800a4f8:	e7f0      	b.n	800a4dc <__s2b+0x18>
 800a4fa:	9b08      	ldr	r3, [sp, #32]
 800a4fc:	6143      	str	r3, [r0, #20]
 800a4fe:	2d09      	cmp	r5, #9
 800a500:	f04f 0301 	mov.w	r3, #1
 800a504:	6103      	str	r3, [r0, #16]
 800a506:	dd16      	ble.n	800a536 <__s2b+0x72>
 800a508:	f104 0909 	add.w	r9, r4, #9
 800a50c:	46c8      	mov	r8, r9
 800a50e:	442c      	add	r4, r5
 800a510:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a514:	4601      	mov	r1, r0
 800a516:	3b30      	subs	r3, #48	; 0x30
 800a518:	220a      	movs	r2, #10
 800a51a:	4630      	mov	r0, r6
 800a51c:	f7ff ff8c 	bl	800a438 <__multadd>
 800a520:	45a0      	cmp	r8, r4
 800a522:	d1f5      	bne.n	800a510 <__s2b+0x4c>
 800a524:	f1a5 0408 	sub.w	r4, r5, #8
 800a528:	444c      	add	r4, r9
 800a52a:	1b2d      	subs	r5, r5, r4
 800a52c:	1963      	adds	r3, r4, r5
 800a52e:	42bb      	cmp	r3, r7
 800a530:	db04      	blt.n	800a53c <__s2b+0x78>
 800a532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a536:	340a      	adds	r4, #10
 800a538:	2509      	movs	r5, #9
 800a53a:	e7f6      	b.n	800a52a <__s2b+0x66>
 800a53c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a540:	4601      	mov	r1, r0
 800a542:	3b30      	subs	r3, #48	; 0x30
 800a544:	220a      	movs	r2, #10
 800a546:	4630      	mov	r0, r6
 800a548:	f7ff ff76 	bl	800a438 <__multadd>
 800a54c:	e7ee      	b.n	800a52c <__s2b+0x68>
 800a54e:	bf00      	nop
 800a550:	0800e189 	.word	0x0800e189
 800a554:	0800e19a 	.word	0x0800e19a

0800a558 <__hi0bits>:
 800a558:	0c03      	lsrs	r3, r0, #16
 800a55a:	041b      	lsls	r3, r3, #16
 800a55c:	b9d3      	cbnz	r3, 800a594 <__hi0bits+0x3c>
 800a55e:	0400      	lsls	r0, r0, #16
 800a560:	2310      	movs	r3, #16
 800a562:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a566:	bf04      	itt	eq
 800a568:	0200      	lsleq	r0, r0, #8
 800a56a:	3308      	addeq	r3, #8
 800a56c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a570:	bf04      	itt	eq
 800a572:	0100      	lsleq	r0, r0, #4
 800a574:	3304      	addeq	r3, #4
 800a576:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a57a:	bf04      	itt	eq
 800a57c:	0080      	lsleq	r0, r0, #2
 800a57e:	3302      	addeq	r3, #2
 800a580:	2800      	cmp	r0, #0
 800a582:	db05      	blt.n	800a590 <__hi0bits+0x38>
 800a584:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a588:	f103 0301 	add.w	r3, r3, #1
 800a58c:	bf08      	it	eq
 800a58e:	2320      	moveq	r3, #32
 800a590:	4618      	mov	r0, r3
 800a592:	4770      	bx	lr
 800a594:	2300      	movs	r3, #0
 800a596:	e7e4      	b.n	800a562 <__hi0bits+0xa>

0800a598 <__lo0bits>:
 800a598:	6803      	ldr	r3, [r0, #0]
 800a59a:	f013 0207 	ands.w	r2, r3, #7
 800a59e:	d00c      	beq.n	800a5ba <__lo0bits+0x22>
 800a5a0:	07d9      	lsls	r1, r3, #31
 800a5a2:	d422      	bmi.n	800a5ea <__lo0bits+0x52>
 800a5a4:	079a      	lsls	r2, r3, #30
 800a5a6:	bf49      	itett	mi
 800a5a8:	085b      	lsrmi	r3, r3, #1
 800a5aa:	089b      	lsrpl	r3, r3, #2
 800a5ac:	6003      	strmi	r3, [r0, #0]
 800a5ae:	2201      	movmi	r2, #1
 800a5b0:	bf5c      	itt	pl
 800a5b2:	6003      	strpl	r3, [r0, #0]
 800a5b4:	2202      	movpl	r2, #2
 800a5b6:	4610      	mov	r0, r2
 800a5b8:	4770      	bx	lr
 800a5ba:	b299      	uxth	r1, r3
 800a5bc:	b909      	cbnz	r1, 800a5c2 <__lo0bits+0x2a>
 800a5be:	0c1b      	lsrs	r3, r3, #16
 800a5c0:	2210      	movs	r2, #16
 800a5c2:	b2d9      	uxtb	r1, r3
 800a5c4:	b909      	cbnz	r1, 800a5ca <__lo0bits+0x32>
 800a5c6:	3208      	adds	r2, #8
 800a5c8:	0a1b      	lsrs	r3, r3, #8
 800a5ca:	0719      	lsls	r1, r3, #28
 800a5cc:	bf04      	itt	eq
 800a5ce:	091b      	lsreq	r3, r3, #4
 800a5d0:	3204      	addeq	r2, #4
 800a5d2:	0799      	lsls	r1, r3, #30
 800a5d4:	bf04      	itt	eq
 800a5d6:	089b      	lsreq	r3, r3, #2
 800a5d8:	3202      	addeq	r2, #2
 800a5da:	07d9      	lsls	r1, r3, #31
 800a5dc:	d403      	bmi.n	800a5e6 <__lo0bits+0x4e>
 800a5de:	085b      	lsrs	r3, r3, #1
 800a5e0:	f102 0201 	add.w	r2, r2, #1
 800a5e4:	d003      	beq.n	800a5ee <__lo0bits+0x56>
 800a5e6:	6003      	str	r3, [r0, #0]
 800a5e8:	e7e5      	b.n	800a5b6 <__lo0bits+0x1e>
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	e7e3      	b.n	800a5b6 <__lo0bits+0x1e>
 800a5ee:	2220      	movs	r2, #32
 800a5f0:	e7e1      	b.n	800a5b6 <__lo0bits+0x1e>
	...

0800a5f4 <__i2b>:
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	460c      	mov	r4, r1
 800a5f8:	2101      	movs	r1, #1
 800a5fa:	f7ff febb 	bl	800a374 <_Balloc>
 800a5fe:	4602      	mov	r2, r0
 800a600:	b928      	cbnz	r0, 800a60e <__i2b+0x1a>
 800a602:	4b05      	ldr	r3, [pc, #20]	; (800a618 <__i2b+0x24>)
 800a604:	4805      	ldr	r0, [pc, #20]	; (800a61c <__i2b+0x28>)
 800a606:	f240 1145 	movw	r1, #325	; 0x145
 800a60a:	f001 fc41 	bl	800be90 <__assert_func>
 800a60e:	2301      	movs	r3, #1
 800a610:	6144      	str	r4, [r0, #20]
 800a612:	6103      	str	r3, [r0, #16]
 800a614:	bd10      	pop	{r4, pc}
 800a616:	bf00      	nop
 800a618:	0800e189 	.word	0x0800e189
 800a61c:	0800e19a 	.word	0x0800e19a

0800a620 <__multiply>:
 800a620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a624:	4691      	mov	r9, r2
 800a626:	690a      	ldr	r2, [r1, #16]
 800a628:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a62c:	429a      	cmp	r2, r3
 800a62e:	bfb8      	it	lt
 800a630:	460b      	movlt	r3, r1
 800a632:	460c      	mov	r4, r1
 800a634:	bfbc      	itt	lt
 800a636:	464c      	movlt	r4, r9
 800a638:	4699      	movlt	r9, r3
 800a63a:	6927      	ldr	r7, [r4, #16]
 800a63c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a640:	68a3      	ldr	r3, [r4, #8]
 800a642:	6861      	ldr	r1, [r4, #4]
 800a644:	eb07 060a 	add.w	r6, r7, sl
 800a648:	42b3      	cmp	r3, r6
 800a64a:	b085      	sub	sp, #20
 800a64c:	bfb8      	it	lt
 800a64e:	3101      	addlt	r1, #1
 800a650:	f7ff fe90 	bl	800a374 <_Balloc>
 800a654:	b930      	cbnz	r0, 800a664 <__multiply+0x44>
 800a656:	4602      	mov	r2, r0
 800a658:	4b44      	ldr	r3, [pc, #272]	; (800a76c <__multiply+0x14c>)
 800a65a:	4845      	ldr	r0, [pc, #276]	; (800a770 <__multiply+0x150>)
 800a65c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a660:	f001 fc16 	bl	800be90 <__assert_func>
 800a664:	f100 0514 	add.w	r5, r0, #20
 800a668:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a66c:	462b      	mov	r3, r5
 800a66e:	2200      	movs	r2, #0
 800a670:	4543      	cmp	r3, r8
 800a672:	d321      	bcc.n	800a6b8 <__multiply+0x98>
 800a674:	f104 0314 	add.w	r3, r4, #20
 800a678:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a67c:	f109 0314 	add.w	r3, r9, #20
 800a680:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a684:	9202      	str	r2, [sp, #8]
 800a686:	1b3a      	subs	r2, r7, r4
 800a688:	3a15      	subs	r2, #21
 800a68a:	f022 0203 	bic.w	r2, r2, #3
 800a68e:	3204      	adds	r2, #4
 800a690:	f104 0115 	add.w	r1, r4, #21
 800a694:	428f      	cmp	r7, r1
 800a696:	bf38      	it	cc
 800a698:	2204      	movcc	r2, #4
 800a69a:	9201      	str	r2, [sp, #4]
 800a69c:	9a02      	ldr	r2, [sp, #8]
 800a69e:	9303      	str	r3, [sp, #12]
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d80c      	bhi.n	800a6be <__multiply+0x9e>
 800a6a4:	2e00      	cmp	r6, #0
 800a6a6:	dd03      	ble.n	800a6b0 <__multiply+0x90>
 800a6a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d05b      	beq.n	800a768 <__multiply+0x148>
 800a6b0:	6106      	str	r6, [r0, #16]
 800a6b2:	b005      	add	sp, #20
 800a6b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6b8:	f843 2b04 	str.w	r2, [r3], #4
 800a6bc:	e7d8      	b.n	800a670 <__multiply+0x50>
 800a6be:	f8b3 a000 	ldrh.w	sl, [r3]
 800a6c2:	f1ba 0f00 	cmp.w	sl, #0
 800a6c6:	d024      	beq.n	800a712 <__multiply+0xf2>
 800a6c8:	f104 0e14 	add.w	lr, r4, #20
 800a6cc:	46a9      	mov	r9, r5
 800a6ce:	f04f 0c00 	mov.w	ip, #0
 800a6d2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a6d6:	f8d9 1000 	ldr.w	r1, [r9]
 800a6da:	fa1f fb82 	uxth.w	fp, r2
 800a6de:	b289      	uxth	r1, r1
 800a6e0:	fb0a 110b 	mla	r1, sl, fp, r1
 800a6e4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a6e8:	f8d9 2000 	ldr.w	r2, [r9]
 800a6ec:	4461      	add	r1, ip
 800a6ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a6f2:	fb0a c20b 	mla	r2, sl, fp, ip
 800a6f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a6fa:	b289      	uxth	r1, r1
 800a6fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a700:	4577      	cmp	r7, lr
 800a702:	f849 1b04 	str.w	r1, [r9], #4
 800a706:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a70a:	d8e2      	bhi.n	800a6d2 <__multiply+0xb2>
 800a70c:	9a01      	ldr	r2, [sp, #4]
 800a70e:	f845 c002 	str.w	ip, [r5, r2]
 800a712:	9a03      	ldr	r2, [sp, #12]
 800a714:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a718:	3304      	adds	r3, #4
 800a71a:	f1b9 0f00 	cmp.w	r9, #0
 800a71e:	d021      	beq.n	800a764 <__multiply+0x144>
 800a720:	6829      	ldr	r1, [r5, #0]
 800a722:	f104 0c14 	add.w	ip, r4, #20
 800a726:	46ae      	mov	lr, r5
 800a728:	f04f 0a00 	mov.w	sl, #0
 800a72c:	f8bc b000 	ldrh.w	fp, [ip]
 800a730:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a734:	fb09 220b 	mla	r2, r9, fp, r2
 800a738:	4452      	add	r2, sl
 800a73a:	b289      	uxth	r1, r1
 800a73c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a740:	f84e 1b04 	str.w	r1, [lr], #4
 800a744:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a748:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a74c:	f8be 1000 	ldrh.w	r1, [lr]
 800a750:	fb09 110a 	mla	r1, r9, sl, r1
 800a754:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a758:	4567      	cmp	r7, ip
 800a75a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a75e:	d8e5      	bhi.n	800a72c <__multiply+0x10c>
 800a760:	9a01      	ldr	r2, [sp, #4]
 800a762:	50a9      	str	r1, [r5, r2]
 800a764:	3504      	adds	r5, #4
 800a766:	e799      	b.n	800a69c <__multiply+0x7c>
 800a768:	3e01      	subs	r6, #1
 800a76a:	e79b      	b.n	800a6a4 <__multiply+0x84>
 800a76c:	0800e189 	.word	0x0800e189
 800a770:	0800e19a 	.word	0x0800e19a

0800a774 <__pow5mult>:
 800a774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a778:	4615      	mov	r5, r2
 800a77a:	f012 0203 	ands.w	r2, r2, #3
 800a77e:	4606      	mov	r6, r0
 800a780:	460f      	mov	r7, r1
 800a782:	d007      	beq.n	800a794 <__pow5mult+0x20>
 800a784:	4c25      	ldr	r4, [pc, #148]	; (800a81c <__pow5mult+0xa8>)
 800a786:	3a01      	subs	r2, #1
 800a788:	2300      	movs	r3, #0
 800a78a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a78e:	f7ff fe53 	bl	800a438 <__multadd>
 800a792:	4607      	mov	r7, r0
 800a794:	10ad      	asrs	r5, r5, #2
 800a796:	d03d      	beq.n	800a814 <__pow5mult+0xa0>
 800a798:	69f4      	ldr	r4, [r6, #28]
 800a79a:	b97c      	cbnz	r4, 800a7bc <__pow5mult+0x48>
 800a79c:	2010      	movs	r0, #16
 800a79e:	f7ff fd35 	bl	800a20c <malloc>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	61f0      	str	r0, [r6, #28]
 800a7a6:	b928      	cbnz	r0, 800a7b4 <__pow5mult+0x40>
 800a7a8:	4b1d      	ldr	r3, [pc, #116]	; (800a820 <__pow5mult+0xac>)
 800a7aa:	481e      	ldr	r0, [pc, #120]	; (800a824 <__pow5mult+0xb0>)
 800a7ac:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a7b0:	f001 fb6e 	bl	800be90 <__assert_func>
 800a7b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7b8:	6004      	str	r4, [r0, #0]
 800a7ba:	60c4      	str	r4, [r0, #12]
 800a7bc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a7c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a7c4:	b94c      	cbnz	r4, 800a7da <__pow5mult+0x66>
 800a7c6:	f240 2171 	movw	r1, #625	; 0x271
 800a7ca:	4630      	mov	r0, r6
 800a7cc:	f7ff ff12 	bl	800a5f4 <__i2b>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	6003      	str	r3, [r0, #0]
 800a7da:	f04f 0900 	mov.w	r9, #0
 800a7de:	07eb      	lsls	r3, r5, #31
 800a7e0:	d50a      	bpl.n	800a7f8 <__pow5mult+0x84>
 800a7e2:	4639      	mov	r1, r7
 800a7e4:	4622      	mov	r2, r4
 800a7e6:	4630      	mov	r0, r6
 800a7e8:	f7ff ff1a 	bl	800a620 <__multiply>
 800a7ec:	4639      	mov	r1, r7
 800a7ee:	4680      	mov	r8, r0
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	f7ff fdff 	bl	800a3f4 <_Bfree>
 800a7f6:	4647      	mov	r7, r8
 800a7f8:	106d      	asrs	r5, r5, #1
 800a7fa:	d00b      	beq.n	800a814 <__pow5mult+0xa0>
 800a7fc:	6820      	ldr	r0, [r4, #0]
 800a7fe:	b938      	cbnz	r0, 800a810 <__pow5mult+0x9c>
 800a800:	4622      	mov	r2, r4
 800a802:	4621      	mov	r1, r4
 800a804:	4630      	mov	r0, r6
 800a806:	f7ff ff0b 	bl	800a620 <__multiply>
 800a80a:	6020      	str	r0, [r4, #0]
 800a80c:	f8c0 9000 	str.w	r9, [r0]
 800a810:	4604      	mov	r4, r0
 800a812:	e7e4      	b.n	800a7de <__pow5mult+0x6a>
 800a814:	4638      	mov	r0, r7
 800a816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a81a:	bf00      	nop
 800a81c:	0800e2e8 	.word	0x0800e2e8
 800a820:	0800e11a 	.word	0x0800e11a
 800a824:	0800e19a 	.word	0x0800e19a

0800a828 <__lshift>:
 800a828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a82c:	460c      	mov	r4, r1
 800a82e:	6849      	ldr	r1, [r1, #4]
 800a830:	6923      	ldr	r3, [r4, #16]
 800a832:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a836:	68a3      	ldr	r3, [r4, #8]
 800a838:	4607      	mov	r7, r0
 800a83a:	4691      	mov	r9, r2
 800a83c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a840:	f108 0601 	add.w	r6, r8, #1
 800a844:	42b3      	cmp	r3, r6
 800a846:	db0b      	blt.n	800a860 <__lshift+0x38>
 800a848:	4638      	mov	r0, r7
 800a84a:	f7ff fd93 	bl	800a374 <_Balloc>
 800a84e:	4605      	mov	r5, r0
 800a850:	b948      	cbnz	r0, 800a866 <__lshift+0x3e>
 800a852:	4602      	mov	r2, r0
 800a854:	4b28      	ldr	r3, [pc, #160]	; (800a8f8 <__lshift+0xd0>)
 800a856:	4829      	ldr	r0, [pc, #164]	; (800a8fc <__lshift+0xd4>)
 800a858:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a85c:	f001 fb18 	bl	800be90 <__assert_func>
 800a860:	3101      	adds	r1, #1
 800a862:	005b      	lsls	r3, r3, #1
 800a864:	e7ee      	b.n	800a844 <__lshift+0x1c>
 800a866:	2300      	movs	r3, #0
 800a868:	f100 0114 	add.w	r1, r0, #20
 800a86c:	f100 0210 	add.w	r2, r0, #16
 800a870:	4618      	mov	r0, r3
 800a872:	4553      	cmp	r3, sl
 800a874:	db33      	blt.n	800a8de <__lshift+0xb6>
 800a876:	6920      	ldr	r0, [r4, #16]
 800a878:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a87c:	f104 0314 	add.w	r3, r4, #20
 800a880:	f019 091f 	ands.w	r9, r9, #31
 800a884:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a888:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a88c:	d02b      	beq.n	800a8e6 <__lshift+0xbe>
 800a88e:	f1c9 0e20 	rsb	lr, r9, #32
 800a892:	468a      	mov	sl, r1
 800a894:	2200      	movs	r2, #0
 800a896:	6818      	ldr	r0, [r3, #0]
 800a898:	fa00 f009 	lsl.w	r0, r0, r9
 800a89c:	4310      	orrs	r0, r2
 800a89e:	f84a 0b04 	str.w	r0, [sl], #4
 800a8a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8a6:	459c      	cmp	ip, r3
 800a8a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a8ac:	d8f3      	bhi.n	800a896 <__lshift+0x6e>
 800a8ae:	ebac 0304 	sub.w	r3, ip, r4
 800a8b2:	3b15      	subs	r3, #21
 800a8b4:	f023 0303 	bic.w	r3, r3, #3
 800a8b8:	3304      	adds	r3, #4
 800a8ba:	f104 0015 	add.w	r0, r4, #21
 800a8be:	4584      	cmp	ip, r0
 800a8c0:	bf38      	it	cc
 800a8c2:	2304      	movcc	r3, #4
 800a8c4:	50ca      	str	r2, [r1, r3]
 800a8c6:	b10a      	cbz	r2, 800a8cc <__lshift+0xa4>
 800a8c8:	f108 0602 	add.w	r6, r8, #2
 800a8cc:	3e01      	subs	r6, #1
 800a8ce:	4638      	mov	r0, r7
 800a8d0:	612e      	str	r6, [r5, #16]
 800a8d2:	4621      	mov	r1, r4
 800a8d4:	f7ff fd8e 	bl	800a3f4 <_Bfree>
 800a8d8:	4628      	mov	r0, r5
 800a8da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8de:	f842 0f04 	str.w	r0, [r2, #4]!
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	e7c5      	b.n	800a872 <__lshift+0x4a>
 800a8e6:	3904      	subs	r1, #4
 800a8e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800a8f0:	459c      	cmp	ip, r3
 800a8f2:	d8f9      	bhi.n	800a8e8 <__lshift+0xc0>
 800a8f4:	e7ea      	b.n	800a8cc <__lshift+0xa4>
 800a8f6:	bf00      	nop
 800a8f8:	0800e189 	.word	0x0800e189
 800a8fc:	0800e19a 	.word	0x0800e19a

0800a900 <__mcmp>:
 800a900:	b530      	push	{r4, r5, lr}
 800a902:	6902      	ldr	r2, [r0, #16]
 800a904:	690c      	ldr	r4, [r1, #16]
 800a906:	1b12      	subs	r2, r2, r4
 800a908:	d10e      	bne.n	800a928 <__mcmp+0x28>
 800a90a:	f100 0314 	add.w	r3, r0, #20
 800a90e:	3114      	adds	r1, #20
 800a910:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a914:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a918:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a91c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a920:	42a5      	cmp	r5, r4
 800a922:	d003      	beq.n	800a92c <__mcmp+0x2c>
 800a924:	d305      	bcc.n	800a932 <__mcmp+0x32>
 800a926:	2201      	movs	r2, #1
 800a928:	4610      	mov	r0, r2
 800a92a:	bd30      	pop	{r4, r5, pc}
 800a92c:	4283      	cmp	r3, r0
 800a92e:	d3f3      	bcc.n	800a918 <__mcmp+0x18>
 800a930:	e7fa      	b.n	800a928 <__mcmp+0x28>
 800a932:	f04f 32ff 	mov.w	r2, #4294967295
 800a936:	e7f7      	b.n	800a928 <__mcmp+0x28>

0800a938 <__mdiff>:
 800a938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a93c:	460c      	mov	r4, r1
 800a93e:	4606      	mov	r6, r0
 800a940:	4611      	mov	r1, r2
 800a942:	4620      	mov	r0, r4
 800a944:	4690      	mov	r8, r2
 800a946:	f7ff ffdb 	bl	800a900 <__mcmp>
 800a94a:	1e05      	subs	r5, r0, #0
 800a94c:	d110      	bne.n	800a970 <__mdiff+0x38>
 800a94e:	4629      	mov	r1, r5
 800a950:	4630      	mov	r0, r6
 800a952:	f7ff fd0f 	bl	800a374 <_Balloc>
 800a956:	b930      	cbnz	r0, 800a966 <__mdiff+0x2e>
 800a958:	4b3a      	ldr	r3, [pc, #232]	; (800aa44 <__mdiff+0x10c>)
 800a95a:	4602      	mov	r2, r0
 800a95c:	f240 2137 	movw	r1, #567	; 0x237
 800a960:	4839      	ldr	r0, [pc, #228]	; (800aa48 <__mdiff+0x110>)
 800a962:	f001 fa95 	bl	800be90 <__assert_func>
 800a966:	2301      	movs	r3, #1
 800a968:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a96c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a970:	bfa4      	itt	ge
 800a972:	4643      	movge	r3, r8
 800a974:	46a0      	movge	r8, r4
 800a976:	4630      	mov	r0, r6
 800a978:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a97c:	bfa6      	itte	ge
 800a97e:	461c      	movge	r4, r3
 800a980:	2500      	movge	r5, #0
 800a982:	2501      	movlt	r5, #1
 800a984:	f7ff fcf6 	bl	800a374 <_Balloc>
 800a988:	b920      	cbnz	r0, 800a994 <__mdiff+0x5c>
 800a98a:	4b2e      	ldr	r3, [pc, #184]	; (800aa44 <__mdiff+0x10c>)
 800a98c:	4602      	mov	r2, r0
 800a98e:	f240 2145 	movw	r1, #581	; 0x245
 800a992:	e7e5      	b.n	800a960 <__mdiff+0x28>
 800a994:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a998:	6926      	ldr	r6, [r4, #16]
 800a99a:	60c5      	str	r5, [r0, #12]
 800a99c:	f104 0914 	add.w	r9, r4, #20
 800a9a0:	f108 0514 	add.w	r5, r8, #20
 800a9a4:	f100 0e14 	add.w	lr, r0, #20
 800a9a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a9ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a9b0:	f108 0210 	add.w	r2, r8, #16
 800a9b4:	46f2      	mov	sl, lr
 800a9b6:	2100      	movs	r1, #0
 800a9b8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a9bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a9c0:	fa11 f88b 	uxtah	r8, r1, fp
 800a9c4:	b299      	uxth	r1, r3
 800a9c6:	0c1b      	lsrs	r3, r3, #16
 800a9c8:	eba8 0801 	sub.w	r8, r8, r1
 800a9cc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a9d0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a9d4:	fa1f f888 	uxth.w	r8, r8
 800a9d8:	1419      	asrs	r1, r3, #16
 800a9da:	454e      	cmp	r6, r9
 800a9dc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a9e0:	f84a 3b04 	str.w	r3, [sl], #4
 800a9e4:	d8e8      	bhi.n	800a9b8 <__mdiff+0x80>
 800a9e6:	1b33      	subs	r3, r6, r4
 800a9e8:	3b15      	subs	r3, #21
 800a9ea:	f023 0303 	bic.w	r3, r3, #3
 800a9ee:	3304      	adds	r3, #4
 800a9f0:	3415      	adds	r4, #21
 800a9f2:	42a6      	cmp	r6, r4
 800a9f4:	bf38      	it	cc
 800a9f6:	2304      	movcc	r3, #4
 800a9f8:	441d      	add	r5, r3
 800a9fa:	4473      	add	r3, lr
 800a9fc:	469e      	mov	lr, r3
 800a9fe:	462e      	mov	r6, r5
 800aa00:	4566      	cmp	r6, ip
 800aa02:	d30e      	bcc.n	800aa22 <__mdiff+0xea>
 800aa04:	f10c 0203 	add.w	r2, ip, #3
 800aa08:	1b52      	subs	r2, r2, r5
 800aa0a:	f022 0203 	bic.w	r2, r2, #3
 800aa0e:	3d03      	subs	r5, #3
 800aa10:	45ac      	cmp	ip, r5
 800aa12:	bf38      	it	cc
 800aa14:	2200      	movcc	r2, #0
 800aa16:	4413      	add	r3, r2
 800aa18:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800aa1c:	b17a      	cbz	r2, 800aa3e <__mdiff+0x106>
 800aa1e:	6107      	str	r7, [r0, #16]
 800aa20:	e7a4      	b.n	800a96c <__mdiff+0x34>
 800aa22:	f856 8b04 	ldr.w	r8, [r6], #4
 800aa26:	fa11 f288 	uxtah	r2, r1, r8
 800aa2a:	1414      	asrs	r4, r2, #16
 800aa2c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800aa30:	b292      	uxth	r2, r2
 800aa32:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800aa36:	f84e 2b04 	str.w	r2, [lr], #4
 800aa3a:	1421      	asrs	r1, r4, #16
 800aa3c:	e7e0      	b.n	800aa00 <__mdiff+0xc8>
 800aa3e:	3f01      	subs	r7, #1
 800aa40:	e7ea      	b.n	800aa18 <__mdiff+0xe0>
 800aa42:	bf00      	nop
 800aa44:	0800e189 	.word	0x0800e189
 800aa48:	0800e19a 	.word	0x0800e19a

0800aa4c <__ulp>:
 800aa4c:	b082      	sub	sp, #8
 800aa4e:	ed8d 0b00 	vstr	d0, [sp]
 800aa52:	9a01      	ldr	r2, [sp, #4]
 800aa54:	4b0f      	ldr	r3, [pc, #60]	; (800aa94 <__ulp+0x48>)
 800aa56:	4013      	ands	r3, r2
 800aa58:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	dc08      	bgt.n	800aa72 <__ulp+0x26>
 800aa60:	425b      	negs	r3, r3
 800aa62:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800aa66:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa6a:	da04      	bge.n	800aa76 <__ulp+0x2a>
 800aa6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800aa70:	4113      	asrs	r3, r2
 800aa72:	2200      	movs	r2, #0
 800aa74:	e008      	b.n	800aa88 <__ulp+0x3c>
 800aa76:	f1a2 0314 	sub.w	r3, r2, #20
 800aa7a:	2b1e      	cmp	r3, #30
 800aa7c:	bfda      	itte	le
 800aa7e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800aa82:	40da      	lsrle	r2, r3
 800aa84:	2201      	movgt	r2, #1
 800aa86:	2300      	movs	r3, #0
 800aa88:	4619      	mov	r1, r3
 800aa8a:	4610      	mov	r0, r2
 800aa8c:	ec41 0b10 	vmov	d0, r0, r1
 800aa90:	b002      	add	sp, #8
 800aa92:	4770      	bx	lr
 800aa94:	7ff00000 	.word	0x7ff00000

0800aa98 <__b2d>:
 800aa98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa9c:	6906      	ldr	r6, [r0, #16]
 800aa9e:	f100 0814 	add.w	r8, r0, #20
 800aaa2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aaa6:	1f37      	subs	r7, r6, #4
 800aaa8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aaac:	4610      	mov	r0, r2
 800aaae:	f7ff fd53 	bl	800a558 <__hi0bits>
 800aab2:	f1c0 0320 	rsb	r3, r0, #32
 800aab6:	280a      	cmp	r0, #10
 800aab8:	600b      	str	r3, [r1, #0]
 800aaba:	491b      	ldr	r1, [pc, #108]	; (800ab28 <__b2d+0x90>)
 800aabc:	dc15      	bgt.n	800aaea <__b2d+0x52>
 800aabe:	f1c0 0c0b 	rsb	ip, r0, #11
 800aac2:	fa22 f30c 	lsr.w	r3, r2, ip
 800aac6:	45b8      	cmp	r8, r7
 800aac8:	ea43 0501 	orr.w	r5, r3, r1
 800aacc:	bf34      	ite	cc
 800aace:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aad2:	2300      	movcs	r3, #0
 800aad4:	3015      	adds	r0, #21
 800aad6:	fa02 f000 	lsl.w	r0, r2, r0
 800aada:	fa23 f30c 	lsr.w	r3, r3, ip
 800aade:	4303      	orrs	r3, r0
 800aae0:	461c      	mov	r4, r3
 800aae2:	ec45 4b10 	vmov	d0, r4, r5
 800aae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaea:	45b8      	cmp	r8, r7
 800aaec:	bf3a      	itte	cc
 800aaee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aaf2:	f1a6 0708 	subcc.w	r7, r6, #8
 800aaf6:	2300      	movcs	r3, #0
 800aaf8:	380b      	subs	r0, #11
 800aafa:	d012      	beq.n	800ab22 <__b2d+0x8a>
 800aafc:	f1c0 0120 	rsb	r1, r0, #32
 800ab00:	fa23 f401 	lsr.w	r4, r3, r1
 800ab04:	4082      	lsls	r2, r0
 800ab06:	4322      	orrs	r2, r4
 800ab08:	4547      	cmp	r7, r8
 800ab0a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ab0e:	bf8c      	ite	hi
 800ab10:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ab14:	2200      	movls	r2, #0
 800ab16:	4083      	lsls	r3, r0
 800ab18:	40ca      	lsrs	r2, r1
 800ab1a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ab1e:	4313      	orrs	r3, r2
 800ab20:	e7de      	b.n	800aae0 <__b2d+0x48>
 800ab22:	ea42 0501 	orr.w	r5, r2, r1
 800ab26:	e7db      	b.n	800aae0 <__b2d+0x48>
 800ab28:	3ff00000 	.word	0x3ff00000

0800ab2c <__d2b>:
 800ab2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab30:	460f      	mov	r7, r1
 800ab32:	2101      	movs	r1, #1
 800ab34:	ec59 8b10 	vmov	r8, r9, d0
 800ab38:	4616      	mov	r6, r2
 800ab3a:	f7ff fc1b 	bl	800a374 <_Balloc>
 800ab3e:	4604      	mov	r4, r0
 800ab40:	b930      	cbnz	r0, 800ab50 <__d2b+0x24>
 800ab42:	4602      	mov	r2, r0
 800ab44:	4b24      	ldr	r3, [pc, #144]	; (800abd8 <__d2b+0xac>)
 800ab46:	4825      	ldr	r0, [pc, #148]	; (800abdc <__d2b+0xb0>)
 800ab48:	f240 310f 	movw	r1, #783	; 0x30f
 800ab4c:	f001 f9a0 	bl	800be90 <__assert_func>
 800ab50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab58:	bb2d      	cbnz	r5, 800aba6 <__d2b+0x7a>
 800ab5a:	9301      	str	r3, [sp, #4]
 800ab5c:	f1b8 0300 	subs.w	r3, r8, #0
 800ab60:	d026      	beq.n	800abb0 <__d2b+0x84>
 800ab62:	4668      	mov	r0, sp
 800ab64:	9300      	str	r3, [sp, #0]
 800ab66:	f7ff fd17 	bl	800a598 <__lo0bits>
 800ab6a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab6e:	b1e8      	cbz	r0, 800abac <__d2b+0x80>
 800ab70:	f1c0 0320 	rsb	r3, r0, #32
 800ab74:	fa02 f303 	lsl.w	r3, r2, r3
 800ab78:	430b      	orrs	r3, r1
 800ab7a:	40c2      	lsrs	r2, r0
 800ab7c:	6163      	str	r3, [r4, #20]
 800ab7e:	9201      	str	r2, [sp, #4]
 800ab80:	9b01      	ldr	r3, [sp, #4]
 800ab82:	61a3      	str	r3, [r4, #24]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	bf14      	ite	ne
 800ab88:	2202      	movne	r2, #2
 800ab8a:	2201      	moveq	r2, #1
 800ab8c:	6122      	str	r2, [r4, #16]
 800ab8e:	b1bd      	cbz	r5, 800abc0 <__d2b+0x94>
 800ab90:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ab94:	4405      	add	r5, r0
 800ab96:	603d      	str	r5, [r7, #0]
 800ab98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab9c:	6030      	str	r0, [r6, #0]
 800ab9e:	4620      	mov	r0, r4
 800aba0:	b003      	add	sp, #12
 800aba2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abaa:	e7d6      	b.n	800ab5a <__d2b+0x2e>
 800abac:	6161      	str	r1, [r4, #20]
 800abae:	e7e7      	b.n	800ab80 <__d2b+0x54>
 800abb0:	a801      	add	r0, sp, #4
 800abb2:	f7ff fcf1 	bl	800a598 <__lo0bits>
 800abb6:	9b01      	ldr	r3, [sp, #4]
 800abb8:	6163      	str	r3, [r4, #20]
 800abba:	3020      	adds	r0, #32
 800abbc:	2201      	movs	r2, #1
 800abbe:	e7e5      	b.n	800ab8c <__d2b+0x60>
 800abc0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abc4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800abc8:	6038      	str	r0, [r7, #0]
 800abca:	6918      	ldr	r0, [r3, #16]
 800abcc:	f7ff fcc4 	bl	800a558 <__hi0bits>
 800abd0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abd4:	e7e2      	b.n	800ab9c <__d2b+0x70>
 800abd6:	bf00      	nop
 800abd8:	0800e189 	.word	0x0800e189
 800abdc:	0800e19a 	.word	0x0800e19a

0800abe0 <__ratio>:
 800abe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe4:	4688      	mov	r8, r1
 800abe6:	4669      	mov	r1, sp
 800abe8:	4681      	mov	r9, r0
 800abea:	f7ff ff55 	bl	800aa98 <__b2d>
 800abee:	a901      	add	r1, sp, #4
 800abf0:	4640      	mov	r0, r8
 800abf2:	ec55 4b10 	vmov	r4, r5, d0
 800abf6:	f7ff ff4f 	bl	800aa98 <__b2d>
 800abfa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800abfe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ac02:	eba3 0c02 	sub.w	ip, r3, r2
 800ac06:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ac0a:	1a9b      	subs	r3, r3, r2
 800ac0c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ac10:	ec51 0b10 	vmov	r0, r1, d0
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	bfd6      	itet	le
 800ac18:	460a      	movle	r2, r1
 800ac1a:	462a      	movgt	r2, r5
 800ac1c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ac20:	468b      	mov	fp, r1
 800ac22:	462f      	mov	r7, r5
 800ac24:	bfd4      	ite	le
 800ac26:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ac2a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ac2e:	4620      	mov	r0, r4
 800ac30:	ee10 2a10 	vmov	r2, s0
 800ac34:	465b      	mov	r3, fp
 800ac36:	4639      	mov	r1, r7
 800ac38:	f7f5 fe08 	bl	800084c <__aeabi_ddiv>
 800ac3c:	ec41 0b10 	vmov	d0, r0, r1
 800ac40:	b003      	add	sp, #12
 800ac42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac46 <__copybits>:
 800ac46:	3901      	subs	r1, #1
 800ac48:	b570      	push	{r4, r5, r6, lr}
 800ac4a:	1149      	asrs	r1, r1, #5
 800ac4c:	6914      	ldr	r4, [r2, #16]
 800ac4e:	3101      	adds	r1, #1
 800ac50:	f102 0314 	add.w	r3, r2, #20
 800ac54:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ac58:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ac5c:	1f05      	subs	r5, r0, #4
 800ac5e:	42a3      	cmp	r3, r4
 800ac60:	d30c      	bcc.n	800ac7c <__copybits+0x36>
 800ac62:	1aa3      	subs	r3, r4, r2
 800ac64:	3b11      	subs	r3, #17
 800ac66:	f023 0303 	bic.w	r3, r3, #3
 800ac6a:	3211      	adds	r2, #17
 800ac6c:	42a2      	cmp	r2, r4
 800ac6e:	bf88      	it	hi
 800ac70:	2300      	movhi	r3, #0
 800ac72:	4418      	add	r0, r3
 800ac74:	2300      	movs	r3, #0
 800ac76:	4288      	cmp	r0, r1
 800ac78:	d305      	bcc.n	800ac86 <__copybits+0x40>
 800ac7a:	bd70      	pop	{r4, r5, r6, pc}
 800ac7c:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac80:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac84:	e7eb      	b.n	800ac5e <__copybits+0x18>
 800ac86:	f840 3b04 	str.w	r3, [r0], #4
 800ac8a:	e7f4      	b.n	800ac76 <__copybits+0x30>

0800ac8c <__any_on>:
 800ac8c:	f100 0214 	add.w	r2, r0, #20
 800ac90:	6900      	ldr	r0, [r0, #16]
 800ac92:	114b      	asrs	r3, r1, #5
 800ac94:	4298      	cmp	r0, r3
 800ac96:	b510      	push	{r4, lr}
 800ac98:	db11      	blt.n	800acbe <__any_on+0x32>
 800ac9a:	dd0a      	ble.n	800acb2 <__any_on+0x26>
 800ac9c:	f011 011f 	ands.w	r1, r1, #31
 800aca0:	d007      	beq.n	800acb2 <__any_on+0x26>
 800aca2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aca6:	fa24 f001 	lsr.w	r0, r4, r1
 800acaa:	fa00 f101 	lsl.w	r1, r0, r1
 800acae:	428c      	cmp	r4, r1
 800acb0:	d10b      	bne.n	800acca <__any_on+0x3e>
 800acb2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d803      	bhi.n	800acc2 <__any_on+0x36>
 800acba:	2000      	movs	r0, #0
 800acbc:	bd10      	pop	{r4, pc}
 800acbe:	4603      	mov	r3, r0
 800acc0:	e7f7      	b.n	800acb2 <__any_on+0x26>
 800acc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800acc6:	2900      	cmp	r1, #0
 800acc8:	d0f5      	beq.n	800acb6 <__any_on+0x2a>
 800acca:	2001      	movs	r0, #1
 800accc:	e7f6      	b.n	800acbc <__any_on+0x30>

0800acce <sulp>:
 800acce:	b570      	push	{r4, r5, r6, lr}
 800acd0:	4604      	mov	r4, r0
 800acd2:	460d      	mov	r5, r1
 800acd4:	ec45 4b10 	vmov	d0, r4, r5
 800acd8:	4616      	mov	r6, r2
 800acda:	f7ff feb7 	bl	800aa4c <__ulp>
 800acde:	ec51 0b10 	vmov	r0, r1, d0
 800ace2:	b17e      	cbz	r6, 800ad04 <sulp+0x36>
 800ace4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ace8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800acec:	2b00      	cmp	r3, #0
 800acee:	dd09      	ble.n	800ad04 <sulp+0x36>
 800acf0:	051b      	lsls	r3, r3, #20
 800acf2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800acf6:	2400      	movs	r4, #0
 800acf8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800acfc:	4622      	mov	r2, r4
 800acfe:	462b      	mov	r3, r5
 800ad00:	f7f5 fc7a 	bl	80005f8 <__aeabi_dmul>
 800ad04:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ad08 <_strtod_l>:
 800ad08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad0c:	ed2d 8b02 	vpush	{d8}
 800ad10:	b09b      	sub	sp, #108	; 0x6c
 800ad12:	4604      	mov	r4, r0
 800ad14:	9213      	str	r2, [sp, #76]	; 0x4c
 800ad16:	2200      	movs	r2, #0
 800ad18:	9216      	str	r2, [sp, #88]	; 0x58
 800ad1a:	460d      	mov	r5, r1
 800ad1c:	f04f 0800 	mov.w	r8, #0
 800ad20:	f04f 0900 	mov.w	r9, #0
 800ad24:	460a      	mov	r2, r1
 800ad26:	9215      	str	r2, [sp, #84]	; 0x54
 800ad28:	7811      	ldrb	r1, [r2, #0]
 800ad2a:	292b      	cmp	r1, #43	; 0x2b
 800ad2c:	d04c      	beq.n	800adc8 <_strtod_l+0xc0>
 800ad2e:	d83a      	bhi.n	800ada6 <_strtod_l+0x9e>
 800ad30:	290d      	cmp	r1, #13
 800ad32:	d834      	bhi.n	800ad9e <_strtod_l+0x96>
 800ad34:	2908      	cmp	r1, #8
 800ad36:	d834      	bhi.n	800ada2 <_strtod_l+0x9a>
 800ad38:	2900      	cmp	r1, #0
 800ad3a:	d03d      	beq.n	800adb8 <_strtod_l+0xb0>
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	920a      	str	r2, [sp, #40]	; 0x28
 800ad40:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800ad42:	7832      	ldrb	r2, [r6, #0]
 800ad44:	2a30      	cmp	r2, #48	; 0x30
 800ad46:	f040 80b4 	bne.w	800aeb2 <_strtod_l+0x1aa>
 800ad4a:	7872      	ldrb	r2, [r6, #1]
 800ad4c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ad50:	2a58      	cmp	r2, #88	; 0x58
 800ad52:	d170      	bne.n	800ae36 <_strtod_l+0x12e>
 800ad54:	9302      	str	r3, [sp, #8]
 800ad56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad58:	9301      	str	r3, [sp, #4]
 800ad5a:	ab16      	add	r3, sp, #88	; 0x58
 800ad5c:	9300      	str	r3, [sp, #0]
 800ad5e:	4a8e      	ldr	r2, [pc, #568]	; (800af98 <_strtod_l+0x290>)
 800ad60:	ab17      	add	r3, sp, #92	; 0x5c
 800ad62:	a915      	add	r1, sp, #84	; 0x54
 800ad64:	4620      	mov	r0, r4
 800ad66:	f001 f92f 	bl	800bfc8 <__gethex>
 800ad6a:	f010 070f 	ands.w	r7, r0, #15
 800ad6e:	4605      	mov	r5, r0
 800ad70:	d005      	beq.n	800ad7e <_strtod_l+0x76>
 800ad72:	2f06      	cmp	r7, #6
 800ad74:	d12a      	bne.n	800adcc <_strtod_l+0xc4>
 800ad76:	3601      	adds	r6, #1
 800ad78:	2300      	movs	r3, #0
 800ad7a:	9615      	str	r6, [sp, #84]	; 0x54
 800ad7c:	930a      	str	r3, [sp, #40]	; 0x28
 800ad7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f040 857f 	bne.w	800b884 <_strtod_l+0xb7c>
 800ad86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad88:	b1db      	cbz	r3, 800adc2 <_strtod_l+0xba>
 800ad8a:	4642      	mov	r2, r8
 800ad8c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ad90:	ec43 2b10 	vmov	d0, r2, r3
 800ad94:	b01b      	add	sp, #108	; 0x6c
 800ad96:	ecbd 8b02 	vpop	{d8}
 800ad9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad9e:	2920      	cmp	r1, #32
 800ada0:	d1cc      	bne.n	800ad3c <_strtod_l+0x34>
 800ada2:	3201      	adds	r2, #1
 800ada4:	e7bf      	b.n	800ad26 <_strtod_l+0x1e>
 800ada6:	292d      	cmp	r1, #45	; 0x2d
 800ada8:	d1c8      	bne.n	800ad3c <_strtod_l+0x34>
 800adaa:	2101      	movs	r1, #1
 800adac:	910a      	str	r1, [sp, #40]	; 0x28
 800adae:	1c51      	adds	r1, r2, #1
 800adb0:	9115      	str	r1, [sp, #84]	; 0x54
 800adb2:	7852      	ldrb	r2, [r2, #1]
 800adb4:	2a00      	cmp	r2, #0
 800adb6:	d1c3      	bne.n	800ad40 <_strtod_l+0x38>
 800adb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800adba:	9515      	str	r5, [sp, #84]	; 0x54
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f040 855f 	bne.w	800b880 <_strtod_l+0xb78>
 800adc2:	4642      	mov	r2, r8
 800adc4:	464b      	mov	r3, r9
 800adc6:	e7e3      	b.n	800ad90 <_strtod_l+0x88>
 800adc8:	2100      	movs	r1, #0
 800adca:	e7ef      	b.n	800adac <_strtod_l+0xa4>
 800adcc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800adce:	b13a      	cbz	r2, 800ade0 <_strtod_l+0xd8>
 800add0:	2135      	movs	r1, #53	; 0x35
 800add2:	a818      	add	r0, sp, #96	; 0x60
 800add4:	f7ff ff37 	bl	800ac46 <__copybits>
 800add8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800adda:	4620      	mov	r0, r4
 800addc:	f7ff fb0a 	bl	800a3f4 <_Bfree>
 800ade0:	3f01      	subs	r7, #1
 800ade2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ade4:	2f04      	cmp	r7, #4
 800ade6:	d806      	bhi.n	800adf6 <_strtod_l+0xee>
 800ade8:	e8df f007 	tbb	[pc, r7]
 800adec:	201d0314 	.word	0x201d0314
 800adf0:	14          	.byte	0x14
 800adf1:	00          	.byte	0x00
 800adf2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800adf6:	05e9      	lsls	r1, r5, #23
 800adf8:	bf48      	it	mi
 800adfa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800adfe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae02:	0d1b      	lsrs	r3, r3, #20
 800ae04:	051b      	lsls	r3, r3, #20
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d1b9      	bne.n	800ad7e <_strtod_l+0x76>
 800ae0a:	f7fe faf5 	bl	80093f8 <__errno>
 800ae0e:	2322      	movs	r3, #34	; 0x22
 800ae10:	6003      	str	r3, [r0, #0]
 800ae12:	e7b4      	b.n	800ad7e <_strtod_l+0x76>
 800ae14:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800ae18:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ae1c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ae20:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ae24:	e7e7      	b.n	800adf6 <_strtod_l+0xee>
 800ae26:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800afa0 <_strtod_l+0x298>
 800ae2a:	e7e4      	b.n	800adf6 <_strtod_l+0xee>
 800ae2c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ae30:	f04f 38ff 	mov.w	r8, #4294967295
 800ae34:	e7df      	b.n	800adf6 <_strtod_l+0xee>
 800ae36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae38:	1c5a      	adds	r2, r3, #1
 800ae3a:	9215      	str	r2, [sp, #84]	; 0x54
 800ae3c:	785b      	ldrb	r3, [r3, #1]
 800ae3e:	2b30      	cmp	r3, #48	; 0x30
 800ae40:	d0f9      	beq.n	800ae36 <_strtod_l+0x12e>
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d09b      	beq.n	800ad7e <_strtod_l+0x76>
 800ae46:	2301      	movs	r3, #1
 800ae48:	f04f 0a00 	mov.w	sl, #0
 800ae4c:	9304      	str	r3, [sp, #16]
 800ae4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae50:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae52:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ae56:	46d3      	mov	fp, sl
 800ae58:	220a      	movs	r2, #10
 800ae5a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800ae5c:	7806      	ldrb	r6, [r0, #0]
 800ae5e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ae62:	b2d9      	uxtb	r1, r3
 800ae64:	2909      	cmp	r1, #9
 800ae66:	d926      	bls.n	800aeb6 <_strtod_l+0x1ae>
 800ae68:	494c      	ldr	r1, [pc, #304]	; (800af9c <_strtod_l+0x294>)
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	f000 ffe6 	bl	800be3c <strncmp>
 800ae70:	2800      	cmp	r0, #0
 800ae72:	d030      	beq.n	800aed6 <_strtod_l+0x1ce>
 800ae74:	2000      	movs	r0, #0
 800ae76:	4632      	mov	r2, r6
 800ae78:	9005      	str	r0, [sp, #20]
 800ae7a:	465e      	mov	r6, fp
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2a65      	cmp	r2, #101	; 0x65
 800ae80:	d001      	beq.n	800ae86 <_strtod_l+0x17e>
 800ae82:	2a45      	cmp	r2, #69	; 0x45
 800ae84:	d113      	bne.n	800aeae <_strtod_l+0x1a6>
 800ae86:	b91e      	cbnz	r6, 800ae90 <_strtod_l+0x188>
 800ae88:	9a04      	ldr	r2, [sp, #16]
 800ae8a:	4302      	orrs	r2, r0
 800ae8c:	d094      	beq.n	800adb8 <_strtod_l+0xb0>
 800ae8e:	2600      	movs	r6, #0
 800ae90:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ae92:	1c6a      	adds	r2, r5, #1
 800ae94:	9215      	str	r2, [sp, #84]	; 0x54
 800ae96:	786a      	ldrb	r2, [r5, #1]
 800ae98:	2a2b      	cmp	r2, #43	; 0x2b
 800ae9a:	d074      	beq.n	800af86 <_strtod_l+0x27e>
 800ae9c:	2a2d      	cmp	r2, #45	; 0x2d
 800ae9e:	d078      	beq.n	800af92 <_strtod_l+0x28a>
 800aea0:	f04f 0c00 	mov.w	ip, #0
 800aea4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800aea8:	2909      	cmp	r1, #9
 800aeaa:	d97f      	bls.n	800afac <_strtod_l+0x2a4>
 800aeac:	9515      	str	r5, [sp, #84]	; 0x54
 800aeae:	2700      	movs	r7, #0
 800aeb0:	e09e      	b.n	800aff0 <_strtod_l+0x2e8>
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	e7c8      	b.n	800ae48 <_strtod_l+0x140>
 800aeb6:	f1bb 0f08 	cmp.w	fp, #8
 800aeba:	bfd8      	it	le
 800aebc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800aebe:	f100 0001 	add.w	r0, r0, #1
 800aec2:	bfda      	itte	le
 800aec4:	fb02 3301 	mlale	r3, r2, r1, r3
 800aec8:	9309      	strle	r3, [sp, #36]	; 0x24
 800aeca:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800aece:	f10b 0b01 	add.w	fp, fp, #1
 800aed2:	9015      	str	r0, [sp, #84]	; 0x54
 800aed4:	e7c1      	b.n	800ae5a <_strtod_l+0x152>
 800aed6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aed8:	1c5a      	adds	r2, r3, #1
 800aeda:	9215      	str	r2, [sp, #84]	; 0x54
 800aedc:	785a      	ldrb	r2, [r3, #1]
 800aede:	f1bb 0f00 	cmp.w	fp, #0
 800aee2:	d037      	beq.n	800af54 <_strtod_l+0x24c>
 800aee4:	9005      	str	r0, [sp, #20]
 800aee6:	465e      	mov	r6, fp
 800aee8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aeec:	2b09      	cmp	r3, #9
 800aeee:	d912      	bls.n	800af16 <_strtod_l+0x20e>
 800aef0:	2301      	movs	r3, #1
 800aef2:	e7c4      	b.n	800ae7e <_strtod_l+0x176>
 800aef4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aef6:	1c5a      	adds	r2, r3, #1
 800aef8:	9215      	str	r2, [sp, #84]	; 0x54
 800aefa:	785a      	ldrb	r2, [r3, #1]
 800aefc:	3001      	adds	r0, #1
 800aefe:	2a30      	cmp	r2, #48	; 0x30
 800af00:	d0f8      	beq.n	800aef4 <_strtod_l+0x1ec>
 800af02:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800af06:	2b08      	cmp	r3, #8
 800af08:	f200 84c1 	bhi.w	800b88e <_strtod_l+0xb86>
 800af0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af0e:	9005      	str	r0, [sp, #20]
 800af10:	2000      	movs	r0, #0
 800af12:	930b      	str	r3, [sp, #44]	; 0x2c
 800af14:	4606      	mov	r6, r0
 800af16:	3a30      	subs	r2, #48	; 0x30
 800af18:	f100 0301 	add.w	r3, r0, #1
 800af1c:	d014      	beq.n	800af48 <_strtod_l+0x240>
 800af1e:	9905      	ldr	r1, [sp, #20]
 800af20:	4419      	add	r1, r3
 800af22:	9105      	str	r1, [sp, #20]
 800af24:	4633      	mov	r3, r6
 800af26:	eb00 0c06 	add.w	ip, r0, r6
 800af2a:	210a      	movs	r1, #10
 800af2c:	4563      	cmp	r3, ip
 800af2e:	d113      	bne.n	800af58 <_strtod_l+0x250>
 800af30:	1833      	adds	r3, r6, r0
 800af32:	2b08      	cmp	r3, #8
 800af34:	f106 0601 	add.w	r6, r6, #1
 800af38:	4406      	add	r6, r0
 800af3a:	dc1a      	bgt.n	800af72 <_strtod_l+0x26a>
 800af3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af3e:	230a      	movs	r3, #10
 800af40:	fb03 2301 	mla	r3, r3, r1, r2
 800af44:	9309      	str	r3, [sp, #36]	; 0x24
 800af46:	2300      	movs	r3, #0
 800af48:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800af4a:	1c51      	adds	r1, r2, #1
 800af4c:	9115      	str	r1, [sp, #84]	; 0x54
 800af4e:	7852      	ldrb	r2, [r2, #1]
 800af50:	4618      	mov	r0, r3
 800af52:	e7c9      	b.n	800aee8 <_strtod_l+0x1e0>
 800af54:	4658      	mov	r0, fp
 800af56:	e7d2      	b.n	800aefe <_strtod_l+0x1f6>
 800af58:	2b08      	cmp	r3, #8
 800af5a:	f103 0301 	add.w	r3, r3, #1
 800af5e:	dc03      	bgt.n	800af68 <_strtod_l+0x260>
 800af60:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800af62:	434f      	muls	r7, r1
 800af64:	9709      	str	r7, [sp, #36]	; 0x24
 800af66:	e7e1      	b.n	800af2c <_strtod_l+0x224>
 800af68:	2b10      	cmp	r3, #16
 800af6a:	bfd8      	it	le
 800af6c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800af70:	e7dc      	b.n	800af2c <_strtod_l+0x224>
 800af72:	2e10      	cmp	r6, #16
 800af74:	bfdc      	itt	le
 800af76:	230a      	movle	r3, #10
 800af78:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800af7c:	e7e3      	b.n	800af46 <_strtod_l+0x23e>
 800af7e:	2300      	movs	r3, #0
 800af80:	9305      	str	r3, [sp, #20]
 800af82:	2301      	movs	r3, #1
 800af84:	e780      	b.n	800ae88 <_strtod_l+0x180>
 800af86:	f04f 0c00 	mov.w	ip, #0
 800af8a:	1caa      	adds	r2, r5, #2
 800af8c:	9215      	str	r2, [sp, #84]	; 0x54
 800af8e:	78aa      	ldrb	r2, [r5, #2]
 800af90:	e788      	b.n	800aea4 <_strtod_l+0x19c>
 800af92:	f04f 0c01 	mov.w	ip, #1
 800af96:	e7f8      	b.n	800af8a <_strtod_l+0x282>
 800af98:	0800e2f8 	.word	0x0800e2f8
 800af9c:	0800e2f4 	.word	0x0800e2f4
 800afa0:	7ff00000 	.word	0x7ff00000
 800afa4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800afa6:	1c51      	adds	r1, r2, #1
 800afa8:	9115      	str	r1, [sp, #84]	; 0x54
 800afaa:	7852      	ldrb	r2, [r2, #1]
 800afac:	2a30      	cmp	r2, #48	; 0x30
 800afae:	d0f9      	beq.n	800afa4 <_strtod_l+0x29c>
 800afb0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800afb4:	2908      	cmp	r1, #8
 800afb6:	f63f af7a 	bhi.w	800aeae <_strtod_l+0x1a6>
 800afba:	3a30      	subs	r2, #48	; 0x30
 800afbc:	9208      	str	r2, [sp, #32]
 800afbe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800afc0:	920c      	str	r2, [sp, #48]	; 0x30
 800afc2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800afc4:	1c57      	adds	r7, r2, #1
 800afc6:	9715      	str	r7, [sp, #84]	; 0x54
 800afc8:	7852      	ldrb	r2, [r2, #1]
 800afca:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800afce:	f1be 0f09 	cmp.w	lr, #9
 800afd2:	d938      	bls.n	800b046 <_strtod_l+0x33e>
 800afd4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800afd6:	1a7f      	subs	r7, r7, r1
 800afd8:	2f08      	cmp	r7, #8
 800afda:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800afde:	dc03      	bgt.n	800afe8 <_strtod_l+0x2e0>
 800afe0:	9908      	ldr	r1, [sp, #32]
 800afe2:	428f      	cmp	r7, r1
 800afe4:	bfa8      	it	ge
 800afe6:	460f      	movge	r7, r1
 800afe8:	f1bc 0f00 	cmp.w	ip, #0
 800afec:	d000      	beq.n	800aff0 <_strtod_l+0x2e8>
 800afee:	427f      	negs	r7, r7
 800aff0:	2e00      	cmp	r6, #0
 800aff2:	d14f      	bne.n	800b094 <_strtod_l+0x38c>
 800aff4:	9904      	ldr	r1, [sp, #16]
 800aff6:	4301      	orrs	r1, r0
 800aff8:	f47f aec1 	bne.w	800ad7e <_strtod_l+0x76>
 800affc:	2b00      	cmp	r3, #0
 800affe:	f47f aedb 	bne.w	800adb8 <_strtod_l+0xb0>
 800b002:	2a69      	cmp	r2, #105	; 0x69
 800b004:	d029      	beq.n	800b05a <_strtod_l+0x352>
 800b006:	dc26      	bgt.n	800b056 <_strtod_l+0x34e>
 800b008:	2a49      	cmp	r2, #73	; 0x49
 800b00a:	d026      	beq.n	800b05a <_strtod_l+0x352>
 800b00c:	2a4e      	cmp	r2, #78	; 0x4e
 800b00e:	f47f aed3 	bne.w	800adb8 <_strtod_l+0xb0>
 800b012:	499b      	ldr	r1, [pc, #620]	; (800b280 <_strtod_l+0x578>)
 800b014:	a815      	add	r0, sp, #84	; 0x54
 800b016:	f001 fa17 	bl	800c448 <__match>
 800b01a:	2800      	cmp	r0, #0
 800b01c:	f43f aecc 	beq.w	800adb8 <_strtod_l+0xb0>
 800b020:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	2b28      	cmp	r3, #40	; 0x28
 800b026:	d12f      	bne.n	800b088 <_strtod_l+0x380>
 800b028:	4996      	ldr	r1, [pc, #600]	; (800b284 <_strtod_l+0x57c>)
 800b02a:	aa18      	add	r2, sp, #96	; 0x60
 800b02c:	a815      	add	r0, sp, #84	; 0x54
 800b02e:	f001 fa1f 	bl	800c470 <__hexnan>
 800b032:	2805      	cmp	r0, #5
 800b034:	d128      	bne.n	800b088 <_strtod_l+0x380>
 800b036:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b038:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b03c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b040:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b044:	e69b      	b.n	800ad7e <_strtod_l+0x76>
 800b046:	9f08      	ldr	r7, [sp, #32]
 800b048:	210a      	movs	r1, #10
 800b04a:	fb01 2107 	mla	r1, r1, r7, r2
 800b04e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b052:	9208      	str	r2, [sp, #32]
 800b054:	e7b5      	b.n	800afc2 <_strtod_l+0x2ba>
 800b056:	2a6e      	cmp	r2, #110	; 0x6e
 800b058:	e7d9      	b.n	800b00e <_strtod_l+0x306>
 800b05a:	498b      	ldr	r1, [pc, #556]	; (800b288 <_strtod_l+0x580>)
 800b05c:	a815      	add	r0, sp, #84	; 0x54
 800b05e:	f001 f9f3 	bl	800c448 <__match>
 800b062:	2800      	cmp	r0, #0
 800b064:	f43f aea8 	beq.w	800adb8 <_strtod_l+0xb0>
 800b068:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b06a:	4988      	ldr	r1, [pc, #544]	; (800b28c <_strtod_l+0x584>)
 800b06c:	3b01      	subs	r3, #1
 800b06e:	a815      	add	r0, sp, #84	; 0x54
 800b070:	9315      	str	r3, [sp, #84]	; 0x54
 800b072:	f001 f9e9 	bl	800c448 <__match>
 800b076:	b910      	cbnz	r0, 800b07e <_strtod_l+0x376>
 800b078:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b07a:	3301      	adds	r3, #1
 800b07c:	9315      	str	r3, [sp, #84]	; 0x54
 800b07e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b29c <_strtod_l+0x594>
 800b082:	f04f 0800 	mov.w	r8, #0
 800b086:	e67a      	b.n	800ad7e <_strtod_l+0x76>
 800b088:	4881      	ldr	r0, [pc, #516]	; (800b290 <_strtod_l+0x588>)
 800b08a:	f000 fef9 	bl	800be80 <nan>
 800b08e:	ec59 8b10 	vmov	r8, r9, d0
 800b092:	e674      	b.n	800ad7e <_strtod_l+0x76>
 800b094:	9b05      	ldr	r3, [sp, #20]
 800b096:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b098:	1afb      	subs	r3, r7, r3
 800b09a:	f1bb 0f00 	cmp.w	fp, #0
 800b09e:	bf08      	it	eq
 800b0a0:	46b3      	moveq	fp, r6
 800b0a2:	2e10      	cmp	r6, #16
 800b0a4:	9308      	str	r3, [sp, #32]
 800b0a6:	4635      	mov	r5, r6
 800b0a8:	bfa8      	it	ge
 800b0aa:	2510      	movge	r5, #16
 800b0ac:	f7f5 fa2a 	bl	8000504 <__aeabi_ui2d>
 800b0b0:	2e09      	cmp	r6, #9
 800b0b2:	4680      	mov	r8, r0
 800b0b4:	4689      	mov	r9, r1
 800b0b6:	dd13      	ble.n	800b0e0 <_strtod_l+0x3d8>
 800b0b8:	4b76      	ldr	r3, [pc, #472]	; (800b294 <_strtod_l+0x58c>)
 800b0ba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b0be:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b0c2:	f7f5 fa99 	bl	80005f8 <__aeabi_dmul>
 800b0c6:	4680      	mov	r8, r0
 800b0c8:	4650      	mov	r0, sl
 800b0ca:	4689      	mov	r9, r1
 800b0cc:	f7f5 fa1a 	bl	8000504 <__aeabi_ui2d>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	4640      	mov	r0, r8
 800b0d6:	4649      	mov	r1, r9
 800b0d8:	f7f5 f8d8 	bl	800028c <__adddf3>
 800b0dc:	4680      	mov	r8, r0
 800b0de:	4689      	mov	r9, r1
 800b0e0:	2e0f      	cmp	r6, #15
 800b0e2:	dc38      	bgt.n	800b156 <_strtod_l+0x44e>
 800b0e4:	9b08      	ldr	r3, [sp, #32]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	f43f ae49 	beq.w	800ad7e <_strtod_l+0x76>
 800b0ec:	dd24      	ble.n	800b138 <_strtod_l+0x430>
 800b0ee:	2b16      	cmp	r3, #22
 800b0f0:	dc0b      	bgt.n	800b10a <_strtod_l+0x402>
 800b0f2:	4968      	ldr	r1, [pc, #416]	; (800b294 <_strtod_l+0x58c>)
 800b0f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b0f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0fc:	4642      	mov	r2, r8
 800b0fe:	464b      	mov	r3, r9
 800b100:	f7f5 fa7a 	bl	80005f8 <__aeabi_dmul>
 800b104:	4680      	mov	r8, r0
 800b106:	4689      	mov	r9, r1
 800b108:	e639      	b.n	800ad7e <_strtod_l+0x76>
 800b10a:	9a08      	ldr	r2, [sp, #32]
 800b10c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b110:	4293      	cmp	r3, r2
 800b112:	db20      	blt.n	800b156 <_strtod_l+0x44e>
 800b114:	4c5f      	ldr	r4, [pc, #380]	; (800b294 <_strtod_l+0x58c>)
 800b116:	f1c6 060f 	rsb	r6, r6, #15
 800b11a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b11e:	4642      	mov	r2, r8
 800b120:	464b      	mov	r3, r9
 800b122:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b126:	f7f5 fa67 	bl	80005f8 <__aeabi_dmul>
 800b12a:	9b08      	ldr	r3, [sp, #32]
 800b12c:	1b9e      	subs	r6, r3, r6
 800b12e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b132:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b136:	e7e3      	b.n	800b100 <_strtod_l+0x3f8>
 800b138:	9b08      	ldr	r3, [sp, #32]
 800b13a:	3316      	adds	r3, #22
 800b13c:	db0b      	blt.n	800b156 <_strtod_l+0x44e>
 800b13e:	9b05      	ldr	r3, [sp, #20]
 800b140:	1bdf      	subs	r7, r3, r7
 800b142:	4b54      	ldr	r3, [pc, #336]	; (800b294 <_strtod_l+0x58c>)
 800b144:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b14c:	4640      	mov	r0, r8
 800b14e:	4649      	mov	r1, r9
 800b150:	f7f5 fb7c 	bl	800084c <__aeabi_ddiv>
 800b154:	e7d6      	b.n	800b104 <_strtod_l+0x3fc>
 800b156:	9b08      	ldr	r3, [sp, #32]
 800b158:	1b75      	subs	r5, r6, r5
 800b15a:	441d      	add	r5, r3
 800b15c:	2d00      	cmp	r5, #0
 800b15e:	dd70      	ble.n	800b242 <_strtod_l+0x53a>
 800b160:	f015 030f 	ands.w	r3, r5, #15
 800b164:	d00a      	beq.n	800b17c <_strtod_l+0x474>
 800b166:	494b      	ldr	r1, [pc, #300]	; (800b294 <_strtod_l+0x58c>)
 800b168:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b16c:	4642      	mov	r2, r8
 800b16e:	464b      	mov	r3, r9
 800b170:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b174:	f7f5 fa40 	bl	80005f8 <__aeabi_dmul>
 800b178:	4680      	mov	r8, r0
 800b17a:	4689      	mov	r9, r1
 800b17c:	f035 050f 	bics.w	r5, r5, #15
 800b180:	d04d      	beq.n	800b21e <_strtod_l+0x516>
 800b182:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b186:	dd22      	ble.n	800b1ce <_strtod_l+0x4c6>
 800b188:	2500      	movs	r5, #0
 800b18a:	46ab      	mov	fp, r5
 800b18c:	9509      	str	r5, [sp, #36]	; 0x24
 800b18e:	9505      	str	r5, [sp, #20]
 800b190:	2322      	movs	r3, #34	; 0x22
 800b192:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b29c <_strtod_l+0x594>
 800b196:	6023      	str	r3, [r4, #0]
 800b198:	f04f 0800 	mov.w	r8, #0
 800b19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f43f aded 	beq.w	800ad7e <_strtod_l+0x76>
 800b1a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f7ff f924 	bl	800a3f4 <_Bfree>
 800b1ac:	9905      	ldr	r1, [sp, #20]
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	f7ff f920 	bl	800a3f4 <_Bfree>
 800b1b4:	4659      	mov	r1, fp
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	f7ff f91c 	bl	800a3f4 <_Bfree>
 800b1bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1be:	4620      	mov	r0, r4
 800b1c0:	f7ff f918 	bl	800a3f4 <_Bfree>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	f7ff f914 	bl	800a3f4 <_Bfree>
 800b1cc:	e5d7      	b.n	800ad7e <_strtod_l+0x76>
 800b1ce:	4b32      	ldr	r3, [pc, #200]	; (800b298 <_strtod_l+0x590>)
 800b1d0:	9304      	str	r3, [sp, #16]
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	112d      	asrs	r5, r5, #4
 800b1d6:	4640      	mov	r0, r8
 800b1d8:	4649      	mov	r1, r9
 800b1da:	469a      	mov	sl, r3
 800b1dc:	2d01      	cmp	r5, #1
 800b1de:	dc21      	bgt.n	800b224 <_strtod_l+0x51c>
 800b1e0:	b10b      	cbz	r3, 800b1e6 <_strtod_l+0x4de>
 800b1e2:	4680      	mov	r8, r0
 800b1e4:	4689      	mov	r9, r1
 800b1e6:	492c      	ldr	r1, [pc, #176]	; (800b298 <_strtod_l+0x590>)
 800b1e8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b1ec:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b1f0:	4642      	mov	r2, r8
 800b1f2:	464b      	mov	r3, r9
 800b1f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1f8:	f7f5 f9fe 	bl	80005f8 <__aeabi_dmul>
 800b1fc:	4b27      	ldr	r3, [pc, #156]	; (800b29c <_strtod_l+0x594>)
 800b1fe:	460a      	mov	r2, r1
 800b200:	400b      	ands	r3, r1
 800b202:	4927      	ldr	r1, [pc, #156]	; (800b2a0 <_strtod_l+0x598>)
 800b204:	428b      	cmp	r3, r1
 800b206:	4680      	mov	r8, r0
 800b208:	d8be      	bhi.n	800b188 <_strtod_l+0x480>
 800b20a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b20e:	428b      	cmp	r3, r1
 800b210:	bf86      	itte	hi
 800b212:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b2a4 <_strtod_l+0x59c>
 800b216:	f04f 38ff 	movhi.w	r8, #4294967295
 800b21a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b21e:	2300      	movs	r3, #0
 800b220:	9304      	str	r3, [sp, #16]
 800b222:	e07b      	b.n	800b31c <_strtod_l+0x614>
 800b224:	07ea      	lsls	r2, r5, #31
 800b226:	d505      	bpl.n	800b234 <_strtod_l+0x52c>
 800b228:	9b04      	ldr	r3, [sp, #16]
 800b22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b22e:	f7f5 f9e3 	bl	80005f8 <__aeabi_dmul>
 800b232:	2301      	movs	r3, #1
 800b234:	9a04      	ldr	r2, [sp, #16]
 800b236:	3208      	adds	r2, #8
 800b238:	f10a 0a01 	add.w	sl, sl, #1
 800b23c:	106d      	asrs	r5, r5, #1
 800b23e:	9204      	str	r2, [sp, #16]
 800b240:	e7cc      	b.n	800b1dc <_strtod_l+0x4d4>
 800b242:	d0ec      	beq.n	800b21e <_strtod_l+0x516>
 800b244:	426d      	negs	r5, r5
 800b246:	f015 020f 	ands.w	r2, r5, #15
 800b24a:	d00a      	beq.n	800b262 <_strtod_l+0x55a>
 800b24c:	4b11      	ldr	r3, [pc, #68]	; (800b294 <_strtod_l+0x58c>)
 800b24e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b252:	4640      	mov	r0, r8
 800b254:	4649      	mov	r1, r9
 800b256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b25a:	f7f5 faf7 	bl	800084c <__aeabi_ddiv>
 800b25e:	4680      	mov	r8, r0
 800b260:	4689      	mov	r9, r1
 800b262:	112d      	asrs	r5, r5, #4
 800b264:	d0db      	beq.n	800b21e <_strtod_l+0x516>
 800b266:	2d1f      	cmp	r5, #31
 800b268:	dd1e      	ble.n	800b2a8 <_strtod_l+0x5a0>
 800b26a:	2500      	movs	r5, #0
 800b26c:	46ab      	mov	fp, r5
 800b26e:	9509      	str	r5, [sp, #36]	; 0x24
 800b270:	9505      	str	r5, [sp, #20]
 800b272:	2322      	movs	r3, #34	; 0x22
 800b274:	f04f 0800 	mov.w	r8, #0
 800b278:	f04f 0900 	mov.w	r9, #0
 800b27c:	6023      	str	r3, [r4, #0]
 800b27e:	e78d      	b.n	800b19c <_strtod_l+0x494>
 800b280:	0800e0e1 	.word	0x0800e0e1
 800b284:	0800e30c 	.word	0x0800e30c
 800b288:	0800e0d9 	.word	0x0800e0d9
 800b28c:	0800e110 	.word	0x0800e110
 800b290:	0800e49d 	.word	0x0800e49d
 800b294:	0800e220 	.word	0x0800e220
 800b298:	0800e1f8 	.word	0x0800e1f8
 800b29c:	7ff00000 	.word	0x7ff00000
 800b2a0:	7ca00000 	.word	0x7ca00000
 800b2a4:	7fefffff 	.word	0x7fefffff
 800b2a8:	f015 0310 	ands.w	r3, r5, #16
 800b2ac:	bf18      	it	ne
 800b2ae:	236a      	movne	r3, #106	; 0x6a
 800b2b0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b654 <_strtod_l+0x94c>
 800b2b4:	9304      	str	r3, [sp, #16]
 800b2b6:	4640      	mov	r0, r8
 800b2b8:	4649      	mov	r1, r9
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	07ea      	lsls	r2, r5, #31
 800b2be:	d504      	bpl.n	800b2ca <_strtod_l+0x5c2>
 800b2c0:	e9da 2300 	ldrd	r2, r3, [sl]
 800b2c4:	f7f5 f998 	bl	80005f8 <__aeabi_dmul>
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	106d      	asrs	r5, r5, #1
 800b2cc:	f10a 0a08 	add.w	sl, sl, #8
 800b2d0:	d1f4      	bne.n	800b2bc <_strtod_l+0x5b4>
 800b2d2:	b10b      	cbz	r3, 800b2d8 <_strtod_l+0x5d0>
 800b2d4:	4680      	mov	r8, r0
 800b2d6:	4689      	mov	r9, r1
 800b2d8:	9b04      	ldr	r3, [sp, #16]
 800b2da:	b1bb      	cbz	r3, 800b30c <_strtod_l+0x604>
 800b2dc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b2e0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	4649      	mov	r1, r9
 800b2e8:	dd10      	ble.n	800b30c <_strtod_l+0x604>
 800b2ea:	2b1f      	cmp	r3, #31
 800b2ec:	f340 811e 	ble.w	800b52c <_strtod_l+0x824>
 800b2f0:	2b34      	cmp	r3, #52	; 0x34
 800b2f2:	bfde      	ittt	le
 800b2f4:	f04f 33ff 	movle.w	r3, #4294967295
 800b2f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b2fc:	4093      	lslle	r3, r2
 800b2fe:	f04f 0800 	mov.w	r8, #0
 800b302:	bfcc      	ite	gt
 800b304:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b308:	ea03 0901 	andle.w	r9, r3, r1
 800b30c:	2200      	movs	r2, #0
 800b30e:	2300      	movs	r3, #0
 800b310:	4640      	mov	r0, r8
 800b312:	4649      	mov	r1, r9
 800b314:	f7f5 fbd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b318:	2800      	cmp	r0, #0
 800b31a:	d1a6      	bne.n	800b26a <_strtod_l+0x562>
 800b31c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b31e:	9300      	str	r3, [sp, #0]
 800b320:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b322:	4633      	mov	r3, r6
 800b324:	465a      	mov	r2, fp
 800b326:	4620      	mov	r0, r4
 800b328:	f7ff f8cc 	bl	800a4c4 <__s2b>
 800b32c:	9009      	str	r0, [sp, #36]	; 0x24
 800b32e:	2800      	cmp	r0, #0
 800b330:	f43f af2a 	beq.w	800b188 <_strtod_l+0x480>
 800b334:	9a08      	ldr	r2, [sp, #32]
 800b336:	9b05      	ldr	r3, [sp, #20]
 800b338:	2a00      	cmp	r2, #0
 800b33a:	eba3 0307 	sub.w	r3, r3, r7
 800b33e:	bfa8      	it	ge
 800b340:	2300      	movge	r3, #0
 800b342:	930c      	str	r3, [sp, #48]	; 0x30
 800b344:	2500      	movs	r5, #0
 800b346:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b34a:	9312      	str	r3, [sp, #72]	; 0x48
 800b34c:	46ab      	mov	fp, r5
 800b34e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b350:	4620      	mov	r0, r4
 800b352:	6859      	ldr	r1, [r3, #4]
 800b354:	f7ff f80e 	bl	800a374 <_Balloc>
 800b358:	9005      	str	r0, [sp, #20]
 800b35a:	2800      	cmp	r0, #0
 800b35c:	f43f af18 	beq.w	800b190 <_strtod_l+0x488>
 800b360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b362:	691a      	ldr	r2, [r3, #16]
 800b364:	3202      	adds	r2, #2
 800b366:	f103 010c 	add.w	r1, r3, #12
 800b36a:	0092      	lsls	r2, r2, #2
 800b36c:	300c      	adds	r0, #12
 800b36e:	f7fe f870 	bl	8009452 <memcpy>
 800b372:	ec49 8b10 	vmov	d0, r8, r9
 800b376:	aa18      	add	r2, sp, #96	; 0x60
 800b378:	a917      	add	r1, sp, #92	; 0x5c
 800b37a:	4620      	mov	r0, r4
 800b37c:	f7ff fbd6 	bl	800ab2c <__d2b>
 800b380:	ec49 8b18 	vmov	d8, r8, r9
 800b384:	9016      	str	r0, [sp, #88]	; 0x58
 800b386:	2800      	cmp	r0, #0
 800b388:	f43f af02 	beq.w	800b190 <_strtod_l+0x488>
 800b38c:	2101      	movs	r1, #1
 800b38e:	4620      	mov	r0, r4
 800b390:	f7ff f930 	bl	800a5f4 <__i2b>
 800b394:	4683      	mov	fp, r0
 800b396:	2800      	cmp	r0, #0
 800b398:	f43f aefa 	beq.w	800b190 <_strtod_l+0x488>
 800b39c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b39e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b3a0:	2e00      	cmp	r6, #0
 800b3a2:	bfab      	itete	ge
 800b3a4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800b3a6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800b3a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b3aa:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800b3ae:	bfac      	ite	ge
 800b3b0:	eb06 0a03 	addge.w	sl, r6, r3
 800b3b4:	1b9f      	sublt	r7, r3, r6
 800b3b6:	9b04      	ldr	r3, [sp, #16]
 800b3b8:	1af6      	subs	r6, r6, r3
 800b3ba:	4416      	add	r6, r2
 800b3bc:	4ba0      	ldr	r3, [pc, #640]	; (800b640 <_strtod_l+0x938>)
 800b3be:	3e01      	subs	r6, #1
 800b3c0:	429e      	cmp	r6, r3
 800b3c2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b3c6:	f280 80c4 	bge.w	800b552 <_strtod_l+0x84a>
 800b3ca:	1b9b      	subs	r3, r3, r6
 800b3cc:	2b1f      	cmp	r3, #31
 800b3ce:	eba2 0203 	sub.w	r2, r2, r3
 800b3d2:	f04f 0101 	mov.w	r1, #1
 800b3d6:	f300 80b0 	bgt.w	800b53a <_strtod_l+0x832>
 800b3da:	fa01 f303 	lsl.w	r3, r1, r3
 800b3de:	930e      	str	r3, [sp, #56]	; 0x38
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	930d      	str	r3, [sp, #52]	; 0x34
 800b3e4:	eb0a 0602 	add.w	r6, sl, r2
 800b3e8:	9b04      	ldr	r3, [sp, #16]
 800b3ea:	45b2      	cmp	sl, r6
 800b3ec:	4417      	add	r7, r2
 800b3ee:	441f      	add	r7, r3
 800b3f0:	4653      	mov	r3, sl
 800b3f2:	bfa8      	it	ge
 800b3f4:	4633      	movge	r3, r6
 800b3f6:	42bb      	cmp	r3, r7
 800b3f8:	bfa8      	it	ge
 800b3fa:	463b      	movge	r3, r7
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	bfc2      	ittt	gt
 800b400:	1af6      	subgt	r6, r6, r3
 800b402:	1aff      	subgt	r7, r7, r3
 800b404:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	dd17      	ble.n	800b43e <_strtod_l+0x736>
 800b40e:	4659      	mov	r1, fp
 800b410:	461a      	mov	r2, r3
 800b412:	4620      	mov	r0, r4
 800b414:	f7ff f9ae 	bl	800a774 <__pow5mult>
 800b418:	4683      	mov	fp, r0
 800b41a:	2800      	cmp	r0, #0
 800b41c:	f43f aeb8 	beq.w	800b190 <_strtod_l+0x488>
 800b420:	4601      	mov	r1, r0
 800b422:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b424:	4620      	mov	r0, r4
 800b426:	f7ff f8fb 	bl	800a620 <__multiply>
 800b42a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b42c:	2800      	cmp	r0, #0
 800b42e:	f43f aeaf 	beq.w	800b190 <_strtod_l+0x488>
 800b432:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b434:	4620      	mov	r0, r4
 800b436:	f7fe ffdd 	bl	800a3f4 <_Bfree>
 800b43a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b43c:	9316      	str	r3, [sp, #88]	; 0x58
 800b43e:	2e00      	cmp	r6, #0
 800b440:	f300 808c 	bgt.w	800b55c <_strtod_l+0x854>
 800b444:	9b08      	ldr	r3, [sp, #32]
 800b446:	2b00      	cmp	r3, #0
 800b448:	dd08      	ble.n	800b45c <_strtod_l+0x754>
 800b44a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b44c:	9905      	ldr	r1, [sp, #20]
 800b44e:	4620      	mov	r0, r4
 800b450:	f7ff f990 	bl	800a774 <__pow5mult>
 800b454:	9005      	str	r0, [sp, #20]
 800b456:	2800      	cmp	r0, #0
 800b458:	f43f ae9a 	beq.w	800b190 <_strtod_l+0x488>
 800b45c:	2f00      	cmp	r7, #0
 800b45e:	dd08      	ble.n	800b472 <_strtod_l+0x76a>
 800b460:	9905      	ldr	r1, [sp, #20]
 800b462:	463a      	mov	r2, r7
 800b464:	4620      	mov	r0, r4
 800b466:	f7ff f9df 	bl	800a828 <__lshift>
 800b46a:	9005      	str	r0, [sp, #20]
 800b46c:	2800      	cmp	r0, #0
 800b46e:	f43f ae8f 	beq.w	800b190 <_strtod_l+0x488>
 800b472:	f1ba 0f00 	cmp.w	sl, #0
 800b476:	dd08      	ble.n	800b48a <_strtod_l+0x782>
 800b478:	4659      	mov	r1, fp
 800b47a:	4652      	mov	r2, sl
 800b47c:	4620      	mov	r0, r4
 800b47e:	f7ff f9d3 	bl	800a828 <__lshift>
 800b482:	4683      	mov	fp, r0
 800b484:	2800      	cmp	r0, #0
 800b486:	f43f ae83 	beq.w	800b190 <_strtod_l+0x488>
 800b48a:	9a05      	ldr	r2, [sp, #20]
 800b48c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b48e:	4620      	mov	r0, r4
 800b490:	f7ff fa52 	bl	800a938 <__mdiff>
 800b494:	4605      	mov	r5, r0
 800b496:	2800      	cmp	r0, #0
 800b498:	f43f ae7a 	beq.w	800b190 <_strtod_l+0x488>
 800b49c:	68c3      	ldr	r3, [r0, #12]
 800b49e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	60c3      	str	r3, [r0, #12]
 800b4a4:	4659      	mov	r1, fp
 800b4a6:	f7ff fa2b 	bl	800a900 <__mcmp>
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	da60      	bge.n	800b570 <_strtod_l+0x868>
 800b4ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4b0:	ea53 0308 	orrs.w	r3, r3, r8
 800b4b4:	f040 8084 	bne.w	800b5c0 <_strtod_l+0x8b8>
 800b4b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d17f      	bne.n	800b5c0 <_strtod_l+0x8b8>
 800b4c0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4c4:	0d1b      	lsrs	r3, r3, #20
 800b4c6:	051b      	lsls	r3, r3, #20
 800b4c8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b4cc:	d978      	bls.n	800b5c0 <_strtod_l+0x8b8>
 800b4ce:	696b      	ldr	r3, [r5, #20]
 800b4d0:	b913      	cbnz	r3, 800b4d8 <_strtod_l+0x7d0>
 800b4d2:	692b      	ldr	r3, [r5, #16]
 800b4d4:	2b01      	cmp	r3, #1
 800b4d6:	dd73      	ble.n	800b5c0 <_strtod_l+0x8b8>
 800b4d8:	4629      	mov	r1, r5
 800b4da:	2201      	movs	r2, #1
 800b4dc:	4620      	mov	r0, r4
 800b4de:	f7ff f9a3 	bl	800a828 <__lshift>
 800b4e2:	4659      	mov	r1, fp
 800b4e4:	4605      	mov	r5, r0
 800b4e6:	f7ff fa0b 	bl	800a900 <__mcmp>
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	dd68      	ble.n	800b5c0 <_strtod_l+0x8b8>
 800b4ee:	9904      	ldr	r1, [sp, #16]
 800b4f0:	4a54      	ldr	r2, [pc, #336]	; (800b644 <_strtod_l+0x93c>)
 800b4f2:	464b      	mov	r3, r9
 800b4f4:	2900      	cmp	r1, #0
 800b4f6:	f000 8084 	beq.w	800b602 <_strtod_l+0x8fa>
 800b4fa:	ea02 0109 	and.w	r1, r2, r9
 800b4fe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b502:	dc7e      	bgt.n	800b602 <_strtod_l+0x8fa>
 800b504:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b508:	f77f aeb3 	ble.w	800b272 <_strtod_l+0x56a>
 800b50c:	4b4e      	ldr	r3, [pc, #312]	; (800b648 <_strtod_l+0x940>)
 800b50e:	4640      	mov	r0, r8
 800b510:	4649      	mov	r1, r9
 800b512:	2200      	movs	r2, #0
 800b514:	f7f5 f870 	bl	80005f8 <__aeabi_dmul>
 800b518:	4b4a      	ldr	r3, [pc, #296]	; (800b644 <_strtod_l+0x93c>)
 800b51a:	400b      	ands	r3, r1
 800b51c:	4680      	mov	r8, r0
 800b51e:	4689      	mov	r9, r1
 800b520:	2b00      	cmp	r3, #0
 800b522:	f47f ae3f 	bne.w	800b1a4 <_strtod_l+0x49c>
 800b526:	2322      	movs	r3, #34	; 0x22
 800b528:	6023      	str	r3, [r4, #0]
 800b52a:	e63b      	b.n	800b1a4 <_strtod_l+0x49c>
 800b52c:	f04f 32ff 	mov.w	r2, #4294967295
 800b530:	fa02 f303 	lsl.w	r3, r2, r3
 800b534:	ea03 0808 	and.w	r8, r3, r8
 800b538:	e6e8      	b.n	800b30c <_strtod_l+0x604>
 800b53a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b53e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b542:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b546:	36e2      	adds	r6, #226	; 0xe2
 800b548:	fa01 f306 	lsl.w	r3, r1, r6
 800b54c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b550:	e748      	b.n	800b3e4 <_strtod_l+0x6dc>
 800b552:	2100      	movs	r1, #0
 800b554:	2301      	movs	r3, #1
 800b556:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b55a:	e743      	b.n	800b3e4 <_strtod_l+0x6dc>
 800b55c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b55e:	4632      	mov	r2, r6
 800b560:	4620      	mov	r0, r4
 800b562:	f7ff f961 	bl	800a828 <__lshift>
 800b566:	9016      	str	r0, [sp, #88]	; 0x58
 800b568:	2800      	cmp	r0, #0
 800b56a:	f47f af6b 	bne.w	800b444 <_strtod_l+0x73c>
 800b56e:	e60f      	b.n	800b190 <_strtod_l+0x488>
 800b570:	46ca      	mov	sl, r9
 800b572:	d171      	bne.n	800b658 <_strtod_l+0x950>
 800b574:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b576:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b57a:	b352      	cbz	r2, 800b5d2 <_strtod_l+0x8ca>
 800b57c:	4a33      	ldr	r2, [pc, #204]	; (800b64c <_strtod_l+0x944>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d12a      	bne.n	800b5d8 <_strtod_l+0x8d0>
 800b582:	9b04      	ldr	r3, [sp, #16]
 800b584:	4641      	mov	r1, r8
 800b586:	b1fb      	cbz	r3, 800b5c8 <_strtod_l+0x8c0>
 800b588:	4b2e      	ldr	r3, [pc, #184]	; (800b644 <_strtod_l+0x93c>)
 800b58a:	ea09 0303 	and.w	r3, r9, r3
 800b58e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b592:	f04f 32ff 	mov.w	r2, #4294967295
 800b596:	d81a      	bhi.n	800b5ce <_strtod_l+0x8c6>
 800b598:	0d1b      	lsrs	r3, r3, #20
 800b59a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b59e:	fa02 f303 	lsl.w	r3, r2, r3
 800b5a2:	4299      	cmp	r1, r3
 800b5a4:	d118      	bne.n	800b5d8 <_strtod_l+0x8d0>
 800b5a6:	4b2a      	ldr	r3, [pc, #168]	; (800b650 <_strtod_l+0x948>)
 800b5a8:	459a      	cmp	sl, r3
 800b5aa:	d102      	bne.n	800b5b2 <_strtod_l+0x8aa>
 800b5ac:	3101      	adds	r1, #1
 800b5ae:	f43f adef 	beq.w	800b190 <_strtod_l+0x488>
 800b5b2:	4b24      	ldr	r3, [pc, #144]	; (800b644 <_strtod_l+0x93c>)
 800b5b4:	ea0a 0303 	and.w	r3, sl, r3
 800b5b8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b5bc:	f04f 0800 	mov.w	r8, #0
 800b5c0:	9b04      	ldr	r3, [sp, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d1a2      	bne.n	800b50c <_strtod_l+0x804>
 800b5c6:	e5ed      	b.n	800b1a4 <_strtod_l+0x49c>
 800b5c8:	f04f 33ff 	mov.w	r3, #4294967295
 800b5cc:	e7e9      	b.n	800b5a2 <_strtod_l+0x89a>
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	e7e7      	b.n	800b5a2 <_strtod_l+0x89a>
 800b5d2:	ea53 0308 	orrs.w	r3, r3, r8
 800b5d6:	d08a      	beq.n	800b4ee <_strtod_l+0x7e6>
 800b5d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5da:	b1e3      	cbz	r3, 800b616 <_strtod_l+0x90e>
 800b5dc:	ea13 0f0a 	tst.w	r3, sl
 800b5e0:	d0ee      	beq.n	800b5c0 <_strtod_l+0x8b8>
 800b5e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5e4:	9a04      	ldr	r2, [sp, #16]
 800b5e6:	4640      	mov	r0, r8
 800b5e8:	4649      	mov	r1, r9
 800b5ea:	b1c3      	cbz	r3, 800b61e <_strtod_l+0x916>
 800b5ec:	f7ff fb6f 	bl	800acce <sulp>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	ec51 0b18 	vmov	r0, r1, d8
 800b5f8:	f7f4 fe48 	bl	800028c <__adddf3>
 800b5fc:	4680      	mov	r8, r0
 800b5fe:	4689      	mov	r9, r1
 800b600:	e7de      	b.n	800b5c0 <_strtod_l+0x8b8>
 800b602:	4013      	ands	r3, r2
 800b604:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b608:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b60c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b610:	f04f 38ff 	mov.w	r8, #4294967295
 800b614:	e7d4      	b.n	800b5c0 <_strtod_l+0x8b8>
 800b616:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b618:	ea13 0f08 	tst.w	r3, r8
 800b61c:	e7e0      	b.n	800b5e0 <_strtod_l+0x8d8>
 800b61e:	f7ff fb56 	bl	800acce <sulp>
 800b622:	4602      	mov	r2, r0
 800b624:	460b      	mov	r3, r1
 800b626:	ec51 0b18 	vmov	r0, r1, d8
 800b62a:	f7f4 fe2d 	bl	8000288 <__aeabi_dsub>
 800b62e:	2200      	movs	r2, #0
 800b630:	2300      	movs	r3, #0
 800b632:	4680      	mov	r8, r0
 800b634:	4689      	mov	r9, r1
 800b636:	f7f5 fa47 	bl	8000ac8 <__aeabi_dcmpeq>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d0c0      	beq.n	800b5c0 <_strtod_l+0x8b8>
 800b63e:	e618      	b.n	800b272 <_strtod_l+0x56a>
 800b640:	fffffc02 	.word	0xfffffc02
 800b644:	7ff00000 	.word	0x7ff00000
 800b648:	39500000 	.word	0x39500000
 800b64c:	000fffff 	.word	0x000fffff
 800b650:	7fefffff 	.word	0x7fefffff
 800b654:	0800e320 	.word	0x0800e320
 800b658:	4659      	mov	r1, fp
 800b65a:	4628      	mov	r0, r5
 800b65c:	f7ff fac0 	bl	800abe0 <__ratio>
 800b660:	ec57 6b10 	vmov	r6, r7, d0
 800b664:	ee10 0a10 	vmov	r0, s0
 800b668:	2200      	movs	r2, #0
 800b66a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b66e:	4639      	mov	r1, r7
 800b670:	f7f5 fa3e 	bl	8000af0 <__aeabi_dcmple>
 800b674:	2800      	cmp	r0, #0
 800b676:	d071      	beq.n	800b75c <_strtod_l+0xa54>
 800b678:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d17c      	bne.n	800b778 <_strtod_l+0xa70>
 800b67e:	f1b8 0f00 	cmp.w	r8, #0
 800b682:	d15a      	bne.n	800b73a <_strtod_l+0xa32>
 800b684:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d15d      	bne.n	800b748 <_strtod_l+0xa40>
 800b68c:	4b90      	ldr	r3, [pc, #576]	; (800b8d0 <_strtod_l+0xbc8>)
 800b68e:	2200      	movs	r2, #0
 800b690:	4630      	mov	r0, r6
 800b692:	4639      	mov	r1, r7
 800b694:	f7f5 fa22 	bl	8000adc <__aeabi_dcmplt>
 800b698:	2800      	cmp	r0, #0
 800b69a:	d15c      	bne.n	800b756 <_strtod_l+0xa4e>
 800b69c:	4630      	mov	r0, r6
 800b69e:	4639      	mov	r1, r7
 800b6a0:	4b8c      	ldr	r3, [pc, #560]	; (800b8d4 <_strtod_l+0xbcc>)
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	f7f4 ffa8 	bl	80005f8 <__aeabi_dmul>
 800b6a8:	4606      	mov	r6, r0
 800b6aa:	460f      	mov	r7, r1
 800b6ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b6b0:	9606      	str	r6, [sp, #24]
 800b6b2:	9307      	str	r3, [sp, #28]
 800b6b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6b8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b6bc:	4b86      	ldr	r3, [pc, #536]	; (800b8d8 <_strtod_l+0xbd0>)
 800b6be:	ea0a 0303 	and.w	r3, sl, r3
 800b6c2:	930d      	str	r3, [sp, #52]	; 0x34
 800b6c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6c6:	4b85      	ldr	r3, [pc, #532]	; (800b8dc <_strtod_l+0xbd4>)
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	f040 8090 	bne.w	800b7ee <_strtod_l+0xae6>
 800b6ce:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b6d2:	ec49 8b10 	vmov	d0, r8, r9
 800b6d6:	f7ff f9b9 	bl	800aa4c <__ulp>
 800b6da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6de:	ec51 0b10 	vmov	r0, r1, d0
 800b6e2:	f7f4 ff89 	bl	80005f8 <__aeabi_dmul>
 800b6e6:	4642      	mov	r2, r8
 800b6e8:	464b      	mov	r3, r9
 800b6ea:	f7f4 fdcf 	bl	800028c <__adddf3>
 800b6ee:	460b      	mov	r3, r1
 800b6f0:	4979      	ldr	r1, [pc, #484]	; (800b8d8 <_strtod_l+0xbd0>)
 800b6f2:	4a7b      	ldr	r2, [pc, #492]	; (800b8e0 <_strtod_l+0xbd8>)
 800b6f4:	4019      	ands	r1, r3
 800b6f6:	4291      	cmp	r1, r2
 800b6f8:	4680      	mov	r8, r0
 800b6fa:	d944      	bls.n	800b786 <_strtod_l+0xa7e>
 800b6fc:	ee18 2a90 	vmov	r2, s17
 800b700:	4b78      	ldr	r3, [pc, #480]	; (800b8e4 <_strtod_l+0xbdc>)
 800b702:	429a      	cmp	r2, r3
 800b704:	d104      	bne.n	800b710 <_strtod_l+0xa08>
 800b706:	ee18 3a10 	vmov	r3, s16
 800b70a:	3301      	adds	r3, #1
 800b70c:	f43f ad40 	beq.w	800b190 <_strtod_l+0x488>
 800b710:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b8e4 <_strtod_l+0xbdc>
 800b714:	f04f 38ff 	mov.w	r8, #4294967295
 800b718:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b71a:	4620      	mov	r0, r4
 800b71c:	f7fe fe6a 	bl	800a3f4 <_Bfree>
 800b720:	9905      	ldr	r1, [sp, #20]
 800b722:	4620      	mov	r0, r4
 800b724:	f7fe fe66 	bl	800a3f4 <_Bfree>
 800b728:	4659      	mov	r1, fp
 800b72a:	4620      	mov	r0, r4
 800b72c:	f7fe fe62 	bl	800a3f4 <_Bfree>
 800b730:	4629      	mov	r1, r5
 800b732:	4620      	mov	r0, r4
 800b734:	f7fe fe5e 	bl	800a3f4 <_Bfree>
 800b738:	e609      	b.n	800b34e <_strtod_l+0x646>
 800b73a:	f1b8 0f01 	cmp.w	r8, #1
 800b73e:	d103      	bne.n	800b748 <_strtod_l+0xa40>
 800b740:	f1b9 0f00 	cmp.w	r9, #0
 800b744:	f43f ad95 	beq.w	800b272 <_strtod_l+0x56a>
 800b748:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b8a0 <_strtod_l+0xb98>
 800b74c:	4f60      	ldr	r7, [pc, #384]	; (800b8d0 <_strtod_l+0xbc8>)
 800b74e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b752:	2600      	movs	r6, #0
 800b754:	e7ae      	b.n	800b6b4 <_strtod_l+0x9ac>
 800b756:	4f5f      	ldr	r7, [pc, #380]	; (800b8d4 <_strtod_l+0xbcc>)
 800b758:	2600      	movs	r6, #0
 800b75a:	e7a7      	b.n	800b6ac <_strtod_l+0x9a4>
 800b75c:	4b5d      	ldr	r3, [pc, #372]	; (800b8d4 <_strtod_l+0xbcc>)
 800b75e:	4630      	mov	r0, r6
 800b760:	4639      	mov	r1, r7
 800b762:	2200      	movs	r2, #0
 800b764:	f7f4 ff48 	bl	80005f8 <__aeabi_dmul>
 800b768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b76a:	4606      	mov	r6, r0
 800b76c:	460f      	mov	r7, r1
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d09c      	beq.n	800b6ac <_strtod_l+0x9a4>
 800b772:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b776:	e79d      	b.n	800b6b4 <_strtod_l+0x9ac>
 800b778:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b8a8 <_strtod_l+0xba0>
 800b77c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b780:	ec57 6b17 	vmov	r6, r7, d7
 800b784:	e796      	b.n	800b6b4 <_strtod_l+0x9ac>
 800b786:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b78a:	9b04      	ldr	r3, [sp, #16]
 800b78c:	46ca      	mov	sl, r9
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d1c2      	bne.n	800b718 <_strtod_l+0xa10>
 800b792:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b796:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b798:	0d1b      	lsrs	r3, r3, #20
 800b79a:	051b      	lsls	r3, r3, #20
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d1bb      	bne.n	800b718 <_strtod_l+0xa10>
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	4639      	mov	r1, r7
 800b7a4:	f7f5 fa88 	bl	8000cb8 <__aeabi_d2lz>
 800b7a8:	f7f4 fef8 	bl	800059c <__aeabi_l2d>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	4639      	mov	r1, r7
 800b7b4:	f7f4 fd68 	bl	8000288 <__aeabi_dsub>
 800b7b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b7be:	ea43 0308 	orr.w	r3, r3, r8
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	460f      	mov	r7, r1
 800b7c8:	d054      	beq.n	800b874 <_strtod_l+0xb6c>
 800b7ca:	a339      	add	r3, pc, #228	; (adr r3, 800b8b0 <_strtod_l+0xba8>)
 800b7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d0:	f7f5 f984 	bl	8000adc <__aeabi_dcmplt>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	f47f ace5 	bne.w	800b1a4 <_strtod_l+0x49c>
 800b7da:	a337      	add	r3, pc, #220	; (adr r3, 800b8b8 <_strtod_l+0xbb0>)
 800b7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	4639      	mov	r1, r7
 800b7e4:	f7f5 f998 	bl	8000b18 <__aeabi_dcmpgt>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	d095      	beq.n	800b718 <_strtod_l+0xa10>
 800b7ec:	e4da      	b.n	800b1a4 <_strtod_l+0x49c>
 800b7ee:	9b04      	ldr	r3, [sp, #16]
 800b7f0:	b333      	cbz	r3, 800b840 <_strtod_l+0xb38>
 800b7f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b7f8:	d822      	bhi.n	800b840 <_strtod_l+0xb38>
 800b7fa:	a331      	add	r3, pc, #196	; (adr r3, 800b8c0 <_strtod_l+0xbb8>)
 800b7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b800:	4630      	mov	r0, r6
 800b802:	4639      	mov	r1, r7
 800b804:	f7f5 f974 	bl	8000af0 <__aeabi_dcmple>
 800b808:	b1a0      	cbz	r0, 800b834 <_strtod_l+0xb2c>
 800b80a:	4639      	mov	r1, r7
 800b80c:	4630      	mov	r0, r6
 800b80e:	f7f5 f9cb 	bl	8000ba8 <__aeabi_d2uiz>
 800b812:	2801      	cmp	r0, #1
 800b814:	bf38      	it	cc
 800b816:	2001      	movcc	r0, #1
 800b818:	f7f4 fe74 	bl	8000504 <__aeabi_ui2d>
 800b81c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b81e:	4606      	mov	r6, r0
 800b820:	460f      	mov	r7, r1
 800b822:	bb23      	cbnz	r3, 800b86e <_strtod_l+0xb66>
 800b824:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b828:	9010      	str	r0, [sp, #64]	; 0x40
 800b82a:	9311      	str	r3, [sp, #68]	; 0x44
 800b82c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b830:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b836:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b838:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b83c:	1a9b      	subs	r3, r3, r2
 800b83e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b840:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b844:	eeb0 0a48 	vmov.f32	s0, s16
 800b848:	eef0 0a68 	vmov.f32	s1, s17
 800b84c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b850:	f7ff f8fc 	bl	800aa4c <__ulp>
 800b854:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b858:	ec53 2b10 	vmov	r2, r3, d0
 800b85c:	f7f4 fecc 	bl	80005f8 <__aeabi_dmul>
 800b860:	ec53 2b18 	vmov	r2, r3, d8
 800b864:	f7f4 fd12 	bl	800028c <__adddf3>
 800b868:	4680      	mov	r8, r0
 800b86a:	4689      	mov	r9, r1
 800b86c:	e78d      	b.n	800b78a <_strtod_l+0xa82>
 800b86e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b872:	e7db      	b.n	800b82c <_strtod_l+0xb24>
 800b874:	a314      	add	r3, pc, #80	; (adr r3, 800b8c8 <_strtod_l+0xbc0>)
 800b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87a:	f7f5 f92f 	bl	8000adc <__aeabi_dcmplt>
 800b87e:	e7b3      	b.n	800b7e8 <_strtod_l+0xae0>
 800b880:	2300      	movs	r3, #0
 800b882:	930a      	str	r3, [sp, #40]	; 0x28
 800b884:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b888:	6013      	str	r3, [r2, #0]
 800b88a:	f7ff ba7c 	b.w	800ad86 <_strtod_l+0x7e>
 800b88e:	2a65      	cmp	r2, #101	; 0x65
 800b890:	f43f ab75 	beq.w	800af7e <_strtod_l+0x276>
 800b894:	2a45      	cmp	r2, #69	; 0x45
 800b896:	f43f ab72 	beq.w	800af7e <_strtod_l+0x276>
 800b89a:	2301      	movs	r3, #1
 800b89c:	f7ff bbaa 	b.w	800aff4 <_strtod_l+0x2ec>
 800b8a0:	00000000 	.word	0x00000000
 800b8a4:	bff00000 	.word	0xbff00000
 800b8a8:	00000000 	.word	0x00000000
 800b8ac:	3ff00000 	.word	0x3ff00000
 800b8b0:	94a03595 	.word	0x94a03595
 800b8b4:	3fdfffff 	.word	0x3fdfffff
 800b8b8:	35afe535 	.word	0x35afe535
 800b8bc:	3fe00000 	.word	0x3fe00000
 800b8c0:	ffc00000 	.word	0xffc00000
 800b8c4:	41dfffff 	.word	0x41dfffff
 800b8c8:	94a03595 	.word	0x94a03595
 800b8cc:	3fcfffff 	.word	0x3fcfffff
 800b8d0:	3ff00000 	.word	0x3ff00000
 800b8d4:	3fe00000 	.word	0x3fe00000
 800b8d8:	7ff00000 	.word	0x7ff00000
 800b8dc:	7fe00000 	.word	0x7fe00000
 800b8e0:	7c9fffff 	.word	0x7c9fffff
 800b8e4:	7fefffff 	.word	0x7fefffff

0800b8e8 <_strtod_r>:
 800b8e8:	4b01      	ldr	r3, [pc, #4]	; (800b8f0 <_strtod_r+0x8>)
 800b8ea:	f7ff ba0d 	b.w	800ad08 <_strtod_l>
 800b8ee:	bf00      	nop
 800b8f0:	2000008c 	.word	0x2000008c

0800b8f4 <_strtol_l.constprop.0>:
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8fa:	d001      	beq.n	800b900 <_strtol_l.constprop.0+0xc>
 800b8fc:	2b24      	cmp	r3, #36	; 0x24
 800b8fe:	d906      	bls.n	800b90e <_strtol_l.constprop.0+0x1a>
 800b900:	f7fd fd7a 	bl	80093f8 <__errno>
 800b904:	2316      	movs	r3, #22
 800b906:	6003      	str	r3, [r0, #0]
 800b908:	2000      	movs	r0, #0
 800b90a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b90e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b9f4 <_strtol_l.constprop.0+0x100>
 800b912:	460d      	mov	r5, r1
 800b914:	462e      	mov	r6, r5
 800b916:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b91a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b91e:	f017 0708 	ands.w	r7, r7, #8
 800b922:	d1f7      	bne.n	800b914 <_strtol_l.constprop.0+0x20>
 800b924:	2c2d      	cmp	r4, #45	; 0x2d
 800b926:	d132      	bne.n	800b98e <_strtol_l.constprop.0+0x9a>
 800b928:	782c      	ldrb	r4, [r5, #0]
 800b92a:	2701      	movs	r7, #1
 800b92c:	1cb5      	adds	r5, r6, #2
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d05b      	beq.n	800b9ea <_strtol_l.constprop.0+0xf6>
 800b932:	2b10      	cmp	r3, #16
 800b934:	d109      	bne.n	800b94a <_strtol_l.constprop.0+0x56>
 800b936:	2c30      	cmp	r4, #48	; 0x30
 800b938:	d107      	bne.n	800b94a <_strtol_l.constprop.0+0x56>
 800b93a:	782c      	ldrb	r4, [r5, #0]
 800b93c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b940:	2c58      	cmp	r4, #88	; 0x58
 800b942:	d14d      	bne.n	800b9e0 <_strtol_l.constprop.0+0xec>
 800b944:	786c      	ldrb	r4, [r5, #1]
 800b946:	2310      	movs	r3, #16
 800b948:	3502      	adds	r5, #2
 800b94a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b94e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b952:	f04f 0e00 	mov.w	lr, #0
 800b956:	fbb8 f9f3 	udiv	r9, r8, r3
 800b95a:	4676      	mov	r6, lr
 800b95c:	fb03 8a19 	mls	sl, r3, r9, r8
 800b960:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b964:	f1bc 0f09 	cmp.w	ip, #9
 800b968:	d816      	bhi.n	800b998 <_strtol_l.constprop.0+0xa4>
 800b96a:	4664      	mov	r4, ip
 800b96c:	42a3      	cmp	r3, r4
 800b96e:	dd24      	ble.n	800b9ba <_strtol_l.constprop.0+0xc6>
 800b970:	f1be 3fff 	cmp.w	lr, #4294967295
 800b974:	d008      	beq.n	800b988 <_strtol_l.constprop.0+0x94>
 800b976:	45b1      	cmp	r9, r6
 800b978:	d31c      	bcc.n	800b9b4 <_strtol_l.constprop.0+0xc0>
 800b97a:	d101      	bne.n	800b980 <_strtol_l.constprop.0+0x8c>
 800b97c:	45a2      	cmp	sl, r4
 800b97e:	db19      	blt.n	800b9b4 <_strtol_l.constprop.0+0xc0>
 800b980:	fb06 4603 	mla	r6, r6, r3, r4
 800b984:	f04f 0e01 	mov.w	lr, #1
 800b988:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b98c:	e7e8      	b.n	800b960 <_strtol_l.constprop.0+0x6c>
 800b98e:	2c2b      	cmp	r4, #43	; 0x2b
 800b990:	bf04      	itt	eq
 800b992:	782c      	ldrbeq	r4, [r5, #0]
 800b994:	1cb5      	addeq	r5, r6, #2
 800b996:	e7ca      	b.n	800b92e <_strtol_l.constprop.0+0x3a>
 800b998:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b99c:	f1bc 0f19 	cmp.w	ip, #25
 800b9a0:	d801      	bhi.n	800b9a6 <_strtol_l.constprop.0+0xb2>
 800b9a2:	3c37      	subs	r4, #55	; 0x37
 800b9a4:	e7e2      	b.n	800b96c <_strtol_l.constprop.0+0x78>
 800b9a6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b9aa:	f1bc 0f19 	cmp.w	ip, #25
 800b9ae:	d804      	bhi.n	800b9ba <_strtol_l.constprop.0+0xc6>
 800b9b0:	3c57      	subs	r4, #87	; 0x57
 800b9b2:	e7db      	b.n	800b96c <_strtol_l.constprop.0+0x78>
 800b9b4:	f04f 3eff 	mov.w	lr, #4294967295
 800b9b8:	e7e6      	b.n	800b988 <_strtol_l.constprop.0+0x94>
 800b9ba:	f1be 3fff 	cmp.w	lr, #4294967295
 800b9be:	d105      	bne.n	800b9cc <_strtol_l.constprop.0+0xd8>
 800b9c0:	2322      	movs	r3, #34	; 0x22
 800b9c2:	6003      	str	r3, [r0, #0]
 800b9c4:	4646      	mov	r6, r8
 800b9c6:	b942      	cbnz	r2, 800b9da <_strtol_l.constprop.0+0xe6>
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	e79e      	b.n	800b90a <_strtol_l.constprop.0+0x16>
 800b9cc:	b107      	cbz	r7, 800b9d0 <_strtol_l.constprop.0+0xdc>
 800b9ce:	4276      	negs	r6, r6
 800b9d0:	2a00      	cmp	r2, #0
 800b9d2:	d0f9      	beq.n	800b9c8 <_strtol_l.constprop.0+0xd4>
 800b9d4:	f1be 0f00 	cmp.w	lr, #0
 800b9d8:	d000      	beq.n	800b9dc <_strtol_l.constprop.0+0xe8>
 800b9da:	1e69      	subs	r1, r5, #1
 800b9dc:	6011      	str	r1, [r2, #0]
 800b9de:	e7f3      	b.n	800b9c8 <_strtol_l.constprop.0+0xd4>
 800b9e0:	2430      	movs	r4, #48	; 0x30
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d1b1      	bne.n	800b94a <_strtol_l.constprop.0+0x56>
 800b9e6:	2308      	movs	r3, #8
 800b9e8:	e7af      	b.n	800b94a <_strtol_l.constprop.0+0x56>
 800b9ea:	2c30      	cmp	r4, #48	; 0x30
 800b9ec:	d0a5      	beq.n	800b93a <_strtol_l.constprop.0+0x46>
 800b9ee:	230a      	movs	r3, #10
 800b9f0:	e7ab      	b.n	800b94a <_strtol_l.constprop.0+0x56>
 800b9f2:	bf00      	nop
 800b9f4:	0800e349 	.word	0x0800e349

0800b9f8 <_strtol_r>:
 800b9f8:	f7ff bf7c 	b.w	800b8f4 <_strtol_l.constprop.0>

0800b9fc <__ssputs_r>:
 800b9fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba00:	688e      	ldr	r6, [r1, #8]
 800ba02:	461f      	mov	r7, r3
 800ba04:	42be      	cmp	r6, r7
 800ba06:	680b      	ldr	r3, [r1, #0]
 800ba08:	4682      	mov	sl, r0
 800ba0a:	460c      	mov	r4, r1
 800ba0c:	4690      	mov	r8, r2
 800ba0e:	d82c      	bhi.n	800ba6a <__ssputs_r+0x6e>
 800ba10:	898a      	ldrh	r2, [r1, #12]
 800ba12:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba16:	d026      	beq.n	800ba66 <__ssputs_r+0x6a>
 800ba18:	6965      	ldr	r5, [r4, #20]
 800ba1a:	6909      	ldr	r1, [r1, #16]
 800ba1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba20:	eba3 0901 	sub.w	r9, r3, r1
 800ba24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba28:	1c7b      	adds	r3, r7, #1
 800ba2a:	444b      	add	r3, r9
 800ba2c:	106d      	asrs	r5, r5, #1
 800ba2e:	429d      	cmp	r5, r3
 800ba30:	bf38      	it	cc
 800ba32:	461d      	movcc	r5, r3
 800ba34:	0553      	lsls	r3, r2, #21
 800ba36:	d527      	bpl.n	800ba88 <__ssputs_r+0x8c>
 800ba38:	4629      	mov	r1, r5
 800ba3a:	f7fe fc0f 	bl	800a25c <_malloc_r>
 800ba3e:	4606      	mov	r6, r0
 800ba40:	b360      	cbz	r0, 800ba9c <__ssputs_r+0xa0>
 800ba42:	6921      	ldr	r1, [r4, #16]
 800ba44:	464a      	mov	r2, r9
 800ba46:	f7fd fd04 	bl	8009452 <memcpy>
 800ba4a:	89a3      	ldrh	r3, [r4, #12]
 800ba4c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba54:	81a3      	strh	r3, [r4, #12]
 800ba56:	6126      	str	r6, [r4, #16]
 800ba58:	6165      	str	r5, [r4, #20]
 800ba5a:	444e      	add	r6, r9
 800ba5c:	eba5 0509 	sub.w	r5, r5, r9
 800ba60:	6026      	str	r6, [r4, #0]
 800ba62:	60a5      	str	r5, [r4, #8]
 800ba64:	463e      	mov	r6, r7
 800ba66:	42be      	cmp	r6, r7
 800ba68:	d900      	bls.n	800ba6c <__ssputs_r+0x70>
 800ba6a:	463e      	mov	r6, r7
 800ba6c:	6820      	ldr	r0, [r4, #0]
 800ba6e:	4632      	mov	r2, r6
 800ba70:	4641      	mov	r1, r8
 800ba72:	f000 f9c9 	bl	800be08 <memmove>
 800ba76:	68a3      	ldr	r3, [r4, #8]
 800ba78:	1b9b      	subs	r3, r3, r6
 800ba7a:	60a3      	str	r3, [r4, #8]
 800ba7c:	6823      	ldr	r3, [r4, #0]
 800ba7e:	4433      	add	r3, r6
 800ba80:	6023      	str	r3, [r4, #0]
 800ba82:	2000      	movs	r0, #0
 800ba84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba88:	462a      	mov	r2, r5
 800ba8a:	f000 fd9e 	bl	800c5ca <_realloc_r>
 800ba8e:	4606      	mov	r6, r0
 800ba90:	2800      	cmp	r0, #0
 800ba92:	d1e0      	bne.n	800ba56 <__ssputs_r+0x5a>
 800ba94:	6921      	ldr	r1, [r4, #16]
 800ba96:	4650      	mov	r0, sl
 800ba98:	f7fe fb6c 	bl	800a174 <_free_r>
 800ba9c:	230c      	movs	r3, #12
 800ba9e:	f8ca 3000 	str.w	r3, [sl]
 800baa2:	89a3      	ldrh	r3, [r4, #12]
 800baa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baa8:	81a3      	strh	r3, [r4, #12]
 800baaa:	f04f 30ff 	mov.w	r0, #4294967295
 800baae:	e7e9      	b.n	800ba84 <__ssputs_r+0x88>

0800bab0 <_svfiprintf_r>:
 800bab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab4:	4698      	mov	r8, r3
 800bab6:	898b      	ldrh	r3, [r1, #12]
 800bab8:	061b      	lsls	r3, r3, #24
 800baba:	b09d      	sub	sp, #116	; 0x74
 800babc:	4607      	mov	r7, r0
 800babe:	460d      	mov	r5, r1
 800bac0:	4614      	mov	r4, r2
 800bac2:	d50e      	bpl.n	800bae2 <_svfiprintf_r+0x32>
 800bac4:	690b      	ldr	r3, [r1, #16]
 800bac6:	b963      	cbnz	r3, 800bae2 <_svfiprintf_r+0x32>
 800bac8:	2140      	movs	r1, #64	; 0x40
 800baca:	f7fe fbc7 	bl	800a25c <_malloc_r>
 800bace:	6028      	str	r0, [r5, #0]
 800bad0:	6128      	str	r0, [r5, #16]
 800bad2:	b920      	cbnz	r0, 800bade <_svfiprintf_r+0x2e>
 800bad4:	230c      	movs	r3, #12
 800bad6:	603b      	str	r3, [r7, #0]
 800bad8:	f04f 30ff 	mov.w	r0, #4294967295
 800badc:	e0d0      	b.n	800bc80 <_svfiprintf_r+0x1d0>
 800bade:	2340      	movs	r3, #64	; 0x40
 800bae0:	616b      	str	r3, [r5, #20]
 800bae2:	2300      	movs	r3, #0
 800bae4:	9309      	str	r3, [sp, #36]	; 0x24
 800bae6:	2320      	movs	r3, #32
 800bae8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baec:	f8cd 800c 	str.w	r8, [sp, #12]
 800baf0:	2330      	movs	r3, #48	; 0x30
 800baf2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bc98 <_svfiprintf_r+0x1e8>
 800baf6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bafa:	f04f 0901 	mov.w	r9, #1
 800bafe:	4623      	mov	r3, r4
 800bb00:	469a      	mov	sl, r3
 800bb02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb06:	b10a      	cbz	r2, 800bb0c <_svfiprintf_r+0x5c>
 800bb08:	2a25      	cmp	r2, #37	; 0x25
 800bb0a:	d1f9      	bne.n	800bb00 <_svfiprintf_r+0x50>
 800bb0c:	ebba 0b04 	subs.w	fp, sl, r4
 800bb10:	d00b      	beq.n	800bb2a <_svfiprintf_r+0x7a>
 800bb12:	465b      	mov	r3, fp
 800bb14:	4622      	mov	r2, r4
 800bb16:	4629      	mov	r1, r5
 800bb18:	4638      	mov	r0, r7
 800bb1a:	f7ff ff6f 	bl	800b9fc <__ssputs_r>
 800bb1e:	3001      	adds	r0, #1
 800bb20:	f000 80a9 	beq.w	800bc76 <_svfiprintf_r+0x1c6>
 800bb24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb26:	445a      	add	r2, fp
 800bb28:	9209      	str	r2, [sp, #36]	; 0x24
 800bb2a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 80a1 	beq.w	800bc76 <_svfiprintf_r+0x1c6>
 800bb34:	2300      	movs	r3, #0
 800bb36:	f04f 32ff 	mov.w	r2, #4294967295
 800bb3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb3e:	f10a 0a01 	add.w	sl, sl, #1
 800bb42:	9304      	str	r3, [sp, #16]
 800bb44:	9307      	str	r3, [sp, #28]
 800bb46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb4a:	931a      	str	r3, [sp, #104]	; 0x68
 800bb4c:	4654      	mov	r4, sl
 800bb4e:	2205      	movs	r2, #5
 800bb50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb54:	4850      	ldr	r0, [pc, #320]	; (800bc98 <_svfiprintf_r+0x1e8>)
 800bb56:	f7f4 fb3b 	bl	80001d0 <memchr>
 800bb5a:	9a04      	ldr	r2, [sp, #16]
 800bb5c:	b9d8      	cbnz	r0, 800bb96 <_svfiprintf_r+0xe6>
 800bb5e:	06d0      	lsls	r0, r2, #27
 800bb60:	bf44      	itt	mi
 800bb62:	2320      	movmi	r3, #32
 800bb64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb68:	0711      	lsls	r1, r2, #28
 800bb6a:	bf44      	itt	mi
 800bb6c:	232b      	movmi	r3, #43	; 0x2b
 800bb6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb72:	f89a 3000 	ldrb.w	r3, [sl]
 800bb76:	2b2a      	cmp	r3, #42	; 0x2a
 800bb78:	d015      	beq.n	800bba6 <_svfiprintf_r+0xf6>
 800bb7a:	9a07      	ldr	r2, [sp, #28]
 800bb7c:	4654      	mov	r4, sl
 800bb7e:	2000      	movs	r0, #0
 800bb80:	f04f 0c0a 	mov.w	ip, #10
 800bb84:	4621      	mov	r1, r4
 800bb86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb8a:	3b30      	subs	r3, #48	; 0x30
 800bb8c:	2b09      	cmp	r3, #9
 800bb8e:	d94d      	bls.n	800bc2c <_svfiprintf_r+0x17c>
 800bb90:	b1b0      	cbz	r0, 800bbc0 <_svfiprintf_r+0x110>
 800bb92:	9207      	str	r2, [sp, #28]
 800bb94:	e014      	b.n	800bbc0 <_svfiprintf_r+0x110>
 800bb96:	eba0 0308 	sub.w	r3, r0, r8
 800bb9a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	9304      	str	r3, [sp, #16]
 800bba2:	46a2      	mov	sl, r4
 800bba4:	e7d2      	b.n	800bb4c <_svfiprintf_r+0x9c>
 800bba6:	9b03      	ldr	r3, [sp, #12]
 800bba8:	1d19      	adds	r1, r3, #4
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	9103      	str	r1, [sp, #12]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	bfbb      	ittet	lt
 800bbb2:	425b      	neglt	r3, r3
 800bbb4:	f042 0202 	orrlt.w	r2, r2, #2
 800bbb8:	9307      	strge	r3, [sp, #28]
 800bbba:	9307      	strlt	r3, [sp, #28]
 800bbbc:	bfb8      	it	lt
 800bbbe:	9204      	strlt	r2, [sp, #16]
 800bbc0:	7823      	ldrb	r3, [r4, #0]
 800bbc2:	2b2e      	cmp	r3, #46	; 0x2e
 800bbc4:	d10c      	bne.n	800bbe0 <_svfiprintf_r+0x130>
 800bbc6:	7863      	ldrb	r3, [r4, #1]
 800bbc8:	2b2a      	cmp	r3, #42	; 0x2a
 800bbca:	d134      	bne.n	800bc36 <_svfiprintf_r+0x186>
 800bbcc:	9b03      	ldr	r3, [sp, #12]
 800bbce:	1d1a      	adds	r2, r3, #4
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	9203      	str	r2, [sp, #12]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	bfb8      	it	lt
 800bbd8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbdc:	3402      	adds	r4, #2
 800bbde:	9305      	str	r3, [sp, #20]
 800bbe0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bca8 <_svfiprintf_r+0x1f8>
 800bbe4:	7821      	ldrb	r1, [r4, #0]
 800bbe6:	2203      	movs	r2, #3
 800bbe8:	4650      	mov	r0, sl
 800bbea:	f7f4 faf1 	bl	80001d0 <memchr>
 800bbee:	b138      	cbz	r0, 800bc00 <_svfiprintf_r+0x150>
 800bbf0:	9b04      	ldr	r3, [sp, #16]
 800bbf2:	eba0 000a 	sub.w	r0, r0, sl
 800bbf6:	2240      	movs	r2, #64	; 0x40
 800bbf8:	4082      	lsls	r2, r0
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	3401      	adds	r4, #1
 800bbfe:	9304      	str	r3, [sp, #16]
 800bc00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc04:	4825      	ldr	r0, [pc, #148]	; (800bc9c <_svfiprintf_r+0x1ec>)
 800bc06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc0a:	2206      	movs	r2, #6
 800bc0c:	f7f4 fae0 	bl	80001d0 <memchr>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	d038      	beq.n	800bc86 <_svfiprintf_r+0x1d6>
 800bc14:	4b22      	ldr	r3, [pc, #136]	; (800bca0 <_svfiprintf_r+0x1f0>)
 800bc16:	bb1b      	cbnz	r3, 800bc60 <_svfiprintf_r+0x1b0>
 800bc18:	9b03      	ldr	r3, [sp, #12]
 800bc1a:	3307      	adds	r3, #7
 800bc1c:	f023 0307 	bic.w	r3, r3, #7
 800bc20:	3308      	adds	r3, #8
 800bc22:	9303      	str	r3, [sp, #12]
 800bc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc26:	4433      	add	r3, r6
 800bc28:	9309      	str	r3, [sp, #36]	; 0x24
 800bc2a:	e768      	b.n	800bafe <_svfiprintf_r+0x4e>
 800bc2c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc30:	460c      	mov	r4, r1
 800bc32:	2001      	movs	r0, #1
 800bc34:	e7a6      	b.n	800bb84 <_svfiprintf_r+0xd4>
 800bc36:	2300      	movs	r3, #0
 800bc38:	3401      	adds	r4, #1
 800bc3a:	9305      	str	r3, [sp, #20]
 800bc3c:	4619      	mov	r1, r3
 800bc3e:	f04f 0c0a 	mov.w	ip, #10
 800bc42:	4620      	mov	r0, r4
 800bc44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc48:	3a30      	subs	r2, #48	; 0x30
 800bc4a:	2a09      	cmp	r2, #9
 800bc4c:	d903      	bls.n	800bc56 <_svfiprintf_r+0x1a6>
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d0c6      	beq.n	800bbe0 <_svfiprintf_r+0x130>
 800bc52:	9105      	str	r1, [sp, #20]
 800bc54:	e7c4      	b.n	800bbe0 <_svfiprintf_r+0x130>
 800bc56:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e7f0      	b.n	800bc42 <_svfiprintf_r+0x192>
 800bc60:	ab03      	add	r3, sp, #12
 800bc62:	9300      	str	r3, [sp, #0]
 800bc64:	462a      	mov	r2, r5
 800bc66:	4b0f      	ldr	r3, [pc, #60]	; (800bca4 <_svfiprintf_r+0x1f4>)
 800bc68:	a904      	add	r1, sp, #16
 800bc6a:	4638      	mov	r0, r7
 800bc6c:	f7fc fc76 	bl	800855c <_printf_float>
 800bc70:	1c42      	adds	r2, r0, #1
 800bc72:	4606      	mov	r6, r0
 800bc74:	d1d6      	bne.n	800bc24 <_svfiprintf_r+0x174>
 800bc76:	89ab      	ldrh	r3, [r5, #12]
 800bc78:	065b      	lsls	r3, r3, #25
 800bc7a:	f53f af2d 	bmi.w	800bad8 <_svfiprintf_r+0x28>
 800bc7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc80:	b01d      	add	sp, #116	; 0x74
 800bc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc86:	ab03      	add	r3, sp, #12
 800bc88:	9300      	str	r3, [sp, #0]
 800bc8a:	462a      	mov	r2, r5
 800bc8c:	4b05      	ldr	r3, [pc, #20]	; (800bca4 <_svfiprintf_r+0x1f4>)
 800bc8e:	a904      	add	r1, sp, #16
 800bc90:	4638      	mov	r0, r7
 800bc92:	f7fc ff07 	bl	8008aa4 <_printf_i>
 800bc96:	e7eb      	b.n	800bc70 <_svfiprintf_r+0x1c0>
 800bc98:	0800e449 	.word	0x0800e449
 800bc9c:	0800e453 	.word	0x0800e453
 800bca0:	0800855d 	.word	0x0800855d
 800bca4:	0800b9fd 	.word	0x0800b9fd
 800bca8:	0800e44f 	.word	0x0800e44f

0800bcac <__sflush_r>:
 800bcac:	898a      	ldrh	r2, [r1, #12]
 800bcae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	0710      	lsls	r0, r2, #28
 800bcb6:	460c      	mov	r4, r1
 800bcb8:	d458      	bmi.n	800bd6c <__sflush_r+0xc0>
 800bcba:	684b      	ldr	r3, [r1, #4]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	dc05      	bgt.n	800bccc <__sflush_r+0x20>
 800bcc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	dc02      	bgt.n	800bccc <__sflush_r+0x20>
 800bcc6:	2000      	movs	r0, #0
 800bcc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bccc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcce:	2e00      	cmp	r6, #0
 800bcd0:	d0f9      	beq.n	800bcc6 <__sflush_r+0x1a>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bcd8:	682f      	ldr	r7, [r5, #0]
 800bcda:	6a21      	ldr	r1, [r4, #32]
 800bcdc:	602b      	str	r3, [r5, #0]
 800bcde:	d032      	beq.n	800bd46 <__sflush_r+0x9a>
 800bce0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	075a      	lsls	r2, r3, #29
 800bce6:	d505      	bpl.n	800bcf4 <__sflush_r+0x48>
 800bce8:	6863      	ldr	r3, [r4, #4]
 800bcea:	1ac0      	subs	r0, r0, r3
 800bcec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bcee:	b10b      	cbz	r3, 800bcf4 <__sflush_r+0x48>
 800bcf0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bcf2:	1ac0      	subs	r0, r0, r3
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcfa:	6a21      	ldr	r1, [r4, #32]
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	47b0      	blx	r6
 800bd00:	1c43      	adds	r3, r0, #1
 800bd02:	89a3      	ldrh	r3, [r4, #12]
 800bd04:	d106      	bne.n	800bd14 <__sflush_r+0x68>
 800bd06:	6829      	ldr	r1, [r5, #0]
 800bd08:	291d      	cmp	r1, #29
 800bd0a:	d82b      	bhi.n	800bd64 <__sflush_r+0xb8>
 800bd0c:	4a29      	ldr	r2, [pc, #164]	; (800bdb4 <__sflush_r+0x108>)
 800bd0e:	410a      	asrs	r2, r1
 800bd10:	07d6      	lsls	r6, r2, #31
 800bd12:	d427      	bmi.n	800bd64 <__sflush_r+0xb8>
 800bd14:	2200      	movs	r2, #0
 800bd16:	6062      	str	r2, [r4, #4]
 800bd18:	04d9      	lsls	r1, r3, #19
 800bd1a:	6922      	ldr	r2, [r4, #16]
 800bd1c:	6022      	str	r2, [r4, #0]
 800bd1e:	d504      	bpl.n	800bd2a <__sflush_r+0x7e>
 800bd20:	1c42      	adds	r2, r0, #1
 800bd22:	d101      	bne.n	800bd28 <__sflush_r+0x7c>
 800bd24:	682b      	ldr	r3, [r5, #0]
 800bd26:	b903      	cbnz	r3, 800bd2a <__sflush_r+0x7e>
 800bd28:	6560      	str	r0, [r4, #84]	; 0x54
 800bd2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd2c:	602f      	str	r7, [r5, #0]
 800bd2e:	2900      	cmp	r1, #0
 800bd30:	d0c9      	beq.n	800bcc6 <__sflush_r+0x1a>
 800bd32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd36:	4299      	cmp	r1, r3
 800bd38:	d002      	beq.n	800bd40 <__sflush_r+0x94>
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f7fe fa1a 	bl	800a174 <_free_r>
 800bd40:	2000      	movs	r0, #0
 800bd42:	6360      	str	r0, [r4, #52]	; 0x34
 800bd44:	e7c0      	b.n	800bcc8 <__sflush_r+0x1c>
 800bd46:	2301      	movs	r3, #1
 800bd48:	4628      	mov	r0, r5
 800bd4a:	47b0      	blx	r6
 800bd4c:	1c41      	adds	r1, r0, #1
 800bd4e:	d1c8      	bne.n	800bce2 <__sflush_r+0x36>
 800bd50:	682b      	ldr	r3, [r5, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d0c5      	beq.n	800bce2 <__sflush_r+0x36>
 800bd56:	2b1d      	cmp	r3, #29
 800bd58:	d001      	beq.n	800bd5e <__sflush_r+0xb2>
 800bd5a:	2b16      	cmp	r3, #22
 800bd5c:	d101      	bne.n	800bd62 <__sflush_r+0xb6>
 800bd5e:	602f      	str	r7, [r5, #0]
 800bd60:	e7b1      	b.n	800bcc6 <__sflush_r+0x1a>
 800bd62:	89a3      	ldrh	r3, [r4, #12]
 800bd64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd68:	81a3      	strh	r3, [r4, #12]
 800bd6a:	e7ad      	b.n	800bcc8 <__sflush_r+0x1c>
 800bd6c:	690f      	ldr	r7, [r1, #16]
 800bd6e:	2f00      	cmp	r7, #0
 800bd70:	d0a9      	beq.n	800bcc6 <__sflush_r+0x1a>
 800bd72:	0793      	lsls	r3, r2, #30
 800bd74:	680e      	ldr	r6, [r1, #0]
 800bd76:	bf08      	it	eq
 800bd78:	694b      	ldreq	r3, [r1, #20]
 800bd7a:	600f      	str	r7, [r1, #0]
 800bd7c:	bf18      	it	ne
 800bd7e:	2300      	movne	r3, #0
 800bd80:	eba6 0807 	sub.w	r8, r6, r7
 800bd84:	608b      	str	r3, [r1, #8]
 800bd86:	f1b8 0f00 	cmp.w	r8, #0
 800bd8a:	dd9c      	ble.n	800bcc6 <__sflush_r+0x1a>
 800bd8c:	6a21      	ldr	r1, [r4, #32]
 800bd8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd90:	4643      	mov	r3, r8
 800bd92:	463a      	mov	r2, r7
 800bd94:	4628      	mov	r0, r5
 800bd96:	47b0      	blx	r6
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	dc06      	bgt.n	800bdaa <__sflush_r+0xfe>
 800bd9c:	89a3      	ldrh	r3, [r4, #12]
 800bd9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bda2:	81a3      	strh	r3, [r4, #12]
 800bda4:	f04f 30ff 	mov.w	r0, #4294967295
 800bda8:	e78e      	b.n	800bcc8 <__sflush_r+0x1c>
 800bdaa:	4407      	add	r7, r0
 800bdac:	eba8 0800 	sub.w	r8, r8, r0
 800bdb0:	e7e9      	b.n	800bd86 <__sflush_r+0xda>
 800bdb2:	bf00      	nop
 800bdb4:	dfbffffe 	.word	0xdfbffffe

0800bdb8 <_fflush_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	690b      	ldr	r3, [r1, #16]
 800bdbc:	4605      	mov	r5, r0
 800bdbe:	460c      	mov	r4, r1
 800bdc0:	b913      	cbnz	r3, 800bdc8 <_fflush_r+0x10>
 800bdc2:	2500      	movs	r5, #0
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	bd38      	pop	{r3, r4, r5, pc}
 800bdc8:	b118      	cbz	r0, 800bdd2 <_fflush_r+0x1a>
 800bdca:	6a03      	ldr	r3, [r0, #32]
 800bdcc:	b90b      	cbnz	r3, 800bdd2 <_fflush_r+0x1a>
 800bdce:	f7fd fa27 	bl	8009220 <__sinit>
 800bdd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d0f3      	beq.n	800bdc2 <_fflush_r+0xa>
 800bdda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bddc:	07d0      	lsls	r0, r2, #31
 800bdde:	d404      	bmi.n	800bdea <_fflush_r+0x32>
 800bde0:	0599      	lsls	r1, r3, #22
 800bde2:	d402      	bmi.n	800bdea <_fflush_r+0x32>
 800bde4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bde6:	f7fd fb32 	bl	800944e <__retarget_lock_acquire_recursive>
 800bdea:	4628      	mov	r0, r5
 800bdec:	4621      	mov	r1, r4
 800bdee:	f7ff ff5d 	bl	800bcac <__sflush_r>
 800bdf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdf4:	07da      	lsls	r2, r3, #31
 800bdf6:	4605      	mov	r5, r0
 800bdf8:	d4e4      	bmi.n	800bdc4 <_fflush_r+0xc>
 800bdfa:	89a3      	ldrh	r3, [r4, #12]
 800bdfc:	059b      	lsls	r3, r3, #22
 800bdfe:	d4e1      	bmi.n	800bdc4 <_fflush_r+0xc>
 800be00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be02:	f7fd fb25 	bl	8009450 <__retarget_lock_release_recursive>
 800be06:	e7dd      	b.n	800bdc4 <_fflush_r+0xc>

0800be08 <memmove>:
 800be08:	4288      	cmp	r0, r1
 800be0a:	b510      	push	{r4, lr}
 800be0c:	eb01 0402 	add.w	r4, r1, r2
 800be10:	d902      	bls.n	800be18 <memmove+0x10>
 800be12:	4284      	cmp	r4, r0
 800be14:	4623      	mov	r3, r4
 800be16:	d807      	bhi.n	800be28 <memmove+0x20>
 800be18:	1e43      	subs	r3, r0, #1
 800be1a:	42a1      	cmp	r1, r4
 800be1c:	d008      	beq.n	800be30 <memmove+0x28>
 800be1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be26:	e7f8      	b.n	800be1a <memmove+0x12>
 800be28:	4402      	add	r2, r0
 800be2a:	4601      	mov	r1, r0
 800be2c:	428a      	cmp	r2, r1
 800be2e:	d100      	bne.n	800be32 <memmove+0x2a>
 800be30:	bd10      	pop	{r4, pc}
 800be32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be3a:	e7f7      	b.n	800be2c <memmove+0x24>

0800be3c <strncmp>:
 800be3c:	b510      	push	{r4, lr}
 800be3e:	b16a      	cbz	r2, 800be5c <strncmp+0x20>
 800be40:	3901      	subs	r1, #1
 800be42:	1884      	adds	r4, r0, r2
 800be44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be48:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d103      	bne.n	800be58 <strncmp+0x1c>
 800be50:	42a0      	cmp	r0, r4
 800be52:	d001      	beq.n	800be58 <strncmp+0x1c>
 800be54:	2a00      	cmp	r2, #0
 800be56:	d1f5      	bne.n	800be44 <strncmp+0x8>
 800be58:	1ad0      	subs	r0, r2, r3
 800be5a:	bd10      	pop	{r4, pc}
 800be5c:	4610      	mov	r0, r2
 800be5e:	e7fc      	b.n	800be5a <strncmp+0x1e>

0800be60 <_sbrk_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	4d06      	ldr	r5, [pc, #24]	; (800be7c <_sbrk_r+0x1c>)
 800be64:	2300      	movs	r3, #0
 800be66:	4604      	mov	r4, r0
 800be68:	4608      	mov	r0, r1
 800be6a:	602b      	str	r3, [r5, #0]
 800be6c:	f7f7 f906 	bl	800307c <_sbrk>
 800be70:	1c43      	adds	r3, r0, #1
 800be72:	d102      	bne.n	800be7a <_sbrk_r+0x1a>
 800be74:	682b      	ldr	r3, [r5, #0]
 800be76:	b103      	cbz	r3, 800be7a <_sbrk_r+0x1a>
 800be78:	6023      	str	r3, [r4, #0]
 800be7a:	bd38      	pop	{r3, r4, r5, pc}
 800be7c:	20005004 	.word	0x20005004

0800be80 <nan>:
 800be80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800be88 <nan+0x8>
 800be84:	4770      	bx	lr
 800be86:	bf00      	nop
 800be88:	00000000 	.word	0x00000000
 800be8c:	7ff80000 	.word	0x7ff80000

0800be90 <__assert_func>:
 800be90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be92:	4614      	mov	r4, r2
 800be94:	461a      	mov	r2, r3
 800be96:	4b09      	ldr	r3, [pc, #36]	; (800bebc <__assert_func+0x2c>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4605      	mov	r5, r0
 800be9c:	68d8      	ldr	r0, [r3, #12]
 800be9e:	b14c      	cbz	r4, 800beb4 <__assert_func+0x24>
 800bea0:	4b07      	ldr	r3, [pc, #28]	; (800bec0 <__assert_func+0x30>)
 800bea2:	9100      	str	r1, [sp, #0]
 800bea4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bea8:	4906      	ldr	r1, [pc, #24]	; (800bec4 <__assert_func+0x34>)
 800beaa:	462b      	mov	r3, r5
 800beac:	f000 fbca 	bl	800c644 <fiprintf>
 800beb0:	f000 fbda 	bl	800c668 <abort>
 800beb4:	4b04      	ldr	r3, [pc, #16]	; (800bec8 <__assert_func+0x38>)
 800beb6:	461c      	mov	r4, r3
 800beb8:	e7f3      	b.n	800bea2 <__assert_func+0x12>
 800beba:	bf00      	nop
 800bebc:	20000088 	.word	0x20000088
 800bec0:	0800e462 	.word	0x0800e462
 800bec4:	0800e46f 	.word	0x0800e46f
 800bec8:	0800e49d 	.word	0x0800e49d

0800becc <_calloc_r>:
 800becc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bece:	fba1 2402 	umull	r2, r4, r1, r2
 800bed2:	b94c      	cbnz	r4, 800bee8 <_calloc_r+0x1c>
 800bed4:	4611      	mov	r1, r2
 800bed6:	9201      	str	r2, [sp, #4]
 800bed8:	f7fe f9c0 	bl	800a25c <_malloc_r>
 800bedc:	9a01      	ldr	r2, [sp, #4]
 800bede:	4605      	mov	r5, r0
 800bee0:	b930      	cbnz	r0, 800bef0 <_calloc_r+0x24>
 800bee2:	4628      	mov	r0, r5
 800bee4:	b003      	add	sp, #12
 800bee6:	bd30      	pop	{r4, r5, pc}
 800bee8:	220c      	movs	r2, #12
 800beea:	6002      	str	r2, [r0, #0]
 800beec:	2500      	movs	r5, #0
 800beee:	e7f8      	b.n	800bee2 <_calloc_r+0x16>
 800bef0:	4621      	mov	r1, r4
 800bef2:	f7fd fa2e 	bl	8009352 <memset>
 800bef6:	e7f4      	b.n	800bee2 <_calloc_r+0x16>

0800bef8 <rshift>:
 800bef8:	6903      	ldr	r3, [r0, #16]
 800befa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800befe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf02:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bf06:	f100 0414 	add.w	r4, r0, #20
 800bf0a:	dd45      	ble.n	800bf98 <rshift+0xa0>
 800bf0c:	f011 011f 	ands.w	r1, r1, #31
 800bf10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bf14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bf18:	d10c      	bne.n	800bf34 <rshift+0x3c>
 800bf1a:	f100 0710 	add.w	r7, r0, #16
 800bf1e:	4629      	mov	r1, r5
 800bf20:	42b1      	cmp	r1, r6
 800bf22:	d334      	bcc.n	800bf8e <rshift+0x96>
 800bf24:	1a9b      	subs	r3, r3, r2
 800bf26:	009b      	lsls	r3, r3, #2
 800bf28:	1eea      	subs	r2, r5, #3
 800bf2a:	4296      	cmp	r6, r2
 800bf2c:	bf38      	it	cc
 800bf2e:	2300      	movcc	r3, #0
 800bf30:	4423      	add	r3, r4
 800bf32:	e015      	b.n	800bf60 <rshift+0x68>
 800bf34:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bf38:	f1c1 0820 	rsb	r8, r1, #32
 800bf3c:	40cf      	lsrs	r7, r1
 800bf3e:	f105 0e04 	add.w	lr, r5, #4
 800bf42:	46a1      	mov	r9, r4
 800bf44:	4576      	cmp	r6, lr
 800bf46:	46f4      	mov	ip, lr
 800bf48:	d815      	bhi.n	800bf76 <rshift+0x7e>
 800bf4a:	1a9a      	subs	r2, r3, r2
 800bf4c:	0092      	lsls	r2, r2, #2
 800bf4e:	3a04      	subs	r2, #4
 800bf50:	3501      	adds	r5, #1
 800bf52:	42ae      	cmp	r6, r5
 800bf54:	bf38      	it	cc
 800bf56:	2200      	movcc	r2, #0
 800bf58:	18a3      	adds	r3, r4, r2
 800bf5a:	50a7      	str	r7, [r4, r2]
 800bf5c:	b107      	cbz	r7, 800bf60 <rshift+0x68>
 800bf5e:	3304      	adds	r3, #4
 800bf60:	1b1a      	subs	r2, r3, r4
 800bf62:	42a3      	cmp	r3, r4
 800bf64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf68:	bf08      	it	eq
 800bf6a:	2300      	moveq	r3, #0
 800bf6c:	6102      	str	r2, [r0, #16]
 800bf6e:	bf08      	it	eq
 800bf70:	6143      	streq	r3, [r0, #20]
 800bf72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf76:	f8dc c000 	ldr.w	ip, [ip]
 800bf7a:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf7e:	ea4c 0707 	orr.w	r7, ip, r7
 800bf82:	f849 7b04 	str.w	r7, [r9], #4
 800bf86:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf8a:	40cf      	lsrs	r7, r1
 800bf8c:	e7da      	b.n	800bf44 <rshift+0x4c>
 800bf8e:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf92:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf96:	e7c3      	b.n	800bf20 <rshift+0x28>
 800bf98:	4623      	mov	r3, r4
 800bf9a:	e7e1      	b.n	800bf60 <rshift+0x68>

0800bf9c <__hexdig_fun>:
 800bf9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bfa0:	2b09      	cmp	r3, #9
 800bfa2:	d802      	bhi.n	800bfaa <__hexdig_fun+0xe>
 800bfa4:	3820      	subs	r0, #32
 800bfa6:	b2c0      	uxtb	r0, r0
 800bfa8:	4770      	bx	lr
 800bfaa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bfae:	2b05      	cmp	r3, #5
 800bfb0:	d801      	bhi.n	800bfb6 <__hexdig_fun+0x1a>
 800bfb2:	3847      	subs	r0, #71	; 0x47
 800bfb4:	e7f7      	b.n	800bfa6 <__hexdig_fun+0xa>
 800bfb6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bfba:	2b05      	cmp	r3, #5
 800bfbc:	d801      	bhi.n	800bfc2 <__hexdig_fun+0x26>
 800bfbe:	3827      	subs	r0, #39	; 0x27
 800bfc0:	e7f1      	b.n	800bfa6 <__hexdig_fun+0xa>
 800bfc2:	2000      	movs	r0, #0
 800bfc4:	4770      	bx	lr
	...

0800bfc8 <__gethex>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	4617      	mov	r7, r2
 800bfce:	680a      	ldr	r2, [r1, #0]
 800bfd0:	b085      	sub	sp, #20
 800bfd2:	f102 0b02 	add.w	fp, r2, #2
 800bfd6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bfda:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bfde:	4681      	mov	r9, r0
 800bfe0:	468a      	mov	sl, r1
 800bfe2:	9302      	str	r3, [sp, #8]
 800bfe4:	32fe      	adds	r2, #254	; 0xfe
 800bfe6:	eb02 030b 	add.w	r3, r2, fp
 800bfea:	46d8      	mov	r8, fp
 800bfec:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800bff0:	9301      	str	r3, [sp, #4]
 800bff2:	2830      	cmp	r0, #48	; 0x30
 800bff4:	d0f7      	beq.n	800bfe6 <__gethex+0x1e>
 800bff6:	f7ff ffd1 	bl	800bf9c <__hexdig_fun>
 800bffa:	4604      	mov	r4, r0
 800bffc:	2800      	cmp	r0, #0
 800bffe:	d138      	bne.n	800c072 <__gethex+0xaa>
 800c000:	49a7      	ldr	r1, [pc, #668]	; (800c2a0 <__gethex+0x2d8>)
 800c002:	2201      	movs	r2, #1
 800c004:	4640      	mov	r0, r8
 800c006:	f7ff ff19 	bl	800be3c <strncmp>
 800c00a:	4606      	mov	r6, r0
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d169      	bne.n	800c0e4 <__gethex+0x11c>
 800c010:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c014:	465d      	mov	r5, fp
 800c016:	f7ff ffc1 	bl	800bf9c <__hexdig_fun>
 800c01a:	2800      	cmp	r0, #0
 800c01c:	d064      	beq.n	800c0e8 <__gethex+0x120>
 800c01e:	465a      	mov	r2, fp
 800c020:	7810      	ldrb	r0, [r2, #0]
 800c022:	2830      	cmp	r0, #48	; 0x30
 800c024:	4690      	mov	r8, r2
 800c026:	f102 0201 	add.w	r2, r2, #1
 800c02a:	d0f9      	beq.n	800c020 <__gethex+0x58>
 800c02c:	f7ff ffb6 	bl	800bf9c <__hexdig_fun>
 800c030:	2301      	movs	r3, #1
 800c032:	fab0 f480 	clz	r4, r0
 800c036:	0964      	lsrs	r4, r4, #5
 800c038:	465e      	mov	r6, fp
 800c03a:	9301      	str	r3, [sp, #4]
 800c03c:	4642      	mov	r2, r8
 800c03e:	4615      	mov	r5, r2
 800c040:	3201      	adds	r2, #1
 800c042:	7828      	ldrb	r0, [r5, #0]
 800c044:	f7ff ffaa 	bl	800bf9c <__hexdig_fun>
 800c048:	2800      	cmp	r0, #0
 800c04a:	d1f8      	bne.n	800c03e <__gethex+0x76>
 800c04c:	4994      	ldr	r1, [pc, #592]	; (800c2a0 <__gethex+0x2d8>)
 800c04e:	2201      	movs	r2, #1
 800c050:	4628      	mov	r0, r5
 800c052:	f7ff fef3 	bl	800be3c <strncmp>
 800c056:	b978      	cbnz	r0, 800c078 <__gethex+0xb0>
 800c058:	b946      	cbnz	r6, 800c06c <__gethex+0xa4>
 800c05a:	1c6e      	adds	r6, r5, #1
 800c05c:	4632      	mov	r2, r6
 800c05e:	4615      	mov	r5, r2
 800c060:	3201      	adds	r2, #1
 800c062:	7828      	ldrb	r0, [r5, #0]
 800c064:	f7ff ff9a 	bl	800bf9c <__hexdig_fun>
 800c068:	2800      	cmp	r0, #0
 800c06a:	d1f8      	bne.n	800c05e <__gethex+0x96>
 800c06c:	1b73      	subs	r3, r6, r5
 800c06e:	009e      	lsls	r6, r3, #2
 800c070:	e004      	b.n	800c07c <__gethex+0xb4>
 800c072:	2400      	movs	r4, #0
 800c074:	4626      	mov	r6, r4
 800c076:	e7e1      	b.n	800c03c <__gethex+0x74>
 800c078:	2e00      	cmp	r6, #0
 800c07a:	d1f7      	bne.n	800c06c <__gethex+0xa4>
 800c07c:	782b      	ldrb	r3, [r5, #0]
 800c07e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c082:	2b50      	cmp	r3, #80	; 0x50
 800c084:	d13d      	bne.n	800c102 <__gethex+0x13a>
 800c086:	786b      	ldrb	r3, [r5, #1]
 800c088:	2b2b      	cmp	r3, #43	; 0x2b
 800c08a:	d02f      	beq.n	800c0ec <__gethex+0x124>
 800c08c:	2b2d      	cmp	r3, #45	; 0x2d
 800c08e:	d031      	beq.n	800c0f4 <__gethex+0x12c>
 800c090:	1c69      	adds	r1, r5, #1
 800c092:	f04f 0b00 	mov.w	fp, #0
 800c096:	7808      	ldrb	r0, [r1, #0]
 800c098:	f7ff ff80 	bl	800bf9c <__hexdig_fun>
 800c09c:	1e42      	subs	r2, r0, #1
 800c09e:	b2d2      	uxtb	r2, r2
 800c0a0:	2a18      	cmp	r2, #24
 800c0a2:	d82e      	bhi.n	800c102 <__gethex+0x13a>
 800c0a4:	f1a0 0210 	sub.w	r2, r0, #16
 800c0a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c0ac:	f7ff ff76 	bl	800bf9c <__hexdig_fun>
 800c0b0:	f100 3cff 	add.w	ip, r0, #4294967295
 800c0b4:	fa5f fc8c 	uxtb.w	ip, ip
 800c0b8:	f1bc 0f18 	cmp.w	ip, #24
 800c0bc:	d91d      	bls.n	800c0fa <__gethex+0x132>
 800c0be:	f1bb 0f00 	cmp.w	fp, #0
 800c0c2:	d000      	beq.n	800c0c6 <__gethex+0xfe>
 800c0c4:	4252      	negs	r2, r2
 800c0c6:	4416      	add	r6, r2
 800c0c8:	f8ca 1000 	str.w	r1, [sl]
 800c0cc:	b1dc      	cbz	r4, 800c106 <__gethex+0x13e>
 800c0ce:	9b01      	ldr	r3, [sp, #4]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	bf14      	ite	ne
 800c0d4:	f04f 0800 	movne.w	r8, #0
 800c0d8:	f04f 0806 	moveq.w	r8, #6
 800c0dc:	4640      	mov	r0, r8
 800c0de:	b005      	add	sp, #20
 800c0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e4:	4645      	mov	r5, r8
 800c0e6:	4626      	mov	r6, r4
 800c0e8:	2401      	movs	r4, #1
 800c0ea:	e7c7      	b.n	800c07c <__gethex+0xb4>
 800c0ec:	f04f 0b00 	mov.w	fp, #0
 800c0f0:	1ca9      	adds	r1, r5, #2
 800c0f2:	e7d0      	b.n	800c096 <__gethex+0xce>
 800c0f4:	f04f 0b01 	mov.w	fp, #1
 800c0f8:	e7fa      	b.n	800c0f0 <__gethex+0x128>
 800c0fa:	230a      	movs	r3, #10
 800c0fc:	fb03 0002 	mla	r0, r3, r2, r0
 800c100:	e7d0      	b.n	800c0a4 <__gethex+0xdc>
 800c102:	4629      	mov	r1, r5
 800c104:	e7e0      	b.n	800c0c8 <__gethex+0x100>
 800c106:	eba5 0308 	sub.w	r3, r5, r8
 800c10a:	3b01      	subs	r3, #1
 800c10c:	4621      	mov	r1, r4
 800c10e:	2b07      	cmp	r3, #7
 800c110:	dc0a      	bgt.n	800c128 <__gethex+0x160>
 800c112:	4648      	mov	r0, r9
 800c114:	f7fe f92e 	bl	800a374 <_Balloc>
 800c118:	4604      	mov	r4, r0
 800c11a:	b940      	cbnz	r0, 800c12e <__gethex+0x166>
 800c11c:	4b61      	ldr	r3, [pc, #388]	; (800c2a4 <__gethex+0x2dc>)
 800c11e:	4602      	mov	r2, r0
 800c120:	21e4      	movs	r1, #228	; 0xe4
 800c122:	4861      	ldr	r0, [pc, #388]	; (800c2a8 <__gethex+0x2e0>)
 800c124:	f7ff feb4 	bl	800be90 <__assert_func>
 800c128:	3101      	adds	r1, #1
 800c12a:	105b      	asrs	r3, r3, #1
 800c12c:	e7ef      	b.n	800c10e <__gethex+0x146>
 800c12e:	f100 0a14 	add.w	sl, r0, #20
 800c132:	2300      	movs	r3, #0
 800c134:	495a      	ldr	r1, [pc, #360]	; (800c2a0 <__gethex+0x2d8>)
 800c136:	f8cd a004 	str.w	sl, [sp, #4]
 800c13a:	469b      	mov	fp, r3
 800c13c:	45a8      	cmp	r8, r5
 800c13e:	d342      	bcc.n	800c1c6 <__gethex+0x1fe>
 800c140:	9801      	ldr	r0, [sp, #4]
 800c142:	f840 bb04 	str.w	fp, [r0], #4
 800c146:	eba0 000a 	sub.w	r0, r0, sl
 800c14a:	1080      	asrs	r0, r0, #2
 800c14c:	6120      	str	r0, [r4, #16]
 800c14e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c152:	4658      	mov	r0, fp
 800c154:	f7fe fa00 	bl	800a558 <__hi0bits>
 800c158:	683d      	ldr	r5, [r7, #0]
 800c15a:	eba8 0000 	sub.w	r0, r8, r0
 800c15e:	42a8      	cmp	r0, r5
 800c160:	dd59      	ble.n	800c216 <__gethex+0x24e>
 800c162:	eba0 0805 	sub.w	r8, r0, r5
 800c166:	4641      	mov	r1, r8
 800c168:	4620      	mov	r0, r4
 800c16a:	f7fe fd8f 	bl	800ac8c <__any_on>
 800c16e:	4683      	mov	fp, r0
 800c170:	b1b8      	cbz	r0, 800c1a2 <__gethex+0x1da>
 800c172:	f108 33ff 	add.w	r3, r8, #4294967295
 800c176:	1159      	asrs	r1, r3, #5
 800c178:	f003 021f 	and.w	r2, r3, #31
 800c17c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c180:	f04f 0b01 	mov.w	fp, #1
 800c184:	fa0b f202 	lsl.w	r2, fp, r2
 800c188:	420a      	tst	r2, r1
 800c18a:	d00a      	beq.n	800c1a2 <__gethex+0x1da>
 800c18c:	455b      	cmp	r3, fp
 800c18e:	dd06      	ble.n	800c19e <__gethex+0x1d6>
 800c190:	f1a8 0102 	sub.w	r1, r8, #2
 800c194:	4620      	mov	r0, r4
 800c196:	f7fe fd79 	bl	800ac8c <__any_on>
 800c19a:	2800      	cmp	r0, #0
 800c19c:	d138      	bne.n	800c210 <__gethex+0x248>
 800c19e:	f04f 0b02 	mov.w	fp, #2
 800c1a2:	4641      	mov	r1, r8
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	f7ff fea7 	bl	800bef8 <rshift>
 800c1aa:	4446      	add	r6, r8
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	42b3      	cmp	r3, r6
 800c1b0:	da41      	bge.n	800c236 <__gethex+0x26e>
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	4648      	mov	r0, r9
 800c1b6:	f7fe f91d 	bl	800a3f4 <_Bfree>
 800c1ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1bc:	2300      	movs	r3, #0
 800c1be:	6013      	str	r3, [r2, #0]
 800c1c0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c1c4:	e78a      	b.n	800c0dc <__gethex+0x114>
 800c1c6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c1ca:	2a2e      	cmp	r2, #46	; 0x2e
 800c1cc:	d014      	beq.n	800c1f8 <__gethex+0x230>
 800c1ce:	2b20      	cmp	r3, #32
 800c1d0:	d106      	bne.n	800c1e0 <__gethex+0x218>
 800c1d2:	9b01      	ldr	r3, [sp, #4]
 800c1d4:	f843 bb04 	str.w	fp, [r3], #4
 800c1d8:	f04f 0b00 	mov.w	fp, #0
 800c1dc:	9301      	str	r3, [sp, #4]
 800c1de:	465b      	mov	r3, fp
 800c1e0:	7828      	ldrb	r0, [r5, #0]
 800c1e2:	9303      	str	r3, [sp, #12]
 800c1e4:	f7ff feda 	bl	800bf9c <__hexdig_fun>
 800c1e8:	9b03      	ldr	r3, [sp, #12]
 800c1ea:	f000 000f 	and.w	r0, r0, #15
 800c1ee:	4098      	lsls	r0, r3
 800c1f0:	ea4b 0b00 	orr.w	fp, fp, r0
 800c1f4:	3304      	adds	r3, #4
 800c1f6:	e7a1      	b.n	800c13c <__gethex+0x174>
 800c1f8:	45a8      	cmp	r8, r5
 800c1fa:	d8e8      	bhi.n	800c1ce <__gethex+0x206>
 800c1fc:	2201      	movs	r2, #1
 800c1fe:	4628      	mov	r0, r5
 800c200:	9303      	str	r3, [sp, #12]
 800c202:	f7ff fe1b 	bl	800be3c <strncmp>
 800c206:	4926      	ldr	r1, [pc, #152]	; (800c2a0 <__gethex+0x2d8>)
 800c208:	9b03      	ldr	r3, [sp, #12]
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d1df      	bne.n	800c1ce <__gethex+0x206>
 800c20e:	e795      	b.n	800c13c <__gethex+0x174>
 800c210:	f04f 0b03 	mov.w	fp, #3
 800c214:	e7c5      	b.n	800c1a2 <__gethex+0x1da>
 800c216:	da0b      	bge.n	800c230 <__gethex+0x268>
 800c218:	eba5 0800 	sub.w	r8, r5, r0
 800c21c:	4621      	mov	r1, r4
 800c21e:	4642      	mov	r2, r8
 800c220:	4648      	mov	r0, r9
 800c222:	f7fe fb01 	bl	800a828 <__lshift>
 800c226:	eba6 0608 	sub.w	r6, r6, r8
 800c22a:	4604      	mov	r4, r0
 800c22c:	f100 0a14 	add.w	sl, r0, #20
 800c230:	f04f 0b00 	mov.w	fp, #0
 800c234:	e7ba      	b.n	800c1ac <__gethex+0x1e4>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	42b3      	cmp	r3, r6
 800c23a:	dd73      	ble.n	800c324 <__gethex+0x35c>
 800c23c:	1b9e      	subs	r6, r3, r6
 800c23e:	42b5      	cmp	r5, r6
 800c240:	dc34      	bgt.n	800c2ac <__gethex+0x2e4>
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2b02      	cmp	r3, #2
 800c246:	d023      	beq.n	800c290 <__gethex+0x2c8>
 800c248:	2b03      	cmp	r3, #3
 800c24a:	d025      	beq.n	800c298 <__gethex+0x2d0>
 800c24c:	2b01      	cmp	r3, #1
 800c24e:	d115      	bne.n	800c27c <__gethex+0x2b4>
 800c250:	42b5      	cmp	r5, r6
 800c252:	d113      	bne.n	800c27c <__gethex+0x2b4>
 800c254:	2d01      	cmp	r5, #1
 800c256:	d10b      	bne.n	800c270 <__gethex+0x2a8>
 800c258:	9a02      	ldr	r2, [sp, #8]
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6013      	str	r3, [r2, #0]
 800c25e:	2301      	movs	r3, #1
 800c260:	6123      	str	r3, [r4, #16]
 800c262:	f8ca 3000 	str.w	r3, [sl]
 800c266:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c268:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c26c:	601c      	str	r4, [r3, #0]
 800c26e:	e735      	b.n	800c0dc <__gethex+0x114>
 800c270:	1e69      	subs	r1, r5, #1
 800c272:	4620      	mov	r0, r4
 800c274:	f7fe fd0a 	bl	800ac8c <__any_on>
 800c278:	2800      	cmp	r0, #0
 800c27a:	d1ed      	bne.n	800c258 <__gethex+0x290>
 800c27c:	4621      	mov	r1, r4
 800c27e:	4648      	mov	r0, r9
 800c280:	f7fe f8b8 	bl	800a3f4 <_Bfree>
 800c284:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c286:	2300      	movs	r3, #0
 800c288:	6013      	str	r3, [r2, #0]
 800c28a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c28e:	e725      	b.n	800c0dc <__gethex+0x114>
 800c290:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c292:	2b00      	cmp	r3, #0
 800c294:	d1f2      	bne.n	800c27c <__gethex+0x2b4>
 800c296:	e7df      	b.n	800c258 <__gethex+0x290>
 800c298:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d1dc      	bne.n	800c258 <__gethex+0x290>
 800c29e:	e7ed      	b.n	800c27c <__gethex+0x2b4>
 800c2a0:	0800e2f4 	.word	0x0800e2f4
 800c2a4:	0800e189 	.word	0x0800e189
 800c2a8:	0800e49e 	.word	0x0800e49e
 800c2ac:	f106 38ff 	add.w	r8, r6, #4294967295
 800c2b0:	f1bb 0f00 	cmp.w	fp, #0
 800c2b4:	d133      	bne.n	800c31e <__gethex+0x356>
 800c2b6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ba:	d004      	beq.n	800c2c6 <__gethex+0x2fe>
 800c2bc:	4641      	mov	r1, r8
 800c2be:	4620      	mov	r0, r4
 800c2c0:	f7fe fce4 	bl	800ac8c <__any_on>
 800c2c4:	4683      	mov	fp, r0
 800c2c6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c2d0:	f008 081f 	and.w	r8, r8, #31
 800c2d4:	fa03 f308 	lsl.w	r3, r3, r8
 800c2d8:	4213      	tst	r3, r2
 800c2da:	4631      	mov	r1, r6
 800c2dc:	4620      	mov	r0, r4
 800c2de:	bf18      	it	ne
 800c2e0:	f04b 0b02 	orrne.w	fp, fp, #2
 800c2e4:	1bad      	subs	r5, r5, r6
 800c2e6:	f7ff fe07 	bl	800bef8 <rshift>
 800c2ea:	687e      	ldr	r6, [r7, #4]
 800c2ec:	f04f 0802 	mov.w	r8, #2
 800c2f0:	f1bb 0f00 	cmp.w	fp, #0
 800c2f4:	d04a      	beq.n	800c38c <__gethex+0x3c4>
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2b02      	cmp	r3, #2
 800c2fa:	d016      	beq.n	800c32a <__gethex+0x362>
 800c2fc:	2b03      	cmp	r3, #3
 800c2fe:	d018      	beq.n	800c332 <__gethex+0x36a>
 800c300:	2b01      	cmp	r3, #1
 800c302:	d109      	bne.n	800c318 <__gethex+0x350>
 800c304:	f01b 0f02 	tst.w	fp, #2
 800c308:	d006      	beq.n	800c318 <__gethex+0x350>
 800c30a:	f8da 3000 	ldr.w	r3, [sl]
 800c30e:	ea4b 0b03 	orr.w	fp, fp, r3
 800c312:	f01b 0f01 	tst.w	fp, #1
 800c316:	d10f      	bne.n	800c338 <__gethex+0x370>
 800c318:	f048 0810 	orr.w	r8, r8, #16
 800c31c:	e036      	b.n	800c38c <__gethex+0x3c4>
 800c31e:	f04f 0b01 	mov.w	fp, #1
 800c322:	e7d0      	b.n	800c2c6 <__gethex+0x2fe>
 800c324:	f04f 0801 	mov.w	r8, #1
 800c328:	e7e2      	b.n	800c2f0 <__gethex+0x328>
 800c32a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c32c:	f1c3 0301 	rsb	r3, r3, #1
 800c330:	930f      	str	r3, [sp, #60]	; 0x3c
 800c332:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c334:	2b00      	cmp	r3, #0
 800c336:	d0ef      	beq.n	800c318 <__gethex+0x350>
 800c338:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c33c:	f104 0214 	add.w	r2, r4, #20
 800c340:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c344:	9301      	str	r3, [sp, #4]
 800c346:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c34a:	2300      	movs	r3, #0
 800c34c:	4694      	mov	ip, r2
 800c34e:	f852 1b04 	ldr.w	r1, [r2], #4
 800c352:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c356:	d01e      	beq.n	800c396 <__gethex+0x3ce>
 800c358:	3101      	adds	r1, #1
 800c35a:	f8cc 1000 	str.w	r1, [ip]
 800c35e:	f1b8 0f02 	cmp.w	r8, #2
 800c362:	f104 0214 	add.w	r2, r4, #20
 800c366:	d13d      	bne.n	800c3e4 <__gethex+0x41c>
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	42ab      	cmp	r3, r5
 800c36e:	d10b      	bne.n	800c388 <__gethex+0x3c0>
 800c370:	1169      	asrs	r1, r5, #5
 800c372:	2301      	movs	r3, #1
 800c374:	f005 051f 	and.w	r5, r5, #31
 800c378:	fa03 f505 	lsl.w	r5, r3, r5
 800c37c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c380:	421d      	tst	r5, r3
 800c382:	bf18      	it	ne
 800c384:	f04f 0801 	movne.w	r8, #1
 800c388:	f048 0820 	orr.w	r8, r8, #32
 800c38c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c38e:	601c      	str	r4, [r3, #0]
 800c390:	9b02      	ldr	r3, [sp, #8]
 800c392:	601e      	str	r6, [r3, #0]
 800c394:	e6a2      	b.n	800c0dc <__gethex+0x114>
 800c396:	4290      	cmp	r0, r2
 800c398:	f842 3c04 	str.w	r3, [r2, #-4]
 800c39c:	d8d6      	bhi.n	800c34c <__gethex+0x384>
 800c39e:	68a2      	ldr	r2, [r4, #8]
 800c3a0:	4593      	cmp	fp, r2
 800c3a2:	db17      	blt.n	800c3d4 <__gethex+0x40c>
 800c3a4:	6861      	ldr	r1, [r4, #4]
 800c3a6:	4648      	mov	r0, r9
 800c3a8:	3101      	adds	r1, #1
 800c3aa:	f7fd ffe3 	bl	800a374 <_Balloc>
 800c3ae:	4682      	mov	sl, r0
 800c3b0:	b918      	cbnz	r0, 800c3ba <__gethex+0x3f2>
 800c3b2:	4b1b      	ldr	r3, [pc, #108]	; (800c420 <__gethex+0x458>)
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	2184      	movs	r1, #132	; 0x84
 800c3b8:	e6b3      	b.n	800c122 <__gethex+0x15a>
 800c3ba:	6922      	ldr	r2, [r4, #16]
 800c3bc:	3202      	adds	r2, #2
 800c3be:	f104 010c 	add.w	r1, r4, #12
 800c3c2:	0092      	lsls	r2, r2, #2
 800c3c4:	300c      	adds	r0, #12
 800c3c6:	f7fd f844 	bl	8009452 <memcpy>
 800c3ca:	4621      	mov	r1, r4
 800c3cc:	4648      	mov	r0, r9
 800c3ce:	f7fe f811 	bl	800a3f4 <_Bfree>
 800c3d2:	4654      	mov	r4, sl
 800c3d4:	6922      	ldr	r2, [r4, #16]
 800c3d6:	1c51      	adds	r1, r2, #1
 800c3d8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c3dc:	6121      	str	r1, [r4, #16]
 800c3de:	2101      	movs	r1, #1
 800c3e0:	6151      	str	r1, [r2, #20]
 800c3e2:	e7bc      	b.n	800c35e <__gethex+0x396>
 800c3e4:	6921      	ldr	r1, [r4, #16]
 800c3e6:	4559      	cmp	r1, fp
 800c3e8:	dd0b      	ble.n	800c402 <__gethex+0x43a>
 800c3ea:	2101      	movs	r1, #1
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	f7ff fd83 	bl	800bef8 <rshift>
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	3601      	adds	r6, #1
 800c3f6:	42b3      	cmp	r3, r6
 800c3f8:	f6ff aedb 	blt.w	800c1b2 <__gethex+0x1ea>
 800c3fc:	f04f 0801 	mov.w	r8, #1
 800c400:	e7c2      	b.n	800c388 <__gethex+0x3c0>
 800c402:	f015 051f 	ands.w	r5, r5, #31
 800c406:	d0f9      	beq.n	800c3fc <__gethex+0x434>
 800c408:	9b01      	ldr	r3, [sp, #4]
 800c40a:	441a      	add	r2, r3
 800c40c:	f1c5 0520 	rsb	r5, r5, #32
 800c410:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c414:	f7fe f8a0 	bl	800a558 <__hi0bits>
 800c418:	42a8      	cmp	r0, r5
 800c41a:	dbe6      	blt.n	800c3ea <__gethex+0x422>
 800c41c:	e7ee      	b.n	800c3fc <__gethex+0x434>
 800c41e:	bf00      	nop
 800c420:	0800e189 	.word	0x0800e189

0800c424 <L_shift>:
 800c424:	f1c2 0208 	rsb	r2, r2, #8
 800c428:	0092      	lsls	r2, r2, #2
 800c42a:	b570      	push	{r4, r5, r6, lr}
 800c42c:	f1c2 0620 	rsb	r6, r2, #32
 800c430:	6843      	ldr	r3, [r0, #4]
 800c432:	6804      	ldr	r4, [r0, #0]
 800c434:	fa03 f506 	lsl.w	r5, r3, r6
 800c438:	432c      	orrs	r4, r5
 800c43a:	40d3      	lsrs	r3, r2
 800c43c:	6004      	str	r4, [r0, #0]
 800c43e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c442:	4288      	cmp	r0, r1
 800c444:	d3f4      	bcc.n	800c430 <L_shift+0xc>
 800c446:	bd70      	pop	{r4, r5, r6, pc}

0800c448 <__match>:
 800c448:	b530      	push	{r4, r5, lr}
 800c44a:	6803      	ldr	r3, [r0, #0]
 800c44c:	3301      	adds	r3, #1
 800c44e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c452:	b914      	cbnz	r4, 800c45a <__match+0x12>
 800c454:	6003      	str	r3, [r0, #0]
 800c456:	2001      	movs	r0, #1
 800c458:	bd30      	pop	{r4, r5, pc}
 800c45a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c45e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c462:	2d19      	cmp	r5, #25
 800c464:	bf98      	it	ls
 800c466:	3220      	addls	r2, #32
 800c468:	42a2      	cmp	r2, r4
 800c46a:	d0f0      	beq.n	800c44e <__match+0x6>
 800c46c:	2000      	movs	r0, #0
 800c46e:	e7f3      	b.n	800c458 <__match+0x10>

0800c470 <__hexnan>:
 800c470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c474:	680b      	ldr	r3, [r1, #0]
 800c476:	6801      	ldr	r1, [r0, #0]
 800c478:	115e      	asrs	r6, r3, #5
 800c47a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c47e:	f013 031f 	ands.w	r3, r3, #31
 800c482:	b087      	sub	sp, #28
 800c484:	bf18      	it	ne
 800c486:	3604      	addne	r6, #4
 800c488:	2500      	movs	r5, #0
 800c48a:	1f37      	subs	r7, r6, #4
 800c48c:	4682      	mov	sl, r0
 800c48e:	4690      	mov	r8, r2
 800c490:	9301      	str	r3, [sp, #4]
 800c492:	f846 5c04 	str.w	r5, [r6, #-4]
 800c496:	46b9      	mov	r9, r7
 800c498:	463c      	mov	r4, r7
 800c49a:	9502      	str	r5, [sp, #8]
 800c49c:	46ab      	mov	fp, r5
 800c49e:	784a      	ldrb	r2, [r1, #1]
 800c4a0:	1c4b      	adds	r3, r1, #1
 800c4a2:	9303      	str	r3, [sp, #12]
 800c4a4:	b342      	cbz	r2, 800c4f8 <__hexnan+0x88>
 800c4a6:	4610      	mov	r0, r2
 800c4a8:	9105      	str	r1, [sp, #20]
 800c4aa:	9204      	str	r2, [sp, #16]
 800c4ac:	f7ff fd76 	bl	800bf9c <__hexdig_fun>
 800c4b0:	2800      	cmp	r0, #0
 800c4b2:	d14f      	bne.n	800c554 <__hexnan+0xe4>
 800c4b4:	9a04      	ldr	r2, [sp, #16]
 800c4b6:	9905      	ldr	r1, [sp, #20]
 800c4b8:	2a20      	cmp	r2, #32
 800c4ba:	d818      	bhi.n	800c4ee <__hexnan+0x7e>
 800c4bc:	9b02      	ldr	r3, [sp, #8]
 800c4be:	459b      	cmp	fp, r3
 800c4c0:	dd13      	ble.n	800c4ea <__hexnan+0x7a>
 800c4c2:	454c      	cmp	r4, r9
 800c4c4:	d206      	bcs.n	800c4d4 <__hexnan+0x64>
 800c4c6:	2d07      	cmp	r5, #7
 800c4c8:	dc04      	bgt.n	800c4d4 <__hexnan+0x64>
 800c4ca:	462a      	mov	r2, r5
 800c4cc:	4649      	mov	r1, r9
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f7ff ffa8 	bl	800c424 <L_shift>
 800c4d4:	4544      	cmp	r4, r8
 800c4d6:	d950      	bls.n	800c57a <__hexnan+0x10a>
 800c4d8:	2300      	movs	r3, #0
 800c4da:	f1a4 0904 	sub.w	r9, r4, #4
 800c4de:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4e2:	f8cd b008 	str.w	fp, [sp, #8]
 800c4e6:	464c      	mov	r4, r9
 800c4e8:	461d      	mov	r5, r3
 800c4ea:	9903      	ldr	r1, [sp, #12]
 800c4ec:	e7d7      	b.n	800c49e <__hexnan+0x2e>
 800c4ee:	2a29      	cmp	r2, #41	; 0x29
 800c4f0:	d155      	bne.n	800c59e <__hexnan+0x12e>
 800c4f2:	3102      	adds	r1, #2
 800c4f4:	f8ca 1000 	str.w	r1, [sl]
 800c4f8:	f1bb 0f00 	cmp.w	fp, #0
 800c4fc:	d04f      	beq.n	800c59e <__hexnan+0x12e>
 800c4fe:	454c      	cmp	r4, r9
 800c500:	d206      	bcs.n	800c510 <__hexnan+0xa0>
 800c502:	2d07      	cmp	r5, #7
 800c504:	dc04      	bgt.n	800c510 <__hexnan+0xa0>
 800c506:	462a      	mov	r2, r5
 800c508:	4649      	mov	r1, r9
 800c50a:	4620      	mov	r0, r4
 800c50c:	f7ff ff8a 	bl	800c424 <L_shift>
 800c510:	4544      	cmp	r4, r8
 800c512:	d934      	bls.n	800c57e <__hexnan+0x10e>
 800c514:	f1a8 0204 	sub.w	r2, r8, #4
 800c518:	4623      	mov	r3, r4
 800c51a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c51e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c522:	429f      	cmp	r7, r3
 800c524:	d2f9      	bcs.n	800c51a <__hexnan+0xaa>
 800c526:	1b3b      	subs	r3, r7, r4
 800c528:	f023 0303 	bic.w	r3, r3, #3
 800c52c:	3304      	adds	r3, #4
 800c52e:	3e03      	subs	r6, #3
 800c530:	3401      	adds	r4, #1
 800c532:	42a6      	cmp	r6, r4
 800c534:	bf38      	it	cc
 800c536:	2304      	movcc	r3, #4
 800c538:	4443      	add	r3, r8
 800c53a:	2200      	movs	r2, #0
 800c53c:	f843 2b04 	str.w	r2, [r3], #4
 800c540:	429f      	cmp	r7, r3
 800c542:	d2fb      	bcs.n	800c53c <__hexnan+0xcc>
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	b91b      	cbnz	r3, 800c550 <__hexnan+0xe0>
 800c548:	4547      	cmp	r7, r8
 800c54a:	d126      	bne.n	800c59a <__hexnan+0x12a>
 800c54c:	2301      	movs	r3, #1
 800c54e:	603b      	str	r3, [r7, #0]
 800c550:	2005      	movs	r0, #5
 800c552:	e025      	b.n	800c5a0 <__hexnan+0x130>
 800c554:	3501      	adds	r5, #1
 800c556:	2d08      	cmp	r5, #8
 800c558:	f10b 0b01 	add.w	fp, fp, #1
 800c55c:	dd06      	ble.n	800c56c <__hexnan+0xfc>
 800c55e:	4544      	cmp	r4, r8
 800c560:	d9c3      	bls.n	800c4ea <__hexnan+0x7a>
 800c562:	2300      	movs	r3, #0
 800c564:	f844 3c04 	str.w	r3, [r4, #-4]
 800c568:	2501      	movs	r5, #1
 800c56a:	3c04      	subs	r4, #4
 800c56c:	6822      	ldr	r2, [r4, #0]
 800c56e:	f000 000f 	and.w	r0, r0, #15
 800c572:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c576:	6020      	str	r0, [r4, #0]
 800c578:	e7b7      	b.n	800c4ea <__hexnan+0x7a>
 800c57a:	2508      	movs	r5, #8
 800c57c:	e7b5      	b.n	800c4ea <__hexnan+0x7a>
 800c57e:	9b01      	ldr	r3, [sp, #4]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d0df      	beq.n	800c544 <__hexnan+0xd4>
 800c584:	f1c3 0320 	rsb	r3, r3, #32
 800c588:	f04f 32ff 	mov.w	r2, #4294967295
 800c58c:	40da      	lsrs	r2, r3
 800c58e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c592:	4013      	ands	r3, r2
 800c594:	f846 3c04 	str.w	r3, [r6, #-4]
 800c598:	e7d4      	b.n	800c544 <__hexnan+0xd4>
 800c59a:	3f04      	subs	r7, #4
 800c59c:	e7d2      	b.n	800c544 <__hexnan+0xd4>
 800c59e:	2004      	movs	r0, #4
 800c5a0:	b007      	add	sp, #28
 800c5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c5a6 <__ascii_mbtowc>:
 800c5a6:	b082      	sub	sp, #8
 800c5a8:	b901      	cbnz	r1, 800c5ac <__ascii_mbtowc+0x6>
 800c5aa:	a901      	add	r1, sp, #4
 800c5ac:	b142      	cbz	r2, 800c5c0 <__ascii_mbtowc+0x1a>
 800c5ae:	b14b      	cbz	r3, 800c5c4 <__ascii_mbtowc+0x1e>
 800c5b0:	7813      	ldrb	r3, [r2, #0]
 800c5b2:	600b      	str	r3, [r1, #0]
 800c5b4:	7812      	ldrb	r2, [r2, #0]
 800c5b6:	1e10      	subs	r0, r2, #0
 800c5b8:	bf18      	it	ne
 800c5ba:	2001      	movne	r0, #1
 800c5bc:	b002      	add	sp, #8
 800c5be:	4770      	bx	lr
 800c5c0:	4610      	mov	r0, r2
 800c5c2:	e7fb      	b.n	800c5bc <__ascii_mbtowc+0x16>
 800c5c4:	f06f 0001 	mvn.w	r0, #1
 800c5c8:	e7f8      	b.n	800c5bc <__ascii_mbtowc+0x16>

0800c5ca <_realloc_r>:
 800c5ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5ce:	4680      	mov	r8, r0
 800c5d0:	4614      	mov	r4, r2
 800c5d2:	460e      	mov	r6, r1
 800c5d4:	b921      	cbnz	r1, 800c5e0 <_realloc_r+0x16>
 800c5d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5da:	4611      	mov	r1, r2
 800c5dc:	f7fd be3e 	b.w	800a25c <_malloc_r>
 800c5e0:	b92a      	cbnz	r2, 800c5ee <_realloc_r+0x24>
 800c5e2:	f7fd fdc7 	bl	800a174 <_free_r>
 800c5e6:	4625      	mov	r5, r4
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ee:	f000 f842 	bl	800c676 <_malloc_usable_size_r>
 800c5f2:	4284      	cmp	r4, r0
 800c5f4:	4607      	mov	r7, r0
 800c5f6:	d802      	bhi.n	800c5fe <_realloc_r+0x34>
 800c5f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c5fc:	d812      	bhi.n	800c624 <_realloc_r+0x5a>
 800c5fe:	4621      	mov	r1, r4
 800c600:	4640      	mov	r0, r8
 800c602:	f7fd fe2b 	bl	800a25c <_malloc_r>
 800c606:	4605      	mov	r5, r0
 800c608:	2800      	cmp	r0, #0
 800c60a:	d0ed      	beq.n	800c5e8 <_realloc_r+0x1e>
 800c60c:	42bc      	cmp	r4, r7
 800c60e:	4622      	mov	r2, r4
 800c610:	4631      	mov	r1, r6
 800c612:	bf28      	it	cs
 800c614:	463a      	movcs	r2, r7
 800c616:	f7fc ff1c 	bl	8009452 <memcpy>
 800c61a:	4631      	mov	r1, r6
 800c61c:	4640      	mov	r0, r8
 800c61e:	f7fd fda9 	bl	800a174 <_free_r>
 800c622:	e7e1      	b.n	800c5e8 <_realloc_r+0x1e>
 800c624:	4635      	mov	r5, r6
 800c626:	e7df      	b.n	800c5e8 <_realloc_r+0x1e>

0800c628 <__ascii_wctomb>:
 800c628:	b149      	cbz	r1, 800c63e <__ascii_wctomb+0x16>
 800c62a:	2aff      	cmp	r2, #255	; 0xff
 800c62c:	bf85      	ittet	hi
 800c62e:	238a      	movhi	r3, #138	; 0x8a
 800c630:	6003      	strhi	r3, [r0, #0]
 800c632:	700a      	strbls	r2, [r1, #0]
 800c634:	f04f 30ff 	movhi.w	r0, #4294967295
 800c638:	bf98      	it	ls
 800c63a:	2001      	movls	r0, #1
 800c63c:	4770      	bx	lr
 800c63e:	4608      	mov	r0, r1
 800c640:	4770      	bx	lr
	...

0800c644 <fiprintf>:
 800c644:	b40e      	push	{r1, r2, r3}
 800c646:	b503      	push	{r0, r1, lr}
 800c648:	4601      	mov	r1, r0
 800c64a:	ab03      	add	r3, sp, #12
 800c64c:	4805      	ldr	r0, [pc, #20]	; (800c664 <fiprintf+0x20>)
 800c64e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c652:	6800      	ldr	r0, [r0, #0]
 800c654:	9301      	str	r3, [sp, #4]
 800c656:	f000 f83f 	bl	800c6d8 <_vfiprintf_r>
 800c65a:	b002      	add	sp, #8
 800c65c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c660:	b003      	add	sp, #12
 800c662:	4770      	bx	lr
 800c664:	20000088 	.word	0x20000088

0800c668 <abort>:
 800c668:	b508      	push	{r3, lr}
 800c66a:	2006      	movs	r0, #6
 800c66c:	f000 fa0c 	bl	800ca88 <raise>
 800c670:	2001      	movs	r0, #1
 800c672:	f7f6 fc8b 	bl	8002f8c <_exit>

0800c676 <_malloc_usable_size_r>:
 800c676:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c67a:	1f18      	subs	r0, r3, #4
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	bfbc      	itt	lt
 800c680:	580b      	ldrlt	r3, [r1, r0]
 800c682:	18c0      	addlt	r0, r0, r3
 800c684:	4770      	bx	lr

0800c686 <__sfputc_r>:
 800c686:	6893      	ldr	r3, [r2, #8]
 800c688:	3b01      	subs	r3, #1
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	b410      	push	{r4}
 800c68e:	6093      	str	r3, [r2, #8]
 800c690:	da08      	bge.n	800c6a4 <__sfputc_r+0x1e>
 800c692:	6994      	ldr	r4, [r2, #24]
 800c694:	42a3      	cmp	r3, r4
 800c696:	db01      	blt.n	800c69c <__sfputc_r+0x16>
 800c698:	290a      	cmp	r1, #10
 800c69a:	d103      	bne.n	800c6a4 <__sfputc_r+0x1e>
 800c69c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6a0:	f000 b934 	b.w	800c90c <__swbuf_r>
 800c6a4:	6813      	ldr	r3, [r2, #0]
 800c6a6:	1c58      	adds	r0, r3, #1
 800c6a8:	6010      	str	r0, [r2, #0]
 800c6aa:	7019      	strb	r1, [r3, #0]
 800c6ac:	4608      	mov	r0, r1
 800c6ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6b2:	4770      	bx	lr

0800c6b4 <__sfputs_r>:
 800c6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6b6:	4606      	mov	r6, r0
 800c6b8:	460f      	mov	r7, r1
 800c6ba:	4614      	mov	r4, r2
 800c6bc:	18d5      	adds	r5, r2, r3
 800c6be:	42ac      	cmp	r4, r5
 800c6c0:	d101      	bne.n	800c6c6 <__sfputs_r+0x12>
 800c6c2:	2000      	movs	r0, #0
 800c6c4:	e007      	b.n	800c6d6 <__sfputs_r+0x22>
 800c6c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6ca:	463a      	mov	r2, r7
 800c6cc:	4630      	mov	r0, r6
 800c6ce:	f7ff ffda 	bl	800c686 <__sfputc_r>
 800c6d2:	1c43      	adds	r3, r0, #1
 800c6d4:	d1f3      	bne.n	800c6be <__sfputs_r+0xa>
 800c6d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c6d8 <_vfiprintf_r>:
 800c6d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6dc:	460d      	mov	r5, r1
 800c6de:	b09d      	sub	sp, #116	; 0x74
 800c6e0:	4614      	mov	r4, r2
 800c6e2:	4698      	mov	r8, r3
 800c6e4:	4606      	mov	r6, r0
 800c6e6:	b118      	cbz	r0, 800c6f0 <_vfiprintf_r+0x18>
 800c6e8:	6a03      	ldr	r3, [r0, #32]
 800c6ea:	b90b      	cbnz	r3, 800c6f0 <_vfiprintf_r+0x18>
 800c6ec:	f7fc fd98 	bl	8009220 <__sinit>
 800c6f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6f2:	07d9      	lsls	r1, r3, #31
 800c6f4:	d405      	bmi.n	800c702 <_vfiprintf_r+0x2a>
 800c6f6:	89ab      	ldrh	r3, [r5, #12]
 800c6f8:	059a      	lsls	r2, r3, #22
 800c6fa:	d402      	bmi.n	800c702 <_vfiprintf_r+0x2a>
 800c6fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c6fe:	f7fc fea6 	bl	800944e <__retarget_lock_acquire_recursive>
 800c702:	89ab      	ldrh	r3, [r5, #12]
 800c704:	071b      	lsls	r3, r3, #28
 800c706:	d501      	bpl.n	800c70c <_vfiprintf_r+0x34>
 800c708:	692b      	ldr	r3, [r5, #16]
 800c70a:	b99b      	cbnz	r3, 800c734 <_vfiprintf_r+0x5c>
 800c70c:	4629      	mov	r1, r5
 800c70e:	4630      	mov	r0, r6
 800c710:	f000 f93a 	bl	800c988 <__swsetup_r>
 800c714:	b170      	cbz	r0, 800c734 <_vfiprintf_r+0x5c>
 800c716:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c718:	07dc      	lsls	r4, r3, #31
 800c71a:	d504      	bpl.n	800c726 <_vfiprintf_r+0x4e>
 800c71c:	f04f 30ff 	mov.w	r0, #4294967295
 800c720:	b01d      	add	sp, #116	; 0x74
 800c722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c726:	89ab      	ldrh	r3, [r5, #12]
 800c728:	0598      	lsls	r0, r3, #22
 800c72a:	d4f7      	bmi.n	800c71c <_vfiprintf_r+0x44>
 800c72c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c72e:	f7fc fe8f 	bl	8009450 <__retarget_lock_release_recursive>
 800c732:	e7f3      	b.n	800c71c <_vfiprintf_r+0x44>
 800c734:	2300      	movs	r3, #0
 800c736:	9309      	str	r3, [sp, #36]	; 0x24
 800c738:	2320      	movs	r3, #32
 800c73a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c73e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c742:	2330      	movs	r3, #48	; 0x30
 800c744:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c8f8 <_vfiprintf_r+0x220>
 800c748:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c74c:	f04f 0901 	mov.w	r9, #1
 800c750:	4623      	mov	r3, r4
 800c752:	469a      	mov	sl, r3
 800c754:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c758:	b10a      	cbz	r2, 800c75e <_vfiprintf_r+0x86>
 800c75a:	2a25      	cmp	r2, #37	; 0x25
 800c75c:	d1f9      	bne.n	800c752 <_vfiprintf_r+0x7a>
 800c75e:	ebba 0b04 	subs.w	fp, sl, r4
 800c762:	d00b      	beq.n	800c77c <_vfiprintf_r+0xa4>
 800c764:	465b      	mov	r3, fp
 800c766:	4622      	mov	r2, r4
 800c768:	4629      	mov	r1, r5
 800c76a:	4630      	mov	r0, r6
 800c76c:	f7ff ffa2 	bl	800c6b4 <__sfputs_r>
 800c770:	3001      	adds	r0, #1
 800c772:	f000 80a9 	beq.w	800c8c8 <_vfiprintf_r+0x1f0>
 800c776:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c778:	445a      	add	r2, fp
 800c77a:	9209      	str	r2, [sp, #36]	; 0x24
 800c77c:	f89a 3000 	ldrb.w	r3, [sl]
 800c780:	2b00      	cmp	r3, #0
 800c782:	f000 80a1 	beq.w	800c8c8 <_vfiprintf_r+0x1f0>
 800c786:	2300      	movs	r3, #0
 800c788:	f04f 32ff 	mov.w	r2, #4294967295
 800c78c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c790:	f10a 0a01 	add.w	sl, sl, #1
 800c794:	9304      	str	r3, [sp, #16]
 800c796:	9307      	str	r3, [sp, #28]
 800c798:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c79c:	931a      	str	r3, [sp, #104]	; 0x68
 800c79e:	4654      	mov	r4, sl
 800c7a0:	2205      	movs	r2, #5
 800c7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7a6:	4854      	ldr	r0, [pc, #336]	; (800c8f8 <_vfiprintf_r+0x220>)
 800c7a8:	f7f3 fd12 	bl	80001d0 <memchr>
 800c7ac:	9a04      	ldr	r2, [sp, #16]
 800c7ae:	b9d8      	cbnz	r0, 800c7e8 <_vfiprintf_r+0x110>
 800c7b0:	06d1      	lsls	r1, r2, #27
 800c7b2:	bf44      	itt	mi
 800c7b4:	2320      	movmi	r3, #32
 800c7b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7ba:	0713      	lsls	r3, r2, #28
 800c7bc:	bf44      	itt	mi
 800c7be:	232b      	movmi	r3, #43	; 0x2b
 800c7c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7c4:	f89a 3000 	ldrb.w	r3, [sl]
 800c7c8:	2b2a      	cmp	r3, #42	; 0x2a
 800c7ca:	d015      	beq.n	800c7f8 <_vfiprintf_r+0x120>
 800c7cc:	9a07      	ldr	r2, [sp, #28]
 800c7ce:	4654      	mov	r4, sl
 800c7d0:	2000      	movs	r0, #0
 800c7d2:	f04f 0c0a 	mov.w	ip, #10
 800c7d6:	4621      	mov	r1, r4
 800c7d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7dc:	3b30      	subs	r3, #48	; 0x30
 800c7de:	2b09      	cmp	r3, #9
 800c7e0:	d94d      	bls.n	800c87e <_vfiprintf_r+0x1a6>
 800c7e2:	b1b0      	cbz	r0, 800c812 <_vfiprintf_r+0x13a>
 800c7e4:	9207      	str	r2, [sp, #28]
 800c7e6:	e014      	b.n	800c812 <_vfiprintf_r+0x13a>
 800c7e8:	eba0 0308 	sub.w	r3, r0, r8
 800c7ec:	fa09 f303 	lsl.w	r3, r9, r3
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	9304      	str	r3, [sp, #16]
 800c7f4:	46a2      	mov	sl, r4
 800c7f6:	e7d2      	b.n	800c79e <_vfiprintf_r+0xc6>
 800c7f8:	9b03      	ldr	r3, [sp, #12]
 800c7fa:	1d19      	adds	r1, r3, #4
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	9103      	str	r1, [sp, #12]
 800c800:	2b00      	cmp	r3, #0
 800c802:	bfbb      	ittet	lt
 800c804:	425b      	neglt	r3, r3
 800c806:	f042 0202 	orrlt.w	r2, r2, #2
 800c80a:	9307      	strge	r3, [sp, #28]
 800c80c:	9307      	strlt	r3, [sp, #28]
 800c80e:	bfb8      	it	lt
 800c810:	9204      	strlt	r2, [sp, #16]
 800c812:	7823      	ldrb	r3, [r4, #0]
 800c814:	2b2e      	cmp	r3, #46	; 0x2e
 800c816:	d10c      	bne.n	800c832 <_vfiprintf_r+0x15a>
 800c818:	7863      	ldrb	r3, [r4, #1]
 800c81a:	2b2a      	cmp	r3, #42	; 0x2a
 800c81c:	d134      	bne.n	800c888 <_vfiprintf_r+0x1b0>
 800c81e:	9b03      	ldr	r3, [sp, #12]
 800c820:	1d1a      	adds	r2, r3, #4
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	9203      	str	r2, [sp, #12]
 800c826:	2b00      	cmp	r3, #0
 800c828:	bfb8      	it	lt
 800c82a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c82e:	3402      	adds	r4, #2
 800c830:	9305      	str	r3, [sp, #20]
 800c832:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c908 <_vfiprintf_r+0x230>
 800c836:	7821      	ldrb	r1, [r4, #0]
 800c838:	2203      	movs	r2, #3
 800c83a:	4650      	mov	r0, sl
 800c83c:	f7f3 fcc8 	bl	80001d0 <memchr>
 800c840:	b138      	cbz	r0, 800c852 <_vfiprintf_r+0x17a>
 800c842:	9b04      	ldr	r3, [sp, #16]
 800c844:	eba0 000a 	sub.w	r0, r0, sl
 800c848:	2240      	movs	r2, #64	; 0x40
 800c84a:	4082      	lsls	r2, r0
 800c84c:	4313      	orrs	r3, r2
 800c84e:	3401      	adds	r4, #1
 800c850:	9304      	str	r3, [sp, #16]
 800c852:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c856:	4829      	ldr	r0, [pc, #164]	; (800c8fc <_vfiprintf_r+0x224>)
 800c858:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c85c:	2206      	movs	r2, #6
 800c85e:	f7f3 fcb7 	bl	80001d0 <memchr>
 800c862:	2800      	cmp	r0, #0
 800c864:	d03f      	beq.n	800c8e6 <_vfiprintf_r+0x20e>
 800c866:	4b26      	ldr	r3, [pc, #152]	; (800c900 <_vfiprintf_r+0x228>)
 800c868:	bb1b      	cbnz	r3, 800c8b2 <_vfiprintf_r+0x1da>
 800c86a:	9b03      	ldr	r3, [sp, #12]
 800c86c:	3307      	adds	r3, #7
 800c86e:	f023 0307 	bic.w	r3, r3, #7
 800c872:	3308      	adds	r3, #8
 800c874:	9303      	str	r3, [sp, #12]
 800c876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c878:	443b      	add	r3, r7
 800c87a:	9309      	str	r3, [sp, #36]	; 0x24
 800c87c:	e768      	b.n	800c750 <_vfiprintf_r+0x78>
 800c87e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c882:	460c      	mov	r4, r1
 800c884:	2001      	movs	r0, #1
 800c886:	e7a6      	b.n	800c7d6 <_vfiprintf_r+0xfe>
 800c888:	2300      	movs	r3, #0
 800c88a:	3401      	adds	r4, #1
 800c88c:	9305      	str	r3, [sp, #20]
 800c88e:	4619      	mov	r1, r3
 800c890:	f04f 0c0a 	mov.w	ip, #10
 800c894:	4620      	mov	r0, r4
 800c896:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c89a:	3a30      	subs	r2, #48	; 0x30
 800c89c:	2a09      	cmp	r2, #9
 800c89e:	d903      	bls.n	800c8a8 <_vfiprintf_r+0x1d0>
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d0c6      	beq.n	800c832 <_vfiprintf_r+0x15a>
 800c8a4:	9105      	str	r1, [sp, #20]
 800c8a6:	e7c4      	b.n	800c832 <_vfiprintf_r+0x15a>
 800c8a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8ac:	4604      	mov	r4, r0
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	e7f0      	b.n	800c894 <_vfiprintf_r+0x1bc>
 800c8b2:	ab03      	add	r3, sp, #12
 800c8b4:	9300      	str	r3, [sp, #0]
 800c8b6:	462a      	mov	r2, r5
 800c8b8:	4b12      	ldr	r3, [pc, #72]	; (800c904 <_vfiprintf_r+0x22c>)
 800c8ba:	a904      	add	r1, sp, #16
 800c8bc:	4630      	mov	r0, r6
 800c8be:	f7fb fe4d 	bl	800855c <_printf_float>
 800c8c2:	4607      	mov	r7, r0
 800c8c4:	1c78      	adds	r0, r7, #1
 800c8c6:	d1d6      	bne.n	800c876 <_vfiprintf_r+0x19e>
 800c8c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8ca:	07d9      	lsls	r1, r3, #31
 800c8cc:	d405      	bmi.n	800c8da <_vfiprintf_r+0x202>
 800c8ce:	89ab      	ldrh	r3, [r5, #12]
 800c8d0:	059a      	lsls	r2, r3, #22
 800c8d2:	d402      	bmi.n	800c8da <_vfiprintf_r+0x202>
 800c8d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8d6:	f7fc fdbb 	bl	8009450 <__retarget_lock_release_recursive>
 800c8da:	89ab      	ldrh	r3, [r5, #12]
 800c8dc:	065b      	lsls	r3, r3, #25
 800c8de:	f53f af1d 	bmi.w	800c71c <_vfiprintf_r+0x44>
 800c8e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8e4:	e71c      	b.n	800c720 <_vfiprintf_r+0x48>
 800c8e6:	ab03      	add	r3, sp, #12
 800c8e8:	9300      	str	r3, [sp, #0]
 800c8ea:	462a      	mov	r2, r5
 800c8ec:	4b05      	ldr	r3, [pc, #20]	; (800c904 <_vfiprintf_r+0x22c>)
 800c8ee:	a904      	add	r1, sp, #16
 800c8f0:	4630      	mov	r0, r6
 800c8f2:	f7fc f8d7 	bl	8008aa4 <_printf_i>
 800c8f6:	e7e4      	b.n	800c8c2 <_vfiprintf_r+0x1ea>
 800c8f8:	0800e449 	.word	0x0800e449
 800c8fc:	0800e453 	.word	0x0800e453
 800c900:	0800855d 	.word	0x0800855d
 800c904:	0800c6b5 	.word	0x0800c6b5
 800c908:	0800e44f 	.word	0x0800e44f

0800c90c <__swbuf_r>:
 800c90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c90e:	460e      	mov	r6, r1
 800c910:	4614      	mov	r4, r2
 800c912:	4605      	mov	r5, r0
 800c914:	b118      	cbz	r0, 800c91e <__swbuf_r+0x12>
 800c916:	6a03      	ldr	r3, [r0, #32]
 800c918:	b90b      	cbnz	r3, 800c91e <__swbuf_r+0x12>
 800c91a:	f7fc fc81 	bl	8009220 <__sinit>
 800c91e:	69a3      	ldr	r3, [r4, #24]
 800c920:	60a3      	str	r3, [r4, #8]
 800c922:	89a3      	ldrh	r3, [r4, #12]
 800c924:	071a      	lsls	r2, r3, #28
 800c926:	d525      	bpl.n	800c974 <__swbuf_r+0x68>
 800c928:	6923      	ldr	r3, [r4, #16]
 800c92a:	b31b      	cbz	r3, 800c974 <__swbuf_r+0x68>
 800c92c:	6823      	ldr	r3, [r4, #0]
 800c92e:	6922      	ldr	r2, [r4, #16]
 800c930:	1a98      	subs	r0, r3, r2
 800c932:	6963      	ldr	r3, [r4, #20]
 800c934:	b2f6      	uxtb	r6, r6
 800c936:	4283      	cmp	r3, r0
 800c938:	4637      	mov	r7, r6
 800c93a:	dc04      	bgt.n	800c946 <__swbuf_r+0x3a>
 800c93c:	4621      	mov	r1, r4
 800c93e:	4628      	mov	r0, r5
 800c940:	f7ff fa3a 	bl	800bdb8 <_fflush_r>
 800c944:	b9e0      	cbnz	r0, 800c980 <__swbuf_r+0x74>
 800c946:	68a3      	ldr	r3, [r4, #8]
 800c948:	3b01      	subs	r3, #1
 800c94a:	60a3      	str	r3, [r4, #8]
 800c94c:	6823      	ldr	r3, [r4, #0]
 800c94e:	1c5a      	adds	r2, r3, #1
 800c950:	6022      	str	r2, [r4, #0]
 800c952:	701e      	strb	r6, [r3, #0]
 800c954:	6962      	ldr	r2, [r4, #20]
 800c956:	1c43      	adds	r3, r0, #1
 800c958:	429a      	cmp	r2, r3
 800c95a:	d004      	beq.n	800c966 <__swbuf_r+0x5a>
 800c95c:	89a3      	ldrh	r3, [r4, #12]
 800c95e:	07db      	lsls	r3, r3, #31
 800c960:	d506      	bpl.n	800c970 <__swbuf_r+0x64>
 800c962:	2e0a      	cmp	r6, #10
 800c964:	d104      	bne.n	800c970 <__swbuf_r+0x64>
 800c966:	4621      	mov	r1, r4
 800c968:	4628      	mov	r0, r5
 800c96a:	f7ff fa25 	bl	800bdb8 <_fflush_r>
 800c96e:	b938      	cbnz	r0, 800c980 <__swbuf_r+0x74>
 800c970:	4638      	mov	r0, r7
 800c972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c974:	4621      	mov	r1, r4
 800c976:	4628      	mov	r0, r5
 800c978:	f000 f806 	bl	800c988 <__swsetup_r>
 800c97c:	2800      	cmp	r0, #0
 800c97e:	d0d5      	beq.n	800c92c <__swbuf_r+0x20>
 800c980:	f04f 37ff 	mov.w	r7, #4294967295
 800c984:	e7f4      	b.n	800c970 <__swbuf_r+0x64>
	...

0800c988 <__swsetup_r>:
 800c988:	b538      	push	{r3, r4, r5, lr}
 800c98a:	4b2a      	ldr	r3, [pc, #168]	; (800ca34 <__swsetup_r+0xac>)
 800c98c:	4605      	mov	r5, r0
 800c98e:	6818      	ldr	r0, [r3, #0]
 800c990:	460c      	mov	r4, r1
 800c992:	b118      	cbz	r0, 800c99c <__swsetup_r+0x14>
 800c994:	6a03      	ldr	r3, [r0, #32]
 800c996:	b90b      	cbnz	r3, 800c99c <__swsetup_r+0x14>
 800c998:	f7fc fc42 	bl	8009220 <__sinit>
 800c99c:	89a3      	ldrh	r3, [r4, #12]
 800c99e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c9a2:	0718      	lsls	r0, r3, #28
 800c9a4:	d422      	bmi.n	800c9ec <__swsetup_r+0x64>
 800c9a6:	06d9      	lsls	r1, r3, #27
 800c9a8:	d407      	bmi.n	800c9ba <__swsetup_r+0x32>
 800c9aa:	2309      	movs	r3, #9
 800c9ac:	602b      	str	r3, [r5, #0]
 800c9ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c9b2:	81a3      	strh	r3, [r4, #12]
 800c9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b8:	e034      	b.n	800ca24 <__swsetup_r+0x9c>
 800c9ba:	0758      	lsls	r0, r3, #29
 800c9bc:	d512      	bpl.n	800c9e4 <__swsetup_r+0x5c>
 800c9be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9c0:	b141      	cbz	r1, 800c9d4 <__swsetup_r+0x4c>
 800c9c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c9c6:	4299      	cmp	r1, r3
 800c9c8:	d002      	beq.n	800c9d0 <__swsetup_r+0x48>
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	f7fd fbd2 	bl	800a174 <_free_r>
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	6363      	str	r3, [r4, #52]	; 0x34
 800c9d4:	89a3      	ldrh	r3, [r4, #12]
 800c9d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c9da:	81a3      	strh	r3, [r4, #12]
 800c9dc:	2300      	movs	r3, #0
 800c9de:	6063      	str	r3, [r4, #4]
 800c9e0:	6923      	ldr	r3, [r4, #16]
 800c9e2:	6023      	str	r3, [r4, #0]
 800c9e4:	89a3      	ldrh	r3, [r4, #12]
 800c9e6:	f043 0308 	orr.w	r3, r3, #8
 800c9ea:	81a3      	strh	r3, [r4, #12]
 800c9ec:	6923      	ldr	r3, [r4, #16]
 800c9ee:	b94b      	cbnz	r3, 800ca04 <__swsetup_r+0x7c>
 800c9f0:	89a3      	ldrh	r3, [r4, #12]
 800c9f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c9f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c9fa:	d003      	beq.n	800ca04 <__swsetup_r+0x7c>
 800c9fc:	4621      	mov	r1, r4
 800c9fe:	4628      	mov	r0, r5
 800ca00:	f000 f884 	bl	800cb0c <__smakebuf_r>
 800ca04:	89a0      	ldrh	r0, [r4, #12]
 800ca06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca0a:	f010 0301 	ands.w	r3, r0, #1
 800ca0e:	d00a      	beq.n	800ca26 <__swsetup_r+0x9e>
 800ca10:	2300      	movs	r3, #0
 800ca12:	60a3      	str	r3, [r4, #8]
 800ca14:	6963      	ldr	r3, [r4, #20]
 800ca16:	425b      	negs	r3, r3
 800ca18:	61a3      	str	r3, [r4, #24]
 800ca1a:	6923      	ldr	r3, [r4, #16]
 800ca1c:	b943      	cbnz	r3, 800ca30 <__swsetup_r+0xa8>
 800ca1e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ca22:	d1c4      	bne.n	800c9ae <__swsetup_r+0x26>
 800ca24:	bd38      	pop	{r3, r4, r5, pc}
 800ca26:	0781      	lsls	r1, r0, #30
 800ca28:	bf58      	it	pl
 800ca2a:	6963      	ldrpl	r3, [r4, #20]
 800ca2c:	60a3      	str	r3, [r4, #8]
 800ca2e:	e7f4      	b.n	800ca1a <__swsetup_r+0x92>
 800ca30:	2000      	movs	r0, #0
 800ca32:	e7f7      	b.n	800ca24 <__swsetup_r+0x9c>
 800ca34:	20000088 	.word	0x20000088

0800ca38 <_raise_r>:
 800ca38:	291f      	cmp	r1, #31
 800ca3a:	b538      	push	{r3, r4, r5, lr}
 800ca3c:	4604      	mov	r4, r0
 800ca3e:	460d      	mov	r5, r1
 800ca40:	d904      	bls.n	800ca4c <_raise_r+0x14>
 800ca42:	2316      	movs	r3, #22
 800ca44:	6003      	str	r3, [r0, #0]
 800ca46:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4a:	bd38      	pop	{r3, r4, r5, pc}
 800ca4c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ca4e:	b112      	cbz	r2, 800ca56 <_raise_r+0x1e>
 800ca50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ca54:	b94b      	cbnz	r3, 800ca6a <_raise_r+0x32>
 800ca56:	4620      	mov	r0, r4
 800ca58:	f000 f830 	bl	800cabc <_getpid_r>
 800ca5c:	462a      	mov	r2, r5
 800ca5e:	4601      	mov	r1, r0
 800ca60:	4620      	mov	r0, r4
 800ca62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca66:	f000 b817 	b.w	800ca98 <_kill_r>
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d00a      	beq.n	800ca84 <_raise_r+0x4c>
 800ca6e:	1c59      	adds	r1, r3, #1
 800ca70:	d103      	bne.n	800ca7a <_raise_r+0x42>
 800ca72:	2316      	movs	r3, #22
 800ca74:	6003      	str	r3, [r0, #0]
 800ca76:	2001      	movs	r0, #1
 800ca78:	e7e7      	b.n	800ca4a <_raise_r+0x12>
 800ca7a:	2400      	movs	r4, #0
 800ca7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ca80:	4628      	mov	r0, r5
 800ca82:	4798      	blx	r3
 800ca84:	2000      	movs	r0, #0
 800ca86:	e7e0      	b.n	800ca4a <_raise_r+0x12>

0800ca88 <raise>:
 800ca88:	4b02      	ldr	r3, [pc, #8]	; (800ca94 <raise+0xc>)
 800ca8a:	4601      	mov	r1, r0
 800ca8c:	6818      	ldr	r0, [r3, #0]
 800ca8e:	f7ff bfd3 	b.w	800ca38 <_raise_r>
 800ca92:	bf00      	nop
 800ca94:	20000088 	.word	0x20000088

0800ca98 <_kill_r>:
 800ca98:	b538      	push	{r3, r4, r5, lr}
 800ca9a:	4d07      	ldr	r5, [pc, #28]	; (800cab8 <_kill_r+0x20>)
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	4604      	mov	r4, r0
 800caa0:	4608      	mov	r0, r1
 800caa2:	4611      	mov	r1, r2
 800caa4:	602b      	str	r3, [r5, #0]
 800caa6:	f7f6 fa61 	bl	8002f6c <_kill>
 800caaa:	1c43      	adds	r3, r0, #1
 800caac:	d102      	bne.n	800cab4 <_kill_r+0x1c>
 800caae:	682b      	ldr	r3, [r5, #0]
 800cab0:	b103      	cbz	r3, 800cab4 <_kill_r+0x1c>
 800cab2:	6023      	str	r3, [r4, #0]
 800cab4:	bd38      	pop	{r3, r4, r5, pc}
 800cab6:	bf00      	nop
 800cab8:	20005004 	.word	0x20005004

0800cabc <_getpid_r>:
 800cabc:	f7f6 ba4e 	b.w	8002f5c <_getpid>

0800cac0 <__swhatbuf_r>:
 800cac0:	b570      	push	{r4, r5, r6, lr}
 800cac2:	460c      	mov	r4, r1
 800cac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cac8:	2900      	cmp	r1, #0
 800caca:	b096      	sub	sp, #88	; 0x58
 800cacc:	4615      	mov	r5, r2
 800cace:	461e      	mov	r6, r3
 800cad0:	da0d      	bge.n	800caee <__swhatbuf_r+0x2e>
 800cad2:	89a3      	ldrh	r3, [r4, #12]
 800cad4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cad8:	f04f 0100 	mov.w	r1, #0
 800cadc:	bf0c      	ite	eq
 800cade:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cae2:	2340      	movne	r3, #64	; 0x40
 800cae4:	2000      	movs	r0, #0
 800cae6:	6031      	str	r1, [r6, #0]
 800cae8:	602b      	str	r3, [r5, #0]
 800caea:	b016      	add	sp, #88	; 0x58
 800caec:	bd70      	pop	{r4, r5, r6, pc}
 800caee:	466a      	mov	r2, sp
 800caf0:	f000 f848 	bl	800cb84 <_fstat_r>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	dbec      	blt.n	800cad2 <__swhatbuf_r+0x12>
 800caf8:	9901      	ldr	r1, [sp, #4]
 800cafa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800cafe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800cb02:	4259      	negs	r1, r3
 800cb04:	4159      	adcs	r1, r3
 800cb06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cb0a:	e7eb      	b.n	800cae4 <__swhatbuf_r+0x24>

0800cb0c <__smakebuf_r>:
 800cb0c:	898b      	ldrh	r3, [r1, #12]
 800cb0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cb10:	079d      	lsls	r5, r3, #30
 800cb12:	4606      	mov	r6, r0
 800cb14:	460c      	mov	r4, r1
 800cb16:	d507      	bpl.n	800cb28 <__smakebuf_r+0x1c>
 800cb18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cb1c:	6023      	str	r3, [r4, #0]
 800cb1e:	6123      	str	r3, [r4, #16]
 800cb20:	2301      	movs	r3, #1
 800cb22:	6163      	str	r3, [r4, #20]
 800cb24:	b002      	add	sp, #8
 800cb26:	bd70      	pop	{r4, r5, r6, pc}
 800cb28:	ab01      	add	r3, sp, #4
 800cb2a:	466a      	mov	r2, sp
 800cb2c:	f7ff ffc8 	bl	800cac0 <__swhatbuf_r>
 800cb30:	9900      	ldr	r1, [sp, #0]
 800cb32:	4605      	mov	r5, r0
 800cb34:	4630      	mov	r0, r6
 800cb36:	f7fd fb91 	bl	800a25c <_malloc_r>
 800cb3a:	b948      	cbnz	r0, 800cb50 <__smakebuf_r+0x44>
 800cb3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb40:	059a      	lsls	r2, r3, #22
 800cb42:	d4ef      	bmi.n	800cb24 <__smakebuf_r+0x18>
 800cb44:	f023 0303 	bic.w	r3, r3, #3
 800cb48:	f043 0302 	orr.w	r3, r3, #2
 800cb4c:	81a3      	strh	r3, [r4, #12]
 800cb4e:	e7e3      	b.n	800cb18 <__smakebuf_r+0xc>
 800cb50:	89a3      	ldrh	r3, [r4, #12]
 800cb52:	6020      	str	r0, [r4, #0]
 800cb54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb58:	81a3      	strh	r3, [r4, #12]
 800cb5a:	9b00      	ldr	r3, [sp, #0]
 800cb5c:	6163      	str	r3, [r4, #20]
 800cb5e:	9b01      	ldr	r3, [sp, #4]
 800cb60:	6120      	str	r0, [r4, #16]
 800cb62:	b15b      	cbz	r3, 800cb7c <__smakebuf_r+0x70>
 800cb64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb68:	4630      	mov	r0, r6
 800cb6a:	f000 f81d 	bl	800cba8 <_isatty_r>
 800cb6e:	b128      	cbz	r0, 800cb7c <__smakebuf_r+0x70>
 800cb70:	89a3      	ldrh	r3, [r4, #12]
 800cb72:	f023 0303 	bic.w	r3, r3, #3
 800cb76:	f043 0301 	orr.w	r3, r3, #1
 800cb7a:	81a3      	strh	r3, [r4, #12]
 800cb7c:	89a3      	ldrh	r3, [r4, #12]
 800cb7e:	431d      	orrs	r5, r3
 800cb80:	81a5      	strh	r5, [r4, #12]
 800cb82:	e7cf      	b.n	800cb24 <__smakebuf_r+0x18>

0800cb84 <_fstat_r>:
 800cb84:	b538      	push	{r3, r4, r5, lr}
 800cb86:	4d07      	ldr	r5, [pc, #28]	; (800cba4 <_fstat_r+0x20>)
 800cb88:	2300      	movs	r3, #0
 800cb8a:	4604      	mov	r4, r0
 800cb8c:	4608      	mov	r0, r1
 800cb8e:	4611      	mov	r1, r2
 800cb90:	602b      	str	r3, [r5, #0]
 800cb92:	f7f6 fa4a 	bl	800302a <_fstat>
 800cb96:	1c43      	adds	r3, r0, #1
 800cb98:	d102      	bne.n	800cba0 <_fstat_r+0x1c>
 800cb9a:	682b      	ldr	r3, [r5, #0]
 800cb9c:	b103      	cbz	r3, 800cba0 <_fstat_r+0x1c>
 800cb9e:	6023      	str	r3, [r4, #0]
 800cba0:	bd38      	pop	{r3, r4, r5, pc}
 800cba2:	bf00      	nop
 800cba4:	20005004 	.word	0x20005004

0800cba8 <_isatty_r>:
 800cba8:	b538      	push	{r3, r4, r5, lr}
 800cbaa:	4d06      	ldr	r5, [pc, #24]	; (800cbc4 <_isatty_r+0x1c>)
 800cbac:	2300      	movs	r3, #0
 800cbae:	4604      	mov	r4, r0
 800cbb0:	4608      	mov	r0, r1
 800cbb2:	602b      	str	r3, [r5, #0]
 800cbb4:	f7f6 fa49 	bl	800304a <_isatty>
 800cbb8:	1c43      	adds	r3, r0, #1
 800cbba:	d102      	bne.n	800cbc2 <_isatty_r+0x1a>
 800cbbc:	682b      	ldr	r3, [r5, #0]
 800cbbe:	b103      	cbz	r3, 800cbc2 <_isatty_r+0x1a>
 800cbc0:	6023      	str	r3, [r4, #0]
 800cbc2:	bd38      	pop	{r3, r4, r5, pc}
 800cbc4:	20005004 	.word	0x20005004

0800cbc8 <atan>:
 800cbc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbcc:	ec55 4b10 	vmov	r4, r5, d0
 800cbd0:	4bc3      	ldr	r3, [pc, #780]	; (800cee0 <atan+0x318>)
 800cbd2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cbd6:	429e      	cmp	r6, r3
 800cbd8:	46ab      	mov	fp, r5
 800cbda:	dd18      	ble.n	800cc0e <atan+0x46>
 800cbdc:	4bc1      	ldr	r3, [pc, #772]	; (800cee4 <atan+0x31c>)
 800cbde:	429e      	cmp	r6, r3
 800cbe0:	dc01      	bgt.n	800cbe6 <atan+0x1e>
 800cbe2:	d109      	bne.n	800cbf8 <atan+0x30>
 800cbe4:	b144      	cbz	r4, 800cbf8 <atan+0x30>
 800cbe6:	4622      	mov	r2, r4
 800cbe8:	462b      	mov	r3, r5
 800cbea:	4620      	mov	r0, r4
 800cbec:	4629      	mov	r1, r5
 800cbee:	f7f3 fb4d 	bl	800028c <__adddf3>
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	460d      	mov	r5, r1
 800cbf6:	e006      	b.n	800cc06 <atan+0x3e>
 800cbf8:	f1bb 0f00 	cmp.w	fp, #0
 800cbfc:	f300 8131 	bgt.w	800ce62 <atan+0x29a>
 800cc00:	a59b      	add	r5, pc, #620	; (adr r5, 800ce70 <atan+0x2a8>)
 800cc02:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cc06:	ec45 4b10 	vmov	d0, r4, r5
 800cc0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc0e:	4bb6      	ldr	r3, [pc, #728]	; (800cee8 <atan+0x320>)
 800cc10:	429e      	cmp	r6, r3
 800cc12:	dc14      	bgt.n	800cc3e <atan+0x76>
 800cc14:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cc18:	429e      	cmp	r6, r3
 800cc1a:	dc0d      	bgt.n	800cc38 <atan+0x70>
 800cc1c:	a396      	add	r3, pc, #600	; (adr r3, 800ce78 <atan+0x2b0>)
 800cc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc22:	ee10 0a10 	vmov	r0, s0
 800cc26:	4629      	mov	r1, r5
 800cc28:	f7f3 fb30 	bl	800028c <__adddf3>
 800cc2c:	4baf      	ldr	r3, [pc, #700]	; (800ceec <atan+0x324>)
 800cc2e:	2200      	movs	r2, #0
 800cc30:	f7f3 ff72 	bl	8000b18 <__aeabi_dcmpgt>
 800cc34:	2800      	cmp	r0, #0
 800cc36:	d1e6      	bne.n	800cc06 <atan+0x3e>
 800cc38:	f04f 3aff 	mov.w	sl, #4294967295
 800cc3c:	e02b      	b.n	800cc96 <atan+0xce>
 800cc3e:	f000 f9b7 	bl	800cfb0 <fabs>
 800cc42:	4bab      	ldr	r3, [pc, #684]	; (800cef0 <atan+0x328>)
 800cc44:	429e      	cmp	r6, r3
 800cc46:	ec55 4b10 	vmov	r4, r5, d0
 800cc4a:	f300 80bf 	bgt.w	800cdcc <atan+0x204>
 800cc4e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cc52:	429e      	cmp	r6, r3
 800cc54:	f300 80a0 	bgt.w	800cd98 <atan+0x1d0>
 800cc58:	ee10 2a10 	vmov	r2, s0
 800cc5c:	ee10 0a10 	vmov	r0, s0
 800cc60:	462b      	mov	r3, r5
 800cc62:	4629      	mov	r1, r5
 800cc64:	f7f3 fb12 	bl	800028c <__adddf3>
 800cc68:	4ba0      	ldr	r3, [pc, #640]	; (800ceec <atan+0x324>)
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	f7f3 fb0c 	bl	8000288 <__aeabi_dsub>
 800cc70:	2200      	movs	r2, #0
 800cc72:	4606      	mov	r6, r0
 800cc74:	460f      	mov	r7, r1
 800cc76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	4629      	mov	r1, r5
 800cc7e:	f7f3 fb05 	bl	800028c <__adddf3>
 800cc82:	4602      	mov	r2, r0
 800cc84:	460b      	mov	r3, r1
 800cc86:	4630      	mov	r0, r6
 800cc88:	4639      	mov	r1, r7
 800cc8a:	f7f3 fddf 	bl	800084c <__aeabi_ddiv>
 800cc8e:	f04f 0a00 	mov.w	sl, #0
 800cc92:	4604      	mov	r4, r0
 800cc94:	460d      	mov	r5, r1
 800cc96:	4622      	mov	r2, r4
 800cc98:	462b      	mov	r3, r5
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	4629      	mov	r1, r5
 800cc9e:	f7f3 fcab 	bl	80005f8 <__aeabi_dmul>
 800cca2:	4602      	mov	r2, r0
 800cca4:	460b      	mov	r3, r1
 800cca6:	4680      	mov	r8, r0
 800cca8:	4689      	mov	r9, r1
 800ccaa:	f7f3 fca5 	bl	80005f8 <__aeabi_dmul>
 800ccae:	a374      	add	r3, pc, #464	; (adr r3, 800ce80 <atan+0x2b8>)
 800ccb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb4:	4606      	mov	r6, r0
 800ccb6:	460f      	mov	r7, r1
 800ccb8:	f7f3 fc9e 	bl	80005f8 <__aeabi_dmul>
 800ccbc:	a372      	add	r3, pc, #456	; (adr r3, 800ce88 <atan+0x2c0>)
 800ccbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc2:	f7f3 fae3 	bl	800028c <__adddf3>
 800ccc6:	4632      	mov	r2, r6
 800ccc8:	463b      	mov	r3, r7
 800ccca:	f7f3 fc95 	bl	80005f8 <__aeabi_dmul>
 800ccce:	a370      	add	r3, pc, #448	; (adr r3, 800ce90 <atan+0x2c8>)
 800ccd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccd4:	f7f3 fada 	bl	800028c <__adddf3>
 800ccd8:	4632      	mov	r2, r6
 800ccda:	463b      	mov	r3, r7
 800ccdc:	f7f3 fc8c 	bl	80005f8 <__aeabi_dmul>
 800cce0:	a36d      	add	r3, pc, #436	; (adr r3, 800ce98 <atan+0x2d0>)
 800cce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce6:	f7f3 fad1 	bl	800028c <__adddf3>
 800ccea:	4632      	mov	r2, r6
 800ccec:	463b      	mov	r3, r7
 800ccee:	f7f3 fc83 	bl	80005f8 <__aeabi_dmul>
 800ccf2:	a36b      	add	r3, pc, #428	; (adr r3, 800cea0 <atan+0x2d8>)
 800ccf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf8:	f7f3 fac8 	bl	800028c <__adddf3>
 800ccfc:	4632      	mov	r2, r6
 800ccfe:	463b      	mov	r3, r7
 800cd00:	f7f3 fc7a 	bl	80005f8 <__aeabi_dmul>
 800cd04:	a368      	add	r3, pc, #416	; (adr r3, 800cea8 <atan+0x2e0>)
 800cd06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0a:	f7f3 fabf 	bl	800028c <__adddf3>
 800cd0e:	4642      	mov	r2, r8
 800cd10:	464b      	mov	r3, r9
 800cd12:	f7f3 fc71 	bl	80005f8 <__aeabi_dmul>
 800cd16:	a366      	add	r3, pc, #408	; (adr r3, 800ceb0 <atan+0x2e8>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	4680      	mov	r8, r0
 800cd1e:	4689      	mov	r9, r1
 800cd20:	4630      	mov	r0, r6
 800cd22:	4639      	mov	r1, r7
 800cd24:	f7f3 fc68 	bl	80005f8 <__aeabi_dmul>
 800cd28:	a363      	add	r3, pc, #396	; (adr r3, 800ceb8 <atan+0x2f0>)
 800cd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2e:	f7f3 faab 	bl	8000288 <__aeabi_dsub>
 800cd32:	4632      	mov	r2, r6
 800cd34:	463b      	mov	r3, r7
 800cd36:	f7f3 fc5f 	bl	80005f8 <__aeabi_dmul>
 800cd3a:	a361      	add	r3, pc, #388	; (adr r3, 800cec0 <atan+0x2f8>)
 800cd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd40:	f7f3 faa2 	bl	8000288 <__aeabi_dsub>
 800cd44:	4632      	mov	r2, r6
 800cd46:	463b      	mov	r3, r7
 800cd48:	f7f3 fc56 	bl	80005f8 <__aeabi_dmul>
 800cd4c:	a35e      	add	r3, pc, #376	; (adr r3, 800cec8 <atan+0x300>)
 800cd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd52:	f7f3 fa99 	bl	8000288 <__aeabi_dsub>
 800cd56:	4632      	mov	r2, r6
 800cd58:	463b      	mov	r3, r7
 800cd5a:	f7f3 fc4d 	bl	80005f8 <__aeabi_dmul>
 800cd5e:	a35c      	add	r3, pc, #368	; (adr r3, 800ced0 <atan+0x308>)
 800cd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd64:	f7f3 fa90 	bl	8000288 <__aeabi_dsub>
 800cd68:	4632      	mov	r2, r6
 800cd6a:	463b      	mov	r3, r7
 800cd6c:	f7f3 fc44 	bl	80005f8 <__aeabi_dmul>
 800cd70:	4602      	mov	r2, r0
 800cd72:	460b      	mov	r3, r1
 800cd74:	4640      	mov	r0, r8
 800cd76:	4649      	mov	r1, r9
 800cd78:	f7f3 fa88 	bl	800028c <__adddf3>
 800cd7c:	4622      	mov	r2, r4
 800cd7e:	462b      	mov	r3, r5
 800cd80:	f7f3 fc3a 	bl	80005f8 <__aeabi_dmul>
 800cd84:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cd88:	4602      	mov	r2, r0
 800cd8a:	460b      	mov	r3, r1
 800cd8c:	d14b      	bne.n	800ce26 <atan+0x25e>
 800cd8e:	4620      	mov	r0, r4
 800cd90:	4629      	mov	r1, r5
 800cd92:	f7f3 fa79 	bl	8000288 <__aeabi_dsub>
 800cd96:	e72c      	b.n	800cbf2 <atan+0x2a>
 800cd98:	ee10 0a10 	vmov	r0, s0
 800cd9c:	4b53      	ldr	r3, [pc, #332]	; (800ceec <atan+0x324>)
 800cd9e:	2200      	movs	r2, #0
 800cda0:	4629      	mov	r1, r5
 800cda2:	f7f3 fa71 	bl	8000288 <__aeabi_dsub>
 800cda6:	4b51      	ldr	r3, [pc, #324]	; (800ceec <atan+0x324>)
 800cda8:	4606      	mov	r6, r0
 800cdaa:	460f      	mov	r7, r1
 800cdac:	2200      	movs	r2, #0
 800cdae:	4620      	mov	r0, r4
 800cdb0:	4629      	mov	r1, r5
 800cdb2:	f7f3 fa6b 	bl	800028c <__adddf3>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	460b      	mov	r3, r1
 800cdba:	4630      	mov	r0, r6
 800cdbc:	4639      	mov	r1, r7
 800cdbe:	f7f3 fd45 	bl	800084c <__aeabi_ddiv>
 800cdc2:	f04f 0a01 	mov.w	sl, #1
 800cdc6:	4604      	mov	r4, r0
 800cdc8:	460d      	mov	r5, r1
 800cdca:	e764      	b.n	800cc96 <atan+0xce>
 800cdcc:	4b49      	ldr	r3, [pc, #292]	; (800cef4 <atan+0x32c>)
 800cdce:	429e      	cmp	r6, r3
 800cdd0:	da1d      	bge.n	800ce0e <atan+0x246>
 800cdd2:	ee10 0a10 	vmov	r0, s0
 800cdd6:	4b48      	ldr	r3, [pc, #288]	; (800cef8 <atan+0x330>)
 800cdd8:	2200      	movs	r2, #0
 800cdda:	4629      	mov	r1, r5
 800cddc:	f7f3 fa54 	bl	8000288 <__aeabi_dsub>
 800cde0:	4b45      	ldr	r3, [pc, #276]	; (800cef8 <atan+0x330>)
 800cde2:	4606      	mov	r6, r0
 800cde4:	460f      	mov	r7, r1
 800cde6:	2200      	movs	r2, #0
 800cde8:	4620      	mov	r0, r4
 800cdea:	4629      	mov	r1, r5
 800cdec:	f7f3 fc04 	bl	80005f8 <__aeabi_dmul>
 800cdf0:	4b3e      	ldr	r3, [pc, #248]	; (800ceec <atan+0x324>)
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f7f3 fa4a 	bl	800028c <__adddf3>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	4639      	mov	r1, r7
 800ce00:	f7f3 fd24 	bl	800084c <__aeabi_ddiv>
 800ce04:	f04f 0a02 	mov.w	sl, #2
 800ce08:	4604      	mov	r4, r0
 800ce0a:	460d      	mov	r5, r1
 800ce0c:	e743      	b.n	800cc96 <atan+0xce>
 800ce0e:	462b      	mov	r3, r5
 800ce10:	ee10 2a10 	vmov	r2, s0
 800ce14:	4939      	ldr	r1, [pc, #228]	; (800cefc <atan+0x334>)
 800ce16:	2000      	movs	r0, #0
 800ce18:	f7f3 fd18 	bl	800084c <__aeabi_ddiv>
 800ce1c:	f04f 0a03 	mov.w	sl, #3
 800ce20:	4604      	mov	r4, r0
 800ce22:	460d      	mov	r5, r1
 800ce24:	e737      	b.n	800cc96 <atan+0xce>
 800ce26:	4b36      	ldr	r3, [pc, #216]	; (800cf00 <atan+0x338>)
 800ce28:	4e36      	ldr	r6, [pc, #216]	; (800cf04 <atan+0x33c>)
 800ce2a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ce2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce32:	f7f3 fa29 	bl	8000288 <__aeabi_dsub>
 800ce36:	4622      	mov	r2, r4
 800ce38:	462b      	mov	r3, r5
 800ce3a:	f7f3 fa25 	bl	8000288 <__aeabi_dsub>
 800ce3e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ce42:	4602      	mov	r2, r0
 800ce44:	460b      	mov	r3, r1
 800ce46:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ce4a:	f7f3 fa1d 	bl	8000288 <__aeabi_dsub>
 800ce4e:	f1bb 0f00 	cmp.w	fp, #0
 800ce52:	4604      	mov	r4, r0
 800ce54:	460d      	mov	r5, r1
 800ce56:	f6bf aed6 	bge.w	800cc06 <atan+0x3e>
 800ce5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce5e:	461d      	mov	r5, r3
 800ce60:	e6d1      	b.n	800cc06 <atan+0x3e>
 800ce62:	a51d      	add	r5, pc, #116	; (adr r5, 800ced8 <atan+0x310>)
 800ce64:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ce68:	e6cd      	b.n	800cc06 <atan+0x3e>
 800ce6a:	bf00      	nop
 800ce6c:	f3af 8000 	nop.w
 800ce70:	54442d18 	.word	0x54442d18
 800ce74:	bff921fb 	.word	0xbff921fb
 800ce78:	8800759c 	.word	0x8800759c
 800ce7c:	7e37e43c 	.word	0x7e37e43c
 800ce80:	e322da11 	.word	0xe322da11
 800ce84:	3f90ad3a 	.word	0x3f90ad3a
 800ce88:	24760deb 	.word	0x24760deb
 800ce8c:	3fa97b4b 	.word	0x3fa97b4b
 800ce90:	a0d03d51 	.word	0xa0d03d51
 800ce94:	3fb10d66 	.word	0x3fb10d66
 800ce98:	c54c206e 	.word	0xc54c206e
 800ce9c:	3fb745cd 	.word	0x3fb745cd
 800cea0:	920083ff 	.word	0x920083ff
 800cea4:	3fc24924 	.word	0x3fc24924
 800cea8:	5555550d 	.word	0x5555550d
 800ceac:	3fd55555 	.word	0x3fd55555
 800ceb0:	2c6a6c2f 	.word	0x2c6a6c2f
 800ceb4:	bfa2b444 	.word	0xbfa2b444
 800ceb8:	52defd9a 	.word	0x52defd9a
 800cebc:	3fadde2d 	.word	0x3fadde2d
 800cec0:	af749a6d 	.word	0xaf749a6d
 800cec4:	3fb3b0f2 	.word	0x3fb3b0f2
 800cec8:	fe231671 	.word	0xfe231671
 800cecc:	3fbc71c6 	.word	0x3fbc71c6
 800ced0:	9998ebc4 	.word	0x9998ebc4
 800ced4:	3fc99999 	.word	0x3fc99999
 800ced8:	54442d18 	.word	0x54442d18
 800cedc:	3ff921fb 	.word	0x3ff921fb
 800cee0:	440fffff 	.word	0x440fffff
 800cee4:	7ff00000 	.word	0x7ff00000
 800cee8:	3fdbffff 	.word	0x3fdbffff
 800ceec:	3ff00000 	.word	0x3ff00000
 800cef0:	3ff2ffff 	.word	0x3ff2ffff
 800cef4:	40038000 	.word	0x40038000
 800cef8:	3ff80000 	.word	0x3ff80000
 800cefc:	bff00000 	.word	0xbff00000
 800cf00:	0800e520 	.word	0x0800e520
 800cf04:	0800e500 	.word	0x0800e500

0800cf08 <cos>:
 800cf08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf0a:	ec53 2b10 	vmov	r2, r3, d0
 800cf0e:	4826      	ldr	r0, [pc, #152]	; (800cfa8 <cos+0xa0>)
 800cf10:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cf14:	4281      	cmp	r1, r0
 800cf16:	dc06      	bgt.n	800cf26 <cos+0x1e>
 800cf18:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800cfa0 <cos+0x98>
 800cf1c:	b005      	add	sp, #20
 800cf1e:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf22:	f000 b8a9 	b.w	800d078 <__kernel_cos>
 800cf26:	4821      	ldr	r0, [pc, #132]	; (800cfac <cos+0xa4>)
 800cf28:	4281      	cmp	r1, r0
 800cf2a:	dd09      	ble.n	800cf40 <cos+0x38>
 800cf2c:	ee10 0a10 	vmov	r0, s0
 800cf30:	4619      	mov	r1, r3
 800cf32:	f7f3 f9a9 	bl	8000288 <__aeabi_dsub>
 800cf36:	ec41 0b10 	vmov	d0, r0, r1
 800cf3a:	b005      	add	sp, #20
 800cf3c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cf40:	4668      	mov	r0, sp
 800cf42:	f000 fa21 	bl	800d388 <__ieee754_rem_pio2>
 800cf46:	f000 0003 	and.w	r0, r0, #3
 800cf4a:	2801      	cmp	r0, #1
 800cf4c:	d00b      	beq.n	800cf66 <cos+0x5e>
 800cf4e:	2802      	cmp	r0, #2
 800cf50:	d016      	beq.n	800cf80 <cos+0x78>
 800cf52:	b9e0      	cbnz	r0, 800cf8e <cos+0x86>
 800cf54:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf58:	ed9d 0b00 	vldr	d0, [sp]
 800cf5c:	f000 f88c 	bl	800d078 <__kernel_cos>
 800cf60:	ec51 0b10 	vmov	r0, r1, d0
 800cf64:	e7e7      	b.n	800cf36 <cos+0x2e>
 800cf66:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf6a:	ed9d 0b00 	vldr	d0, [sp]
 800cf6e:	f000 f94b 	bl	800d208 <__kernel_sin>
 800cf72:	ec53 2b10 	vmov	r2, r3, d0
 800cf76:	ee10 0a10 	vmov	r0, s0
 800cf7a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cf7e:	e7da      	b.n	800cf36 <cos+0x2e>
 800cf80:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf84:	ed9d 0b00 	vldr	d0, [sp]
 800cf88:	f000 f876 	bl	800d078 <__kernel_cos>
 800cf8c:	e7f1      	b.n	800cf72 <cos+0x6a>
 800cf8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf92:	ed9d 0b00 	vldr	d0, [sp]
 800cf96:	2001      	movs	r0, #1
 800cf98:	f000 f936 	bl	800d208 <__kernel_sin>
 800cf9c:	e7e0      	b.n	800cf60 <cos+0x58>
 800cf9e:	bf00      	nop
	...
 800cfa8:	3fe921fb 	.word	0x3fe921fb
 800cfac:	7fefffff 	.word	0x7fefffff

0800cfb0 <fabs>:
 800cfb0:	ec51 0b10 	vmov	r0, r1, d0
 800cfb4:	ee10 2a10 	vmov	r2, s0
 800cfb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cfbc:	ec43 2b10 	vmov	d0, r2, r3
 800cfc0:	4770      	bx	lr
 800cfc2:	0000      	movs	r0, r0
 800cfc4:	0000      	movs	r0, r0
	...

0800cfc8 <sin>:
 800cfc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfca:	ec53 2b10 	vmov	r2, r3, d0
 800cfce:	4828      	ldr	r0, [pc, #160]	; (800d070 <sin+0xa8>)
 800cfd0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cfd4:	4281      	cmp	r1, r0
 800cfd6:	dc07      	bgt.n	800cfe8 <sin+0x20>
 800cfd8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800d068 <sin+0xa0>
 800cfdc:	2000      	movs	r0, #0
 800cfde:	b005      	add	sp, #20
 800cfe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfe4:	f000 b910 	b.w	800d208 <__kernel_sin>
 800cfe8:	4822      	ldr	r0, [pc, #136]	; (800d074 <sin+0xac>)
 800cfea:	4281      	cmp	r1, r0
 800cfec:	dd09      	ble.n	800d002 <sin+0x3a>
 800cfee:	ee10 0a10 	vmov	r0, s0
 800cff2:	4619      	mov	r1, r3
 800cff4:	f7f3 f948 	bl	8000288 <__aeabi_dsub>
 800cff8:	ec41 0b10 	vmov	d0, r0, r1
 800cffc:	b005      	add	sp, #20
 800cffe:	f85d fb04 	ldr.w	pc, [sp], #4
 800d002:	4668      	mov	r0, sp
 800d004:	f000 f9c0 	bl	800d388 <__ieee754_rem_pio2>
 800d008:	f000 0003 	and.w	r0, r0, #3
 800d00c:	2801      	cmp	r0, #1
 800d00e:	d00c      	beq.n	800d02a <sin+0x62>
 800d010:	2802      	cmp	r0, #2
 800d012:	d011      	beq.n	800d038 <sin+0x70>
 800d014:	b9f0      	cbnz	r0, 800d054 <sin+0x8c>
 800d016:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d01a:	ed9d 0b00 	vldr	d0, [sp]
 800d01e:	2001      	movs	r0, #1
 800d020:	f000 f8f2 	bl	800d208 <__kernel_sin>
 800d024:	ec51 0b10 	vmov	r0, r1, d0
 800d028:	e7e6      	b.n	800cff8 <sin+0x30>
 800d02a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d02e:	ed9d 0b00 	vldr	d0, [sp]
 800d032:	f000 f821 	bl	800d078 <__kernel_cos>
 800d036:	e7f5      	b.n	800d024 <sin+0x5c>
 800d038:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d03c:	ed9d 0b00 	vldr	d0, [sp]
 800d040:	2001      	movs	r0, #1
 800d042:	f000 f8e1 	bl	800d208 <__kernel_sin>
 800d046:	ec53 2b10 	vmov	r2, r3, d0
 800d04a:	ee10 0a10 	vmov	r0, s0
 800d04e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d052:	e7d1      	b.n	800cff8 <sin+0x30>
 800d054:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d058:	ed9d 0b00 	vldr	d0, [sp]
 800d05c:	f000 f80c 	bl	800d078 <__kernel_cos>
 800d060:	e7f1      	b.n	800d046 <sin+0x7e>
 800d062:	bf00      	nop
 800d064:	f3af 8000 	nop.w
	...
 800d070:	3fe921fb 	.word	0x3fe921fb
 800d074:	7fefffff 	.word	0x7fefffff

0800d078 <__kernel_cos>:
 800d078:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d07c:	ec57 6b10 	vmov	r6, r7, d0
 800d080:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d084:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800d088:	ed8d 1b00 	vstr	d1, [sp]
 800d08c:	da07      	bge.n	800d09e <__kernel_cos+0x26>
 800d08e:	ee10 0a10 	vmov	r0, s0
 800d092:	4639      	mov	r1, r7
 800d094:	f7f3 fd60 	bl	8000b58 <__aeabi_d2iz>
 800d098:	2800      	cmp	r0, #0
 800d09a:	f000 8088 	beq.w	800d1ae <__kernel_cos+0x136>
 800d09e:	4632      	mov	r2, r6
 800d0a0:	463b      	mov	r3, r7
 800d0a2:	4630      	mov	r0, r6
 800d0a4:	4639      	mov	r1, r7
 800d0a6:	f7f3 faa7 	bl	80005f8 <__aeabi_dmul>
 800d0aa:	4b51      	ldr	r3, [pc, #324]	; (800d1f0 <__kernel_cos+0x178>)
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	460d      	mov	r5, r1
 800d0b2:	f7f3 faa1 	bl	80005f8 <__aeabi_dmul>
 800d0b6:	a340      	add	r3, pc, #256	; (adr r3, 800d1b8 <__kernel_cos+0x140>)
 800d0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0bc:	4682      	mov	sl, r0
 800d0be:	468b      	mov	fp, r1
 800d0c0:	4620      	mov	r0, r4
 800d0c2:	4629      	mov	r1, r5
 800d0c4:	f7f3 fa98 	bl	80005f8 <__aeabi_dmul>
 800d0c8:	a33d      	add	r3, pc, #244	; (adr r3, 800d1c0 <__kernel_cos+0x148>)
 800d0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ce:	f7f3 f8dd 	bl	800028c <__adddf3>
 800d0d2:	4622      	mov	r2, r4
 800d0d4:	462b      	mov	r3, r5
 800d0d6:	f7f3 fa8f 	bl	80005f8 <__aeabi_dmul>
 800d0da:	a33b      	add	r3, pc, #236	; (adr r3, 800d1c8 <__kernel_cos+0x150>)
 800d0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e0:	f7f3 f8d2 	bl	8000288 <__aeabi_dsub>
 800d0e4:	4622      	mov	r2, r4
 800d0e6:	462b      	mov	r3, r5
 800d0e8:	f7f3 fa86 	bl	80005f8 <__aeabi_dmul>
 800d0ec:	a338      	add	r3, pc, #224	; (adr r3, 800d1d0 <__kernel_cos+0x158>)
 800d0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f2:	f7f3 f8cb 	bl	800028c <__adddf3>
 800d0f6:	4622      	mov	r2, r4
 800d0f8:	462b      	mov	r3, r5
 800d0fa:	f7f3 fa7d 	bl	80005f8 <__aeabi_dmul>
 800d0fe:	a336      	add	r3, pc, #216	; (adr r3, 800d1d8 <__kernel_cos+0x160>)
 800d100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d104:	f7f3 f8c0 	bl	8000288 <__aeabi_dsub>
 800d108:	4622      	mov	r2, r4
 800d10a:	462b      	mov	r3, r5
 800d10c:	f7f3 fa74 	bl	80005f8 <__aeabi_dmul>
 800d110:	a333      	add	r3, pc, #204	; (adr r3, 800d1e0 <__kernel_cos+0x168>)
 800d112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d116:	f7f3 f8b9 	bl	800028c <__adddf3>
 800d11a:	4622      	mov	r2, r4
 800d11c:	462b      	mov	r3, r5
 800d11e:	f7f3 fa6b 	bl	80005f8 <__aeabi_dmul>
 800d122:	4622      	mov	r2, r4
 800d124:	462b      	mov	r3, r5
 800d126:	f7f3 fa67 	bl	80005f8 <__aeabi_dmul>
 800d12a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d12e:	4604      	mov	r4, r0
 800d130:	460d      	mov	r5, r1
 800d132:	4630      	mov	r0, r6
 800d134:	4639      	mov	r1, r7
 800d136:	f7f3 fa5f 	bl	80005f8 <__aeabi_dmul>
 800d13a:	460b      	mov	r3, r1
 800d13c:	4602      	mov	r2, r0
 800d13e:	4629      	mov	r1, r5
 800d140:	4620      	mov	r0, r4
 800d142:	f7f3 f8a1 	bl	8000288 <__aeabi_dsub>
 800d146:	4b2b      	ldr	r3, [pc, #172]	; (800d1f4 <__kernel_cos+0x17c>)
 800d148:	4598      	cmp	r8, r3
 800d14a:	4606      	mov	r6, r0
 800d14c:	460f      	mov	r7, r1
 800d14e:	dc10      	bgt.n	800d172 <__kernel_cos+0xfa>
 800d150:	4602      	mov	r2, r0
 800d152:	460b      	mov	r3, r1
 800d154:	4650      	mov	r0, sl
 800d156:	4659      	mov	r1, fp
 800d158:	f7f3 f896 	bl	8000288 <__aeabi_dsub>
 800d15c:	460b      	mov	r3, r1
 800d15e:	4926      	ldr	r1, [pc, #152]	; (800d1f8 <__kernel_cos+0x180>)
 800d160:	4602      	mov	r2, r0
 800d162:	2000      	movs	r0, #0
 800d164:	f7f3 f890 	bl	8000288 <__aeabi_dsub>
 800d168:	ec41 0b10 	vmov	d0, r0, r1
 800d16c:	b003      	add	sp, #12
 800d16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d172:	4b22      	ldr	r3, [pc, #136]	; (800d1fc <__kernel_cos+0x184>)
 800d174:	4920      	ldr	r1, [pc, #128]	; (800d1f8 <__kernel_cos+0x180>)
 800d176:	4598      	cmp	r8, r3
 800d178:	bfcc      	ite	gt
 800d17a:	4d21      	ldrgt	r5, [pc, #132]	; (800d200 <__kernel_cos+0x188>)
 800d17c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800d180:	2400      	movs	r4, #0
 800d182:	4622      	mov	r2, r4
 800d184:	462b      	mov	r3, r5
 800d186:	2000      	movs	r0, #0
 800d188:	f7f3 f87e 	bl	8000288 <__aeabi_dsub>
 800d18c:	4622      	mov	r2, r4
 800d18e:	4680      	mov	r8, r0
 800d190:	4689      	mov	r9, r1
 800d192:	462b      	mov	r3, r5
 800d194:	4650      	mov	r0, sl
 800d196:	4659      	mov	r1, fp
 800d198:	f7f3 f876 	bl	8000288 <__aeabi_dsub>
 800d19c:	4632      	mov	r2, r6
 800d19e:	463b      	mov	r3, r7
 800d1a0:	f7f3 f872 	bl	8000288 <__aeabi_dsub>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	4640      	mov	r0, r8
 800d1aa:	4649      	mov	r1, r9
 800d1ac:	e7da      	b.n	800d164 <__kernel_cos+0xec>
 800d1ae:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d1e8 <__kernel_cos+0x170>
 800d1b2:	e7db      	b.n	800d16c <__kernel_cos+0xf4>
 800d1b4:	f3af 8000 	nop.w
 800d1b8:	be8838d4 	.word	0xbe8838d4
 800d1bc:	bda8fae9 	.word	0xbda8fae9
 800d1c0:	bdb4b1c4 	.word	0xbdb4b1c4
 800d1c4:	3e21ee9e 	.word	0x3e21ee9e
 800d1c8:	809c52ad 	.word	0x809c52ad
 800d1cc:	3e927e4f 	.word	0x3e927e4f
 800d1d0:	19cb1590 	.word	0x19cb1590
 800d1d4:	3efa01a0 	.word	0x3efa01a0
 800d1d8:	16c15177 	.word	0x16c15177
 800d1dc:	3f56c16c 	.word	0x3f56c16c
 800d1e0:	5555554c 	.word	0x5555554c
 800d1e4:	3fa55555 	.word	0x3fa55555
 800d1e8:	00000000 	.word	0x00000000
 800d1ec:	3ff00000 	.word	0x3ff00000
 800d1f0:	3fe00000 	.word	0x3fe00000
 800d1f4:	3fd33332 	.word	0x3fd33332
 800d1f8:	3ff00000 	.word	0x3ff00000
 800d1fc:	3fe90000 	.word	0x3fe90000
 800d200:	3fd20000 	.word	0x3fd20000
 800d204:	00000000 	.word	0x00000000

0800d208 <__kernel_sin>:
 800d208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d20c:	ed2d 8b04 	vpush	{d8-d9}
 800d210:	eeb0 8a41 	vmov.f32	s16, s2
 800d214:	eef0 8a61 	vmov.f32	s17, s3
 800d218:	ec55 4b10 	vmov	r4, r5, d0
 800d21c:	b083      	sub	sp, #12
 800d21e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d222:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d226:	9001      	str	r0, [sp, #4]
 800d228:	da06      	bge.n	800d238 <__kernel_sin+0x30>
 800d22a:	ee10 0a10 	vmov	r0, s0
 800d22e:	4629      	mov	r1, r5
 800d230:	f7f3 fc92 	bl	8000b58 <__aeabi_d2iz>
 800d234:	2800      	cmp	r0, #0
 800d236:	d051      	beq.n	800d2dc <__kernel_sin+0xd4>
 800d238:	4622      	mov	r2, r4
 800d23a:	462b      	mov	r3, r5
 800d23c:	4620      	mov	r0, r4
 800d23e:	4629      	mov	r1, r5
 800d240:	f7f3 f9da 	bl	80005f8 <__aeabi_dmul>
 800d244:	4682      	mov	sl, r0
 800d246:	468b      	mov	fp, r1
 800d248:	4602      	mov	r2, r0
 800d24a:	460b      	mov	r3, r1
 800d24c:	4620      	mov	r0, r4
 800d24e:	4629      	mov	r1, r5
 800d250:	f7f3 f9d2 	bl	80005f8 <__aeabi_dmul>
 800d254:	a341      	add	r3, pc, #260	; (adr r3, 800d35c <__kernel_sin+0x154>)
 800d256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25a:	4680      	mov	r8, r0
 800d25c:	4689      	mov	r9, r1
 800d25e:	4650      	mov	r0, sl
 800d260:	4659      	mov	r1, fp
 800d262:	f7f3 f9c9 	bl	80005f8 <__aeabi_dmul>
 800d266:	a33f      	add	r3, pc, #252	; (adr r3, 800d364 <__kernel_sin+0x15c>)
 800d268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d26c:	f7f3 f80c 	bl	8000288 <__aeabi_dsub>
 800d270:	4652      	mov	r2, sl
 800d272:	465b      	mov	r3, fp
 800d274:	f7f3 f9c0 	bl	80005f8 <__aeabi_dmul>
 800d278:	a33c      	add	r3, pc, #240	; (adr r3, 800d36c <__kernel_sin+0x164>)
 800d27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d27e:	f7f3 f805 	bl	800028c <__adddf3>
 800d282:	4652      	mov	r2, sl
 800d284:	465b      	mov	r3, fp
 800d286:	f7f3 f9b7 	bl	80005f8 <__aeabi_dmul>
 800d28a:	a33a      	add	r3, pc, #232	; (adr r3, 800d374 <__kernel_sin+0x16c>)
 800d28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d290:	f7f2 fffa 	bl	8000288 <__aeabi_dsub>
 800d294:	4652      	mov	r2, sl
 800d296:	465b      	mov	r3, fp
 800d298:	f7f3 f9ae 	bl	80005f8 <__aeabi_dmul>
 800d29c:	a337      	add	r3, pc, #220	; (adr r3, 800d37c <__kernel_sin+0x174>)
 800d29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a2:	f7f2 fff3 	bl	800028c <__adddf3>
 800d2a6:	9b01      	ldr	r3, [sp, #4]
 800d2a8:	4606      	mov	r6, r0
 800d2aa:	460f      	mov	r7, r1
 800d2ac:	b9eb      	cbnz	r3, 800d2ea <__kernel_sin+0xe2>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	460b      	mov	r3, r1
 800d2b2:	4650      	mov	r0, sl
 800d2b4:	4659      	mov	r1, fp
 800d2b6:	f7f3 f99f 	bl	80005f8 <__aeabi_dmul>
 800d2ba:	a325      	add	r3, pc, #148	; (adr r3, 800d350 <__kernel_sin+0x148>)
 800d2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c0:	f7f2 ffe2 	bl	8000288 <__aeabi_dsub>
 800d2c4:	4642      	mov	r2, r8
 800d2c6:	464b      	mov	r3, r9
 800d2c8:	f7f3 f996 	bl	80005f8 <__aeabi_dmul>
 800d2cc:	4602      	mov	r2, r0
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	4629      	mov	r1, r5
 800d2d4:	f7f2 ffda 	bl	800028c <__adddf3>
 800d2d8:	4604      	mov	r4, r0
 800d2da:	460d      	mov	r5, r1
 800d2dc:	ec45 4b10 	vmov	d0, r4, r5
 800d2e0:	b003      	add	sp, #12
 800d2e2:	ecbd 8b04 	vpop	{d8-d9}
 800d2e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2ea:	4b1b      	ldr	r3, [pc, #108]	; (800d358 <__kernel_sin+0x150>)
 800d2ec:	ec51 0b18 	vmov	r0, r1, d8
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	f7f3 f981 	bl	80005f8 <__aeabi_dmul>
 800d2f6:	4632      	mov	r2, r6
 800d2f8:	ec41 0b19 	vmov	d9, r0, r1
 800d2fc:	463b      	mov	r3, r7
 800d2fe:	4640      	mov	r0, r8
 800d300:	4649      	mov	r1, r9
 800d302:	f7f3 f979 	bl	80005f8 <__aeabi_dmul>
 800d306:	4602      	mov	r2, r0
 800d308:	460b      	mov	r3, r1
 800d30a:	ec51 0b19 	vmov	r0, r1, d9
 800d30e:	f7f2 ffbb 	bl	8000288 <__aeabi_dsub>
 800d312:	4652      	mov	r2, sl
 800d314:	465b      	mov	r3, fp
 800d316:	f7f3 f96f 	bl	80005f8 <__aeabi_dmul>
 800d31a:	ec53 2b18 	vmov	r2, r3, d8
 800d31e:	f7f2 ffb3 	bl	8000288 <__aeabi_dsub>
 800d322:	a30b      	add	r3, pc, #44	; (adr r3, 800d350 <__kernel_sin+0x148>)
 800d324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d328:	4606      	mov	r6, r0
 800d32a:	460f      	mov	r7, r1
 800d32c:	4640      	mov	r0, r8
 800d32e:	4649      	mov	r1, r9
 800d330:	f7f3 f962 	bl	80005f8 <__aeabi_dmul>
 800d334:	4602      	mov	r2, r0
 800d336:	460b      	mov	r3, r1
 800d338:	4630      	mov	r0, r6
 800d33a:	4639      	mov	r1, r7
 800d33c:	f7f2 ffa6 	bl	800028c <__adddf3>
 800d340:	4602      	mov	r2, r0
 800d342:	460b      	mov	r3, r1
 800d344:	4620      	mov	r0, r4
 800d346:	4629      	mov	r1, r5
 800d348:	f7f2 ff9e 	bl	8000288 <__aeabi_dsub>
 800d34c:	e7c4      	b.n	800d2d8 <__kernel_sin+0xd0>
 800d34e:	bf00      	nop
 800d350:	55555549 	.word	0x55555549
 800d354:	3fc55555 	.word	0x3fc55555
 800d358:	3fe00000 	.word	0x3fe00000
 800d35c:	5acfd57c 	.word	0x5acfd57c
 800d360:	3de5d93a 	.word	0x3de5d93a
 800d364:	8a2b9ceb 	.word	0x8a2b9ceb
 800d368:	3e5ae5e6 	.word	0x3e5ae5e6
 800d36c:	57b1fe7d 	.word	0x57b1fe7d
 800d370:	3ec71de3 	.word	0x3ec71de3
 800d374:	19c161d5 	.word	0x19c161d5
 800d378:	3f2a01a0 	.word	0x3f2a01a0
 800d37c:	1110f8a6 	.word	0x1110f8a6
 800d380:	3f811111 	.word	0x3f811111
 800d384:	00000000 	.word	0x00000000

0800d388 <__ieee754_rem_pio2>:
 800d388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d38c:	ed2d 8b02 	vpush	{d8}
 800d390:	ec55 4b10 	vmov	r4, r5, d0
 800d394:	4bca      	ldr	r3, [pc, #808]	; (800d6c0 <__ieee754_rem_pio2+0x338>)
 800d396:	b08b      	sub	sp, #44	; 0x2c
 800d398:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d39c:	4598      	cmp	r8, r3
 800d39e:	4682      	mov	sl, r0
 800d3a0:	9502      	str	r5, [sp, #8]
 800d3a2:	dc08      	bgt.n	800d3b6 <__ieee754_rem_pio2+0x2e>
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	ed80 0b00 	vstr	d0, [r0]
 800d3ac:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d3b0:	f04f 0b00 	mov.w	fp, #0
 800d3b4:	e028      	b.n	800d408 <__ieee754_rem_pio2+0x80>
 800d3b6:	4bc3      	ldr	r3, [pc, #780]	; (800d6c4 <__ieee754_rem_pio2+0x33c>)
 800d3b8:	4598      	cmp	r8, r3
 800d3ba:	dc78      	bgt.n	800d4ae <__ieee754_rem_pio2+0x126>
 800d3bc:	9b02      	ldr	r3, [sp, #8]
 800d3be:	4ec2      	ldr	r6, [pc, #776]	; (800d6c8 <__ieee754_rem_pio2+0x340>)
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	ee10 0a10 	vmov	r0, s0
 800d3c6:	a3b0      	add	r3, pc, #704	; (adr r3, 800d688 <__ieee754_rem_pio2+0x300>)
 800d3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	dd39      	ble.n	800d444 <__ieee754_rem_pio2+0xbc>
 800d3d0:	f7f2 ff5a 	bl	8000288 <__aeabi_dsub>
 800d3d4:	45b0      	cmp	r8, r6
 800d3d6:	4604      	mov	r4, r0
 800d3d8:	460d      	mov	r5, r1
 800d3da:	d01b      	beq.n	800d414 <__ieee754_rem_pio2+0x8c>
 800d3dc:	a3ac      	add	r3, pc, #688	; (adr r3, 800d690 <__ieee754_rem_pio2+0x308>)
 800d3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e2:	f7f2 ff51 	bl	8000288 <__aeabi_dsub>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	460b      	mov	r3, r1
 800d3ea:	e9ca 2300 	strd	r2, r3, [sl]
 800d3ee:	4620      	mov	r0, r4
 800d3f0:	4629      	mov	r1, r5
 800d3f2:	f7f2 ff49 	bl	8000288 <__aeabi_dsub>
 800d3f6:	a3a6      	add	r3, pc, #664	; (adr r3, 800d690 <__ieee754_rem_pio2+0x308>)
 800d3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3fc:	f7f2 ff44 	bl	8000288 <__aeabi_dsub>
 800d400:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d404:	f04f 0b01 	mov.w	fp, #1
 800d408:	4658      	mov	r0, fp
 800d40a:	b00b      	add	sp, #44	; 0x2c
 800d40c:	ecbd 8b02 	vpop	{d8}
 800d410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d414:	a3a0      	add	r3, pc, #640	; (adr r3, 800d698 <__ieee754_rem_pio2+0x310>)
 800d416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d41a:	f7f2 ff35 	bl	8000288 <__aeabi_dsub>
 800d41e:	a3a0      	add	r3, pc, #640	; (adr r3, 800d6a0 <__ieee754_rem_pio2+0x318>)
 800d420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d424:	4604      	mov	r4, r0
 800d426:	460d      	mov	r5, r1
 800d428:	f7f2 ff2e 	bl	8000288 <__aeabi_dsub>
 800d42c:	4602      	mov	r2, r0
 800d42e:	460b      	mov	r3, r1
 800d430:	e9ca 2300 	strd	r2, r3, [sl]
 800d434:	4620      	mov	r0, r4
 800d436:	4629      	mov	r1, r5
 800d438:	f7f2 ff26 	bl	8000288 <__aeabi_dsub>
 800d43c:	a398      	add	r3, pc, #608	; (adr r3, 800d6a0 <__ieee754_rem_pio2+0x318>)
 800d43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d442:	e7db      	b.n	800d3fc <__ieee754_rem_pio2+0x74>
 800d444:	f7f2 ff22 	bl	800028c <__adddf3>
 800d448:	45b0      	cmp	r8, r6
 800d44a:	4604      	mov	r4, r0
 800d44c:	460d      	mov	r5, r1
 800d44e:	d016      	beq.n	800d47e <__ieee754_rem_pio2+0xf6>
 800d450:	a38f      	add	r3, pc, #572	; (adr r3, 800d690 <__ieee754_rem_pio2+0x308>)
 800d452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d456:	f7f2 ff19 	bl	800028c <__adddf3>
 800d45a:	4602      	mov	r2, r0
 800d45c:	460b      	mov	r3, r1
 800d45e:	e9ca 2300 	strd	r2, r3, [sl]
 800d462:	4620      	mov	r0, r4
 800d464:	4629      	mov	r1, r5
 800d466:	f7f2 ff0f 	bl	8000288 <__aeabi_dsub>
 800d46a:	a389      	add	r3, pc, #548	; (adr r3, 800d690 <__ieee754_rem_pio2+0x308>)
 800d46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d470:	f7f2 ff0c 	bl	800028c <__adddf3>
 800d474:	f04f 3bff 	mov.w	fp, #4294967295
 800d478:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d47c:	e7c4      	b.n	800d408 <__ieee754_rem_pio2+0x80>
 800d47e:	a386      	add	r3, pc, #536	; (adr r3, 800d698 <__ieee754_rem_pio2+0x310>)
 800d480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d484:	f7f2 ff02 	bl	800028c <__adddf3>
 800d488:	a385      	add	r3, pc, #532	; (adr r3, 800d6a0 <__ieee754_rem_pio2+0x318>)
 800d48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48e:	4604      	mov	r4, r0
 800d490:	460d      	mov	r5, r1
 800d492:	f7f2 fefb 	bl	800028c <__adddf3>
 800d496:	4602      	mov	r2, r0
 800d498:	460b      	mov	r3, r1
 800d49a:	e9ca 2300 	strd	r2, r3, [sl]
 800d49e:	4620      	mov	r0, r4
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	f7f2 fef1 	bl	8000288 <__aeabi_dsub>
 800d4a6:	a37e      	add	r3, pc, #504	; (adr r3, 800d6a0 <__ieee754_rem_pio2+0x318>)
 800d4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ac:	e7e0      	b.n	800d470 <__ieee754_rem_pio2+0xe8>
 800d4ae:	4b87      	ldr	r3, [pc, #540]	; (800d6cc <__ieee754_rem_pio2+0x344>)
 800d4b0:	4598      	cmp	r8, r3
 800d4b2:	f300 80d8 	bgt.w	800d666 <__ieee754_rem_pio2+0x2de>
 800d4b6:	f7ff fd7b 	bl	800cfb0 <fabs>
 800d4ba:	ec55 4b10 	vmov	r4, r5, d0
 800d4be:	ee10 0a10 	vmov	r0, s0
 800d4c2:	a379      	add	r3, pc, #484	; (adr r3, 800d6a8 <__ieee754_rem_pio2+0x320>)
 800d4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c8:	4629      	mov	r1, r5
 800d4ca:	f7f3 f895 	bl	80005f8 <__aeabi_dmul>
 800d4ce:	4b80      	ldr	r3, [pc, #512]	; (800d6d0 <__ieee754_rem_pio2+0x348>)
 800d4d0:	2200      	movs	r2, #0
 800d4d2:	f7f2 fedb 	bl	800028c <__adddf3>
 800d4d6:	f7f3 fb3f 	bl	8000b58 <__aeabi_d2iz>
 800d4da:	4683      	mov	fp, r0
 800d4dc:	f7f3 f822 	bl	8000524 <__aeabi_i2d>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	460b      	mov	r3, r1
 800d4e4:	ec43 2b18 	vmov	d8, r2, r3
 800d4e8:	a367      	add	r3, pc, #412	; (adr r3, 800d688 <__ieee754_rem_pio2+0x300>)
 800d4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ee:	f7f3 f883 	bl	80005f8 <__aeabi_dmul>
 800d4f2:	4602      	mov	r2, r0
 800d4f4:	460b      	mov	r3, r1
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	4629      	mov	r1, r5
 800d4fa:	f7f2 fec5 	bl	8000288 <__aeabi_dsub>
 800d4fe:	a364      	add	r3, pc, #400	; (adr r3, 800d690 <__ieee754_rem_pio2+0x308>)
 800d500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d504:	4606      	mov	r6, r0
 800d506:	460f      	mov	r7, r1
 800d508:	ec51 0b18 	vmov	r0, r1, d8
 800d50c:	f7f3 f874 	bl	80005f8 <__aeabi_dmul>
 800d510:	f1bb 0f1f 	cmp.w	fp, #31
 800d514:	4604      	mov	r4, r0
 800d516:	460d      	mov	r5, r1
 800d518:	dc0d      	bgt.n	800d536 <__ieee754_rem_pio2+0x1ae>
 800d51a:	4b6e      	ldr	r3, [pc, #440]	; (800d6d4 <__ieee754_rem_pio2+0x34c>)
 800d51c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d524:	4543      	cmp	r3, r8
 800d526:	d006      	beq.n	800d536 <__ieee754_rem_pio2+0x1ae>
 800d528:	4622      	mov	r2, r4
 800d52a:	462b      	mov	r3, r5
 800d52c:	4630      	mov	r0, r6
 800d52e:	4639      	mov	r1, r7
 800d530:	f7f2 feaa 	bl	8000288 <__aeabi_dsub>
 800d534:	e00e      	b.n	800d554 <__ieee754_rem_pio2+0x1cc>
 800d536:	462b      	mov	r3, r5
 800d538:	4622      	mov	r2, r4
 800d53a:	4630      	mov	r0, r6
 800d53c:	4639      	mov	r1, r7
 800d53e:	f7f2 fea3 	bl	8000288 <__aeabi_dsub>
 800d542:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d546:	9303      	str	r3, [sp, #12]
 800d548:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d54c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d550:	2b10      	cmp	r3, #16
 800d552:	dc02      	bgt.n	800d55a <__ieee754_rem_pio2+0x1d2>
 800d554:	e9ca 0100 	strd	r0, r1, [sl]
 800d558:	e039      	b.n	800d5ce <__ieee754_rem_pio2+0x246>
 800d55a:	a34f      	add	r3, pc, #316	; (adr r3, 800d698 <__ieee754_rem_pio2+0x310>)
 800d55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d560:	ec51 0b18 	vmov	r0, r1, d8
 800d564:	f7f3 f848 	bl	80005f8 <__aeabi_dmul>
 800d568:	4604      	mov	r4, r0
 800d56a:	460d      	mov	r5, r1
 800d56c:	4602      	mov	r2, r0
 800d56e:	460b      	mov	r3, r1
 800d570:	4630      	mov	r0, r6
 800d572:	4639      	mov	r1, r7
 800d574:	f7f2 fe88 	bl	8000288 <__aeabi_dsub>
 800d578:	4602      	mov	r2, r0
 800d57a:	460b      	mov	r3, r1
 800d57c:	4680      	mov	r8, r0
 800d57e:	4689      	mov	r9, r1
 800d580:	4630      	mov	r0, r6
 800d582:	4639      	mov	r1, r7
 800d584:	f7f2 fe80 	bl	8000288 <__aeabi_dsub>
 800d588:	4622      	mov	r2, r4
 800d58a:	462b      	mov	r3, r5
 800d58c:	f7f2 fe7c 	bl	8000288 <__aeabi_dsub>
 800d590:	a343      	add	r3, pc, #268	; (adr r3, 800d6a0 <__ieee754_rem_pio2+0x318>)
 800d592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d596:	4604      	mov	r4, r0
 800d598:	460d      	mov	r5, r1
 800d59a:	ec51 0b18 	vmov	r0, r1, d8
 800d59e:	f7f3 f82b 	bl	80005f8 <__aeabi_dmul>
 800d5a2:	4622      	mov	r2, r4
 800d5a4:	462b      	mov	r3, r5
 800d5a6:	f7f2 fe6f 	bl	8000288 <__aeabi_dsub>
 800d5aa:	4602      	mov	r2, r0
 800d5ac:	460b      	mov	r3, r1
 800d5ae:	4604      	mov	r4, r0
 800d5b0:	460d      	mov	r5, r1
 800d5b2:	4640      	mov	r0, r8
 800d5b4:	4649      	mov	r1, r9
 800d5b6:	f7f2 fe67 	bl	8000288 <__aeabi_dsub>
 800d5ba:	9a03      	ldr	r2, [sp, #12]
 800d5bc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d5c0:	1ad3      	subs	r3, r2, r3
 800d5c2:	2b31      	cmp	r3, #49	; 0x31
 800d5c4:	dc24      	bgt.n	800d610 <__ieee754_rem_pio2+0x288>
 800d5c6:	e9ca 0100 	strd	r0, r1, [sl]
 800d5ca:	4646      	mov	r6, r8
 800d5cc:	464f      	mov	r7, r9
 800d5ce:	e9da 8900 	ldrd	r8, r9, [sl]
 800d5d2:	4630      	mov	r0, r6
 800d5d4:	4642      	mov	r2, r8
 800d5d6:	464b      	mov	r3, r9
 800d5d8:	4639      	mov	r1, r7
 800d5da:	f7f2 fe55 	bl	8000288 <__aeabi_dsub>
 800d5de:	462b      	mov	r3, r5
 800d5e0:	4622      	mov	r2, r4
 800d5e2:	f7f2 fe51 	bl	8000288 <__aeabi_dsub>
 800d5e6:	9b02      	ldr	r3, [sp, #8]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d5ee:	f6bf af0b 	bge.w	800d408 <__ieee754_rem_pio2+0x80>
 800d5f2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d5f6:	f8ca 3004 	str.w	r3, [sl, #4]
 800d5fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5fe:	f8ca 8000 	str.w	r8, [sl]
 800d602:	f8ca 0008 	str.w	r0, [sl, #8]
 800d606:	f8ca 300c 	str.w	r3, [sl, #12]
 800d60a:	f1cb 0b00 	rsb	fp, fp, #0
 800d60e:	e6fb      	b.n	800d408 <__ieee754_rem_pio2+0x80>
 800d610:	a327      	add	r3, pc, #156	; (adr r3, 800d6b0 <__ieee754_rem_pio2+0x328>)
 800d612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d616:	ec51 0b18 	vmov	r0, r1, d8
 800d61a:	f7f2 ffed 	bl	80005f8 <__aeabi_dmul>
 800d61e:	4604      	mov	r4, r0
 800d620:	460d      	mov	r5, r1
 800d622:	4602      	mov	r2, r0
 800d624:	460b      	mov	r3, r1
 800d626:	4640      	mov	r0, r8
 800d628:	4649      	mov	r1, r9
 800d62a:	f7f2 fe2d 	bl	8000288 <__aeabi_dsub>
 800d62e:	4602      	mov	r2, r0
 800d630:	460b      	mov	r3, r1
 800d632:	4606      	mov	r6, r0
 800d634:	460f      	mov	r7, r1
 800d636:	4640      	mov	r0, r8
 800d638:	4649      	mov	r1, r9
 800d63a:	f7f2 fe25 	bl	8000288 <__aeabi_dsub>
 800d63e:	4622      	mov	r2, r4
 800d640:	462b      	mov	r3, r5
 800d642:	f7f2 fe21 	bl	8000288 <__aeabi_dsub>
 800d646:	a31c      	add	r3, pc, #112	; (adr r3, 800d6b8 <__ieee754_rem_pio2+0x330>)
 800d648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d64c:	4604      	mov	r4, r0
 800d64e:	460d      	mov	r5, r1
 800d650:	ec51 0b18 	vmov	r0, r1, d8
 800d654:	f7f2 ffd0 	bl	80005f8 <__aeabi_dmul>
 800d658:	4622      	mov	r2, r4
 800d65a:	462b      	mov	r3, r5
 800d65c:	f7f2 fe14 	bl	8000288 <__aeabi_dsub>
 800d660:	4604      	mov	r4, r0
 800d662:	460d      	mov	r5, r1
 800d664:	e760      	b.n	800d528 <__ieee754_rem_pio2+0x1a0>
 800d666:	4b1c      	ldr	r3, [pc, #112]	; (800d6d8 <__ieee754_rem_pio2+0x350>)
 800d668:	4598      	cmp	r8, r3
 800d66a:	dd37      	ble.n	800d6dc <__ieee754_rem_pio2+0x354>
 800d66c:	ee10 2a10 	vmov	r2, s0
 800d670:	462b      	mov	r3, r5
 800d672:	4620      	mov	r0, r4
 800d674:	4629      	mov	r1, r5
 800d676:	f7f2 fe07 	bl	8000288 <__aeabi_dsub>
 800d67a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d67e:	e9ca 0100 	strd	r0, r1, [sl]
 800d682:	e695      	b.n	800d3b0 <__ieee754_rem_pio2+0x28>
 800d684:	f3af 8000 	nop.w
 800d688:	54400000 	.word	0x54400000
 800d68c:	3ff921fb 	.word	0x3ff921fb
 800d690:	1a626331 	.word	0x1a626331
 800d694:	3dd0b461 	.word	0x3dd0b461
 800d698:	1a600000 	.word	0x1a600000
 800d69c:	3dd0b461 	.word	0x3dd0b461
 800d6a0:	2e037073 	.word	0x2e037073
 800d6a4:	3ba3198a 	.word	0x3ba3198a
 800d6a8:	6dc9c883 	.word	0x6dc9c883
 800d6ac:	3fe45f30 	.word	0x3fe45f30
 800d6b0:	2e000000 	.word	0x2e000000
 800d6b4:	3ba3198a 	.word	0x3ba3198a
 800d6b8:	252049c1 	.word	0x252049c1
 800d6bc:	397b839a 	.word	0x397b839a
 800d6c0:	3fe921fb 	.word	0x3fe921fb
 800d6c4:	4002d97b 	.word	0x4002d97b
 800d6c8:	3ff921fb 	.word	0x3ff921fb
 800d6cc:	413921fb 	.word	0x413921fb
 800d6d0:	3fe00000 	.word	0x3fe00000
 800d6d4:	0800e540 	.word	0x0800e540
 800d6d8:	7fefffff 	.word	0x7fefffff
 800d6dc:	ea4f 5628 	mov.w	r6, r8, asr #20
 800d6e0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800d6e4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800d6e8:	4620      	mov	r0, r4
 800d6ea:	460d      	mov	r5, r1
 800d6ec:	f7f3 fa34 	bl	8000b58 <__aeabi_d2iz>
 800d6f0:	f7f2 ff18 	bl	8000524 <__aeabi_i2d>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	460b      	mov	r3, r1
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	4629      	mov	r1, r5
 800d6fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d700:	f7f2 fdc2 	bl	8000288 <__aeabi_dsub>
 800d704:	4b21      	ldr	r3, [pc, #132]	; (800d78c <__ieee754_rem_pio2+0x404>)
 800d706:	2200      	movs	r2, #0
 800d708:	f7f2 ff76 	bl	80005f8 <__aeabi_dmul>
 800d70c:	460d      	mov	r5, r1
 800d70e:	4604      	mov	r4, r0
 800d710:	f7f3 fa22 	bl	8000b58 <__aeabi_d2iz>
 800d714:	f7f2 ff06 	bl	8000524 <__aeabi_i2d>
 800d718:	4602      	mov	r2, r0
 800d71a:	460b      	mov	r3, r1
 800d71c:	4620      	mov	r0, r4
 800d71e:	4629      	mov	r1, r5
 800d720:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d724:	f7f2 fdb0 	bl	8000288 <__aeabi_dsub>
 800d728:	4b18      	ldr	r3, [pc, #96]	; (800d78c <__ieee754_rem_pio2+0x404>)
 800d72a:	2200      	movs	r2, #0
 800d72c:	f7f2 ff64 	bl	80005f8 <__aeabi_dmul>
 800d730:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d734:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d738:	2703      	movs	r7, #3
 800d73a:	2400      	movs	r4, #0
 800d73c:	2500      	movs	r5, #0
 800d73e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800d742:	4622      	mov	r2, r4
 800d744:	462b      	mov	r3, r5
 800d746:	46b9      	mov	r9, r7
 800d748:	3f01      	subs	r7, #1
 800d74a:	f7f3 f9bd 	bl	8000ac8 <__aeabi_dcmpeq>
 800d74e:	2800      	cmp	r0, #0
 800d750:	d1f5      	bne.n	800d73e <__ieee754_rem_pio2+0x3b6>
 800d752:	4b0f      	ldr	r3, [pc, #60]	; (800d790 <__ieee754_rem_pio2+0x408>)
 800d754:	9301      	str	r3, [sp, #4]
 800d756:	2302      	movs	r3, #2
 800d758:	9300      	str	r3, [sp, #0]
 800d75a:	4632      	mov	r2, r6
 800d75c:	464b      	mov	r3, r9
 800d75e:	4651      	mov	r1, sl
 800d760:	a804      	add	r0, sp, #16
 800d762:	f000 f819 	bl	800d798 <__kernel_rem_pio2>
 800d766:	9b02      	ldr	r3, [sp, #8]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	4683      	mov	fp, r0
 800d76c:	f6bf ae4c 	bge.w	800d408 <__ieee754_rem_pio2+0x80>
 800d770:	e9da 2100 	ldrd	r2, r1, [sl]
 800d774:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d778:	e9ca 2300 	strd	r2, r3, [sl]
 800d77c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d780:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d784:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d788:	e73f      	b.n	800d60a <__ieee754_rem_pio2+0x282>
 800d78a:	bf00      	nop
 800d78c:	41700000 	.word	0x41700000
 800d790:	0800e5c0 	.word	0x0800e5c0
 800d794:	00000000 	.word	0x00000000

0800d798 <__kernel_rem_pio2>:
 800d798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d79c:	ed2d 8b02 	vpush	{d8}
 800d7a0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d7a4:	f112 0f14 	cmn.w	r2, #20
 800d7a8:	9306      	str	r3, [sp, #24]
 800d7aa:	9104      	str	r1, [sp, #16]
 800d7ac:	4bc2      	ldr	r3, [pc, #776]	; (800dab8 <__kernel_rem_pio2+0x320>)
 800d7ae:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d7b0:	9009      	str	r0, [sp, #36]	; 0x24
 800d7b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d7b6:	9300      	str	r3, [sp, #0]
 800d7b8:	9b06      	ldr	r3, [sp, #24]
 800d7ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800d7be:	bfa8      	it	ge
 800d7c0:	1ed4      	subge	r4, r2, #3
 800d7c2:	9305      	str	r3, [sp, #20]
 800d7c4:	bfb2      	itee	lt
 800d7c6:	2400      	movlt	r4, #0
 800d7c8:	2318      	movge	r3, #24
 800d7ca:	fb94 f4f3 	sdivge	r4, r4, r3
 800d7ce:	f06f 0317 	mvn.w	r3, #23
 800d7d2:	fb04 3303 	mla	r3, r4, r3, r3
 800d7d6:	eb03 0a02 	add.w	sl, r3, r2
 800d7da:	9b00      	ldr	r3, [sp, #0]
 800d7dc:	9a05      	ldr	r2, [sp, #20]
 800d7de:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800daa8 <__kernel_rem_pio2+0x310>
 800d7e2:	eb03 0802 	add.w	r8, r3, r2
 800d7e6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d7e8:	1aa7      	subs	r7, r4, r2
 800d7ea:	ae20      	add	r6, sp, #128	; 0x80
 800d7ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d7f0:	2500      	movs	r5, #0
 800d7f2:	4545      	cmp	r5, r8
 800d7f4:	dd13      	ble.n	800d81e <__kernel_rem_pio2+0x86>
 800d7f6:	9b06      	ldr	r3, [sp, #24]
 800d7f8:	aa20      	add	r2, sp, #128	; 0x80
 800d7fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d7fe:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d802:	f04f 0800 	mov.w	r8, #0
 800d806:	9b00      	ldr	r3, [sp, #0]
 800d808:	4598      	cmp	r8, r3
 800d80a:	dc31      	bgt.n	800d870 <__kernel_rem_pio2+0xd8>
 800d80c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800daa8 <__kernel_rem_pio2+0x310>
 800d810:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d814:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d818:	462f      	mov	r7, r5
 800d81a:	2600      	movs	r6, #0
 800d81c:	e01b      	b.n	800d856 <__kernel_rem_pio2+0xbe>
 800d81e:	42ef      	cmn	r7, r5
 800d820:	d407      	bmi.n	800d832 <__kernel_rem_pio2+0x9a>
 800d822:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d826:	f7f2 fe7d 	bl	8000524 <__aeabi_i2d>
 800d82a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d82e:	3501      	adds	r5, #1
 800d830:	e7df      	b.n	800d7f2 <__kernel_rem_pio2+0x5a>
 800d832:	ec51 0b18 	vmov	r0, r1, d8
 800d836:	e7f8      	b.n	800d82a <__kernel_rem_pio2+0x92>
 800d838:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d83c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d840:	f7f2 feda 	bl	80005f8 <__aeabi_dmul>
 800d844:	4602      	mov	r2, r0
 800d846:	460b      	mov	r3, r1
 800d848:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d84c:	f7f2 fd1e 	bl	800028c <__adddf3>
 800d850:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d854:	3601      	adds	r6, #1
 800d856:	9b05      	ldr	r3, [sp, #20]
 800d858:	429e      	cmp	r6, r3
 800d85a:	f1a7 0708 	sub.w	r7, r7, #8
 800d85e:	ddeb      	ble.n	800d838 <__kernel_rem_pio2+0xa0>
 800d860:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d864:	f108 0801 	add.w	r8, r8, #1
 800d868:	ecab 7b02 	vstmia	fp!, {d7}
 800d86c:	3508      	adds	r5, #8
 800d86e:	e7ca      	b.n	800d806 <__kernel_rem_pio2+0x6e>
 800d870:	9b00      	ldr	r3, [sp, #0]
 800d872:	aa0c      	add	r2, sp, #48	; 0x30
 800d874:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d878:	930b      	str	r3, [sp, #44]	; 0x2c
 800d87a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d87c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d880:	9c00      	ldr	r4, [sp, #0]
 800d882:	930a      	str	r3, [sp, #40]	; 0x28
 800d884:	00e3      	lsls	r3, r4, #3
 800d886:	9308      	str	r3, [sp, #32]
 800d888:	ab98      	add	r3, sp, #608	; 0x260
 800d88a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d88e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d892:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800d896:	ab70      	add	r3, sp, #448	; 0x1c0
 800d898:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d89c:	46c3      	mov	fp, r8
 800d89e:	46a1      	mov	r9, r4
 800d8a0:	f1b9 0f00 	cmp.w	r9, #0
 800d8a4:	f1a5 0508 	sub.w	r5, r5, #8
 800d8a8:	dc77      	bgt.n	800d99a <__kernel_rem_pio2+0x202>
 800d8aa:	ec47 6b10 	vmov	d0, r6, r7
 800d8ae:	4650      	mov	r0, sl
 800d8b0:	f000 fac2 	bl	800de38 <scalbn>
 800d8b4:	ec57 6b10 	vmov	r6, r7, d0
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d8be:	ee10 0a10 	vmov	r0, s0
 800d8c2:	4639      	mov	r1, r7
 800d8c4:	f7f2 fe98 	bl	80005f8 <__aeabi_dmul>
 800d8c8:	ec41 0b10 	vmov	d0, r0, r1
 800d8cc:	f000 fb34 	bl	800df38 <floor>
 800d8d0:	4b7a      	ldr	r3, [pc, #488]	; (800dabc <__kernel_rem_pio2+0x324>)
 800d8d2:	ec51 0b10 	vmov	r0, r1, d0
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	f7f2 fe8e 	bl	80005f8 <__aeabi_dmul>
 800d8dc:	4602      	mov	r2, r0
 800d8de:	460b      	mov	r3, r1
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	4639      	mov	r1, r7
 800d8e4:	f7f2 fcd0 	bl	8000288 <__aeabi_dsub>
 800d8e8:	460f      	mov	r7, r1
 800d8ea:	4606      	mov	r6, r0
 800d8ec:	f7f3 f934 	bl	8000b58 <__aeabi_d2iz>
 800d8f0:	9002      	str	r0, [sp, #8]
 800d8f2:	f7f2 fe17 	bl	8000524 <__aeabi_i2d>
 800d8f6:	4602      	mov	r2, r0
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	4639      	mov	r1, r7
 800d8fe:	f7f2 fcc3 	bl	8000288 <__aeabi_dsub>
 800d902:	f1ba 0f00 	cmp.w	sl, #0
 800d906:	4606      	mov	r6, r0
 800d908:	460f      	mov	r7, r1
 800d90a:	dd6d      	ble.n	800d9e8 <__kernel_rem_pio2+0x250>
 800d90c:	1e61      	subs	r1, r4, #1
 800d90e:	ab0c      	add	r3, sp, #48	; 0x30
 800d910:	9d02      	ldr	r5, [sp, #8]
 800d912:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d916:	f1ca 0018 	rsb	r0, sl, #24
 800d91a:	fa43 f200 	asr.w	r2, r3, r0
 800d91e:	4415      	add	r5, r2
 800d920:	4082      	lsls	r2, r0
 800d922:	1a9b      	subs	r3, r3, r2
 800d924:	aa0c      	add	r2, sp, #48	; 0x30
 800d926:	9502      	str	r5, [sp, #8]
 800d928:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d92c:	f1ca 0217 	rsb	r2, sl, #23
 800d930:	fa43 fb02 	asr.w	fp, r3, r2
 800d934:	f1bb 0f00 	cmp.w	fp, #0
 800d938:	dd65      	ble.n	800da06 <__kernel_rem_pio2+0x26e>
 800d93a:	9b02      	ldr	r3, [sp, #8]
 800d93c:	2200      	movs	r2, #0
 800d93e:	3301      	adds	r3, #1
 800d940:	9302      	str	r3, [sp, #8]
 800d942:	4615      	mov	r5, r2
 800d944:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d948:	4294      	cmp	r4, r2
 800d94a:	f300 809f 	bgt.w	800da8c <__kernel_rem_pio2+0x2f4>
 800d94e:	f1ba 0f00 	cmp.w	sl, #0
 800d952:	dd07      	ble.n	800d964 <__kernel_rem_pio2+0x1cc>
 800d954:	f1ba 0f01 	cmp.w	sl, #1
 800d958:	f000 80c1 	beq.w	800dade <__kernel_rem_pio2+0x346>
 800d95c:	f1ba 0f02 	cmp.w	sl, #2
 800d960:	f000 80c7 	beq.w	800daf2 <__kernel_rem_pio2+0x35a>
 800d964:	f1bb 0f02 	cmp.w	fp, #2
 800d968:	d14d      	bne.n	800da06 <__kernel_rem_pio2+0x26e>
 800d96a:	4632      	mov	r2, r6
 800d96c:	463b      	mov	r3, r7
 800d96e:	4954      	ldr	r1, [pc, #336]	; (800dac0 <__kernel_rem_pio2+0x328>)
 800d970:	2000      	movs	r0, #0
 800d972:	f7f2 fc89 	bl	8000288 <__aeabi_dsub>
 800d976:	4606      	mov	r6, r0
 800d978:	460f      	mov	r7, r1
 800d97a:	2d00      	cmp	r5, #0
 800d97c:	d043      	beq.n	800da06 <__kernel_rem_pio2+0x26e>
 800d97e:	4650      	mov	r0, sl
 800d980:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800dab0 <__kernel_rem_pio2+0x318>
 800d984:	f000 fa58 	bl	800de38 <scalbn>
 800d988:	4630      	mov	r0, r6
 800d98a:	4639      	mov	r1, r7
 800d98c:	ec53 2b10 	vmov	r2, r3, d0
 800d990:	f7f2 fc7a 	bl	8000288 <__aeabi_dsub>
 800d994:	4606      	mov	r6, r0
 800d996:	460f      	mov	r7, r1
 800d998:	e035      	b.n	800da06 <__kernel_rem_pio2+0x26e>
 800d99a:	4b4a      	ldr	r3, [pc, #296]	; (800dac4 <__kernel_rem_pio2+0x32c>)
 800d99c:	2200      	movs	r2, #0
 800d99e:	4630      	mov	r0, r6
 800d9a0:	4639      	mov	r1, r7
 800d9a2:	f7f2 fe29 	bl	80005f8 <__aeabi_dmul>
 800d9a6:	f7f3 f8d7 	bl	8000b58 <__aeabi_d2iz>
 800d9aa:	f7f2 fdbb 	bl	8000524 <__aeabi_i2d>
 800d9ae:	4602      	mov	r2, r0
 800d9b0:	460b      	mov	r3, r1
 800d9b2:	ec43 2b18 	vmov	d8, r2, r3
 800d9b6:	4b44      	ldr	r3, [pc, #272]	; (800dac8 <__kernel_rem_pio2+0x330>)
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	f7f2 fe1d 	bl	80005f8 <__aeabi_dmul>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4630      	mov	r0, r6
 800d9c4:	4639      	mov	r1, r7
 800d9c6:	f7f2 fc5f 	bl	8000288 <__aeabi_dsub>
 800d9ca:	f7f3 f8c5 	bl	8000b58 <__aeabi_d2iz>
 800d9ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d9d2:	f84b 0b04 	str.w	r0, [fp], #4
 800d9d6:	ec51 0b18 	vmov	r0, r1, d8
 800d9da:	f7f2 fc57 	bl	800028c <__adddf3>
 800d9de:	f109 39ff 	add.w	r9, r9, #4294967295
 800d9e2:	4606      	mov	r6, r0
 800d9e4:	460f      	mov	r7, r1
 800d9e6:	e75b      	b.n	800d8a0 <__kernel_rem_pio2+0x108>
 800d9e8:	d106      	bne.n	800d9f8 <__kernel_rem_pio2+0x260>
 800d9ea:	1e63      	subs	r3, r4, #1
 800d9ec:	aa0c      	add	r2, sp, #48	; 0x30
 800d9ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9f2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800d9f6:	e79d      	b.n	800d934 <__kernel_rem_pio2+0x19c>
 800d9f8:	4b34      	ldr	r3, [pc, #208]	; (800dacc <__kernel_rem_pio2+0x334>)
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	f7f3 f882 	bl	8000b04 <__aeabi_dcmpge>
 800da00:	2800      	cmp	r0, #0
 800da02:	d140      	bne.n	800da86 <__kernel_rem_pio2+0x2ee>
 800da04:	4683      	mov	fp, r0
 800da06:	2200      	movs	r2, #0
 800da08:	2300      	movs	r3, #0
 800da0a:	4630      	mov	r0, r6
 800da0c:	4639      	mov	r1, r7
 800da0e:	f7f3 f85b 	bl	8000ac8 <__aeabi_dcmpeq>
 800da12:	2800      	cmp	r0, #0
 800da14:	f000 80c1 	beq.w	800db9a <__kernel_rem_pio2+0x402>
 800da18:	1e65      	subs	r5, r4, #1
 800da1a:	462b      	mov	r3, r5
 800da1c:	2200      	movs	r2, #0
 800da1e:	9900      	ldr	r1, [sp, #0]
 800da20:	428b      	cmp	r3, r1
 800da22:	da6d      	bge.n	800db00 <__kernel_rem_pio2+0x368>
 800da24:	2a00      	cmp	r2, #0
 800da26:	f000 808a 	beq.w	800db3e <__kernel_rem_pio2+0x3a6>
 800da2a:	ab0c      	add	r3, sp, #48	; 0x30
 800da2c:	f1aa 0a18 	sub.w	sl, sl, #24
 800da30:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800da34:	2b00      	cmp	r3, #0
 800da36:	f000 80ae 	beq.w	800db96 <__kernel_rem_pio2+0x3fe>
 800da3a:	4650      	mov	r0, sl
 800da3c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800dab0 <__kernel_rem_pio2+0x318>
 800da40:	f000 f9fa 	bl	800de38 <scalbn>
 800da44:	1c6b      	adds	r3, r5, #1
 800da46:	00da      	lsls	r2, r3, #3
 800da48:	9205      	str	r2, [sp, #20]
 800da4a:	ec57 6b10 	vmov	r6, r7, d0
 800da4e:	aa70      	add	r2, sp, #448	; 0x1c0
 800da50:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800dac4 <__kernel_rem_pio2+0x32c>
 800da54:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800da58:	462c      	mov	r4, r5
 800da5a:	f04f 0800 	mov.w	r8, #0
 800da5e:	2c00      	cmp	r4, #0
 800da60:	f280 80d4 	bge.w	800dc0c <__kernel_rem_pio2+0x474>
 800da64:	462c      	mov	r4, r5
 800da66:	2c00      	cmp	r4, #0
 800da68:	f2c0 8102 	blt.w	800dc70 <__kernel_rem_pio2+0x4d8>
 800da6c:	4b18      	ldr	r3, [pc, #96]	; (800dad0 <__kernel_rem_pio2+0x338>)
 800da6e:	461e      	mov	r6, r3
 800da70:	ab70      	add	r3, sp, #448	; 0x1c0
 800da72:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800da76:	1b2b      	subs	r3, r5, r4
 800da78:	f04f 0900 	mov.w	r9, #0
 800da7c:	f04f 0a00 	mov.w	sl, #0
 800da80:	2700      	movs	r7, #0
 800da82:	9306      	str	r3, [sp, #24]
 800da84:	e0e6      	b.n	800dc54 <__kernel_rem_pio2+0x4bc>
 800da86:	f04f 0b02 	mov.w	fp, #2
 800da8a:	e756      	b.n	800d93a <__kernel_rem_pio2+0x1a2>
 800da8c:	f8d8 3000 	ldr.w	r3, [r8]
 800da90:	bb05      	cbnz	r5, 800dad4 <__kernel_rem_pio2+0x33c>
 800da92:	b123      	cbz	r3, 800da9e <__kernel_rem_pio2+0x306>
 800da94:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800da98:	f8c8 3000 	str.w	r3, [r8]
 800da9c:	2301      	movs	r3, #1
 800da9e:	3201      	adds	r2, #1
 800daa0:	f108 0804 	add.w	r8, r8, #4
 800daa4:	461d      	mov	r5, r3
 800daa6:	e74f      	b.n	800d948 <__kernel_rem_pio2+0x1b0>
	...
 800dab4:	3ff00000 	.word	0x3ff00000
 800dab8:	0800e708 	.word	0x0800e708
 800dabc:	40200000 	.word	0x40200000
 800dac0:	3ff00000 	.word	0x3ff00000
 800dac4:	3e700000 	.word	0x3e700000
 800dac8:	41700000 	.word	0x41700000
 800dacc:	3fe00000 	.word	0x3fe00000
 800dad0:	0800e6c8 	.word	0x0800e6c8
 800dad4:	1acb      	subs	r3, r1, r3
 800dad6:	f8c8 3000 	str.w	r3, [r8]
 800dada:	462b      	mov	r3, r5
 800dadc:	e7df      	b.n	800da9e <__kernel_rem_pio2+0x306>
 800dade:	1e62      	subs	r2, r4, #1
 800dae0:	ab0c      	add	r3, sp, #48	; 0x30
 800dae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dae6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800daea:	a90c      	add	r1, sp, #48	; 0x30
 800daec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800daf0:	e738      	b.n	800d964 <__kernel_rem_pio2+0x1cc>
 800daf2:	1e62      	subs	r2, r4, #1
 800daf4:	ab0c      	add	r3, sp, #48	; 0x30
 800daf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dafa:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800dafe:	e7f4      	b.n	800daea <__kernel_rem_pio2+0x352>
 800db00:	a90c      	add	r1, sp, #48	; 0x30
 800db02:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800db06:	3b01      	subs	r3, #1
 800db08:	430a      	orrs	r2, r1
 800db0a:	e788      	b.n	800da1e <__kernel_rem_pio2+0x286>
 800db0c:	3301      	adds	r3, #1
 800db0e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800db12:	2900      	cmp	r1, #0
 800db14:	d0fa      	beq.n	800db0c <__kernel_rem_pio2+0x374>
 800db16:	9a08      	ldr	r2, [sp, #32]
 800db18:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800db1c:	446a      	add	r2, sp
 800db1e:	3a98      	subs	r2, #152	; 0x98
 800db20:	9208      	str	r2, [sp, #32]
 800db22:	9a06      	ldr	r2, [sp, #24]
 800db24:	a920      	add	r1, sp, #128	; 0x80
 800db26:	18a2      	adds	r2, r4, r2
 800db28:	18e3      	adds	r3, r4, r3
 800db2a:	f104 0801 	add.w	r8, r4, #1
 800db2e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800db32:	9302      	str	r3, [sp, #8]
 800db34:	9b02      	ldr	r3, [sp, #8]
 800db36:	4543      	cmp	r3, r8
 800db38:	da04      	bge.n	800db44 <__kernel_rem_pio2+0x3ac>
 800db3a:	461c      	mov	r4, r3
 800db3c:	e6a2      	b.n	800d884 <__kernel_rem_pio2+0xec>
 800db3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800db40:	2301      	movs	r3, #1
 800db42:	e7e4      	b.n	800db0e <__kernel_rem_pio2+0x376>
 800db44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db46:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800db4a:	f7f2 fceb 	bl	8000524 <__aeabi_i2d>
 800db4e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800db52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db54:	46ab      	mov	fp, r5
 800db56:	461c      	mov	r4, r3
 800db58:	f04f 0900 	mov.w	r9, #0
 800db5c:	2600      	movs	r6, #0
 800db5e:	2700      	movs	r7, #0
 800db60:	9b05      	ldr	r3, [sp, #20]
 800db62:	4599      	cmp	r9, r3
 800db64:	dd06      	ble.n	800db74 <__kernel_rem_pio2+0x3dc>
 800db66:	9b08      	ldr	r3, [sp, #32]
 800db68:	e8e3 6702 	strd	r6, r7, [r3], #8
 800db6c:	f108 0801 	add.w	r8, r8, #1
 800db70:	9308      	str	r3, [sp, #32]
 800db72:	e7df      	b.n	800db34 <__kernel_rem_pio2+0x39c>
 800db74:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800db78:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800db7c:	f7f2 fd3c 	bl	80005f8 <__aeabi_dmul>
 800db80:	4602      	mov	r2, r0
 800db82:	460b      	mov	r3, r1
 800db84:	4630      	mov	r0, r6
 800db86:	4639      	mov	r1, r7
 800db88:	f7f2 fb80 	bl	800028c <__adddf3>
 800db8c:	f109 0901 	add.w	r9, r9, #1
 800db90:	4606      	mov	r6, r0
 800db92:	460f      	mov	r7, r1
 800db94:	e7e4      	b.n	800db60 <__kernel_rem_pio2+0x3c8>
 800db96:	3d01      	subs	r5, #1
 800db98:	e747      	b.n	800da2a <__kernel_rem_pio2+0x292>
 800db9a:	ec47 6b10 	vmov	d0, r6, r7
 800db9e:	f1ca 0000 	rsb	r0, sl, #0
 800dba2:	f000 f949 	bl	800de38 <scalbn>
 800dba6:	ec57 6b10 	vmov	r6, r7, d0
 800dbaa:	4ba0      	ldr	r3, [pc, #640]	; (800de2c <__kernel_rem_pio2+0x694>)
 800dbac:	ee10 0a10 	vmov	r0, s0
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	f7f2 ffa6 	bl	8000b04 <__aeabi_dcmpge>
 800dbb8:	b1f8      	cbz	r0, 800dbfa <__kernel_rem_pio2+0x462>
 800dbba:	4b9d      	ldr	r3, [pc, #628]	; (800de30 <__kernel_rem_pio2+0x698>)
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	4630      	mov	r0, r6
 800dbc0:	4639      	mov	r1, r7
 800dbc2:	f7f2 fd19 	bl	80005f8 <__aeabi_dmul>
 800dbc6:	f7f2 ffc7 	bl	8000b58 <__aeabi_d2iz>
 800dbca:	4680      	mov	r8, r0
 800dbcc:	f7f2 fcaa 	bl	8000524 <__aeabi_i2d>
 800dbd0:	4b96      	ldr	r3, [pc, #600]	; (800de2c <__kernel_rem_pio2+0x694>)
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	f7f2 fd10 	bl	80005f8 <__aeabi_dmul>
 800dbd8:	460b      	mov	r3, r1
 800dbda:	4602      	mov	r2, r0
 800dbdc:	4639      	mov	r1, r7
 800dbde:	4630      	mov	r0, r6
 800dbe0:	f7f2 fb52 	bl	8000288 <__aeabi_dsub>
 800dbe4:	f7f2 ffb8 	bl	8000b58 <__aeabi_d2iz>
 800dbe8:	1c65      	adds	r5, r4, #1
 800dbea:	ab0c      	add	r3, sp, #48	; 0x30
 800dbec:	f10a 0a18 	add.w	sl, sl, #24
 800dbf0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dbf4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800dbf8:	e71f      	b.n	800da3a <__kernel_rem_pio2+0x2a2>
 800dbfa:	4630      	mov	r0, r6
 800dbfc:	4639      	mov	r1, r7
 800dbfe:	f7f2 ffab 	bl	8000b58 <__aeabi_d2iz>
 800dc02:	ab0c      	add	r3, sp, #48	; 0x30
 800dc04:	4625      	mov	r5, r4
 800dc06:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dc0a:	e716      	b.n	800da3a <__kernel_rem_pio2+0x2a2>
 800dc0c:	ab0c      	add	r3, sp, #48	; 0x30
 800dc0e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800dc12:	f7f2 fc87 	bl	8000524 <__aeabi_i2d>
 800dc16:	4632      	mov	r2, r6
 800dc18:	463b      	mov	r3, r7
 800dc1a:	f7f2 fced 	bl	80005f8 <__aeabi_dmul>
 800dc1e:	4642      	mov	r2, r8
 800dc20:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800dc24:	464b      	mov	r3, r9
 800dc26:	4630      	mov	r0, r6
 800dc28:	4639      	mov	r1, r7
 800dc2a:	f7f2 fce5 	bl	80005f8 <__aeabi_dmul>
 800dc2e:	3c01      	subs	r4, #1
 800dc30:	4606      	mov	r6, r0
 800dc32:	460f      	mov	r7, r1
 800dc34:	e713      	b.n	800da5e <__kernel_rem_pio2+0x2c6>
 800dc36:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800dc3a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800dc3e:	f7f2 fcdb 	bl	80005f8 <__aeabi_dmul>
 800dc42:	4602      	mov	r2, r0
 800dc44:	460b      	mov	r3, r1
 800dc46:	4648      	mov	r0, r9
 800dc48:	4651      	mov	r1, sl
 800dc4a:	f7f2 fb1f 	bl	800028c <__adddf3>
 800dc4e:	3701      	adds	r7, #1
 800dc50:	4681      	mov	r9, r0
 800dc52:	468a      	mov	sl, r1
 800dc54:	9b00      	ldr	r3, [sp, #0]
 800dc56:	429f      	cmp	r7, r3
 800dc58:	dc02      	bgt.n	800dc60 <__kernel_rem_pio2+0x4c8>
 800dc5a:	9b06      	ldr	r3, [sp, #24]
 800dc5c:	429f      	cmp	r7, r3
 800dc5e:	ddea      	ble.n	800dc36 <__kernel_rem_pio2+0x49e>
 800dc60:	9a06      	ldr	r2, [sp, #24]
 800dc62:	ab48      	add	r3, sp, #288	; 0x120
 800dc64:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800dc68:	e9c6 9a00 	strd	r9, sl, [r6]
 800dc6c:	3c01      	subs	r4, #1
 800dc6e:	e6fa      	b.n	800da66 <__kernel_rem_pio2+0x2ce>
 800dc70:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dc72:	2b02      	cmp	r3, #2
 800dc74:	dc0b      	bgt.n	800dc8e <__kernel_rem_pio2+0x4f6>
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	dc39      	bgt.n	800dcee <__kernel_rem_pio2+0x556>
 800dc7a:	d05d      	beq.n	800dd38 <__kernel_rem_pio2+0x5a0>
 800dc7c:	9b02      	ldr	r3, [sp, #8]
 800dc7e:	f003 0007 	and.w	r0, r3, #7
 800dc82:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800dc86:	ecbd 8b02 	vpop	{d8}
 800dc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc8e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dc90:	2b03      	cmp	r3, #3
 800dc92:	d1f3      	bne.n	800dc7c <__kernel_rem_pio2+0x4e4>
 800dc94:	9b05      	ldr	r3, [sp, #20]
 800dc96:	9500      	str	r5, [sp, #0]
 800dc98:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800dc9c:	eb0d 0403 	add.w	r4, sp, r3
 800dca0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800dca4:	46a2      	mov	sl, r4
 800dca6:	9b00      	ldr	r3, [sp, #0]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f1aa 0a08 	sub.w	sl, sl, #8
 800dcae:	dc69      	bgt.n	800dd84 <__kernel_rem_pio2+0x5ec>
 800dcb0:	46aa      	mov	sl, r5
 800dcb2:	f1ba 0f01 	cmp.w	sl, #1
 800dcb6:	f1a4 0408 	sub.w	r4, r4, #8
 800dcba:	f300 8083 	bgt.w	800ddc4 <__kernel_rem_pio2+0x62c>
 800dcbe:	9c05      	ldr	r4, [sp, #20]
 800dcc0:	ab48      	add	r3, sp, #288	; 0x120
 800dcc2:	441c      	add	r4, r3
 800dcc4:	2000      	movs	r0, #0
 800dcc6:	2100      	movs	r1, #0
 800dcc8:	2d01      	cmp	r5, #1
 800dcca:	f300 809a 	bgt.w	800de02 <__kernel_rem_pio2+0x66a>
 800dcce:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800dcd2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800dcd6:	f1bb 0f00 	cmp.w	fp, #0
 800dcda:	f040 8098 	bne.w	800de0e <__kernel_rem_pio2+0x676>
 800dcde:	9b04      	ldr	r3, [sp, #16]
 800dce0:	e9c3 7800 	strd	r7, r8, [r3]
 800dce4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800dce8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800dcec:	e7c6      	b.n	800dc7c <__kernel_rem_pio2+0x4e4>
 800dcee:	9e05      	ldr	r6, [sp, #20]
 800dcf0:	ab48      	add	r3, sp, #288	; 0x120
 800dcf2:	441e      	add	r6, r3
 800dcf4:	462c      	mov	r4, r5
 800dcf6:	2000      	movs	r0, #0
 800dcf8:	2100      	movs	r1, #0
 800dcfa:	2c00      	cmp	r4, #0
 800dcfc:	da33      	bge.n	800dd66 <__kernel_rem_pio2+0x5ce>
 800dcfe:	f1bb 0f00 	cmp.w	fp, #0
 800dd02:	d036      	beq.n	800dd72 <__kernel_rem_pio2+0x5da>
 800dd04:	4602      	mov	r2, r0
 800dd06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dd0a:	9c04      	ldr	r4, [sp, #16]
 800dd0c:	e9c4 2300 	strd	r2, r3, [r4]
 800dd10:	4602      	mov	r2, r0
 800dd12:	460b      	mov	r3, r1
 800dd14:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800dd18:	f7f2 fab6 	bl	8000288 <__aeabi_dsub>
 800dd1c:	ae4a      	add	r6, sp, #296	; 0x128
 800dd1e:	2401      	movs	r4, #1
 800dd20:	42a5      	cmp	r5, r4
 800dd22:	da29      	bge.n	800dd78 <__kernel_rem_pio2+0x5e0>
 800dd24:	f1bb 0f00 	cmp.w	fp, #0
 800dd28:	d002      	beq.n	800dd30 <__kernel_rem_pio2+0x598>
 800dd2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dd2e:	4619      	mov	r1, r3
 800dd30:	9b04      	ldr	r3, [sp, #16]
 800dd32:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800dd36:	e7a1      	b.n	800dc7c <__kernel_rem_pio2+0x4e4>
 800dd38:	9c05      	ldr	r4, [sp, #20]
 800dd3a:	ab48      	add	r3, sp, #288	; 0x120
 800dd3c:	441c      	add	r4, r3
 800dd3e:	2000      	movs	r0, #0
 800dd40:	2100      	movs	r1, #0
 800dd42:	2d00      	cmp	r5, #0
 800dd44:	da09      	bge.n	800dd5a <__kernel_rem_pio2+0x5c2>
 800dd46:	f1bb 0f00 	cmp.w	fp, #0
 800dd4a:	d002      	beq.n	800dd52 <__kernel_rem_pio2+0x5ba>
 800dd4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dd50:	4619      	mov	r1, r3
 800dd52:	9b04      	ldr	r3, [sp, #16]
 800dd54:	e9c3 0100 	strd	r0, r1, [r3]
 800dd58:	e790      	b.n	800dc7c <__kernel_rem_pio2+0x4e4>
 800dd5a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dd5e:	f7f2 fa95 	bl	800028c <__adddf3>
 800dd62:	3d01      	subs	r5, #1
 800dd64:	e7ed      	b.n	800dd42 <__kernel_rem_pio2+0x5aa>
 800dd66:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800dd6a:	f7f2 fa8f 	bl	800028c <__adddf3>
 800dd6e:	3c01      	subs	r4, #1
 800dd70:	e7c3      	b.n	800dcfa <__kernel_rem_pio2+0x562>
 800dd72:	4602      	mov	r2, r0
 800dd74:	460b      	mov	r3, r1
 800dd76:	e7c8      	b.n	800dd0a <__kernel_rem_pio2+0x572>
 800dd78:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800dd7c:	f7f2 fa86 	bl	800028c <__adddf3>
 800dd80:	3401      	adds	r4, #1
 800dd82:	e7cd      	b.n	800dd20 <__kernel_rem_pio2+0x588>
 800dd84:	e9da 8900 	ldrd	r8, r9, [sl]
 800dd88:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800dd8c:	9b00      	ldr	r3, [sp, #0]
 800dd8e:	3b01      	subs	r3, #1
 800dd90:	9300      	str	r3, [sp, #0]
 800dd92:	4632      	mov	r2, r6
 800dd94:	463b      	mov	r3, r7
 800dd96:	4640      	mov	r0, r8
 800dd98:	4649      	mov	r1, r9
 800dd9a:	f7f2 fa77 	bl	800028c <__adddf3>
 800dd9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	4640      	mov	r0, r8
 800dda8:	4649      	mov	r1, r9
 800ddaa:	f7f2 fa6d 	bl	8000288 <__aeabi_dsub>
 800ddae:	4632      	mov	r2, r6
 800ddb0:	463b      	mov	r3, r7
 800ddb2:	f7f2 fa6b 	bl	800028c <__adddf3>
 800ddb6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ddba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ddbe:	ed8a 7b00 	vstr	d7, [sl]
 800ddc2:	e770      	b.n	800dca6 <__kernel_rem_pio2+0x50e>
 800ddc4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ddc8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ddcc:	4640      	mov	r0, r8
 800ddce:	4632      	mov	r2, r6
 800ddd0:	463b      	mov	r3, r7
 800ddd2:	4649      	mov	r1, r9
 800ddd4:	f7f2 fa5a 	bl	800028c <__adddf3>
 800ddd8:	e9cd 0100 	strd	r0, r1, [sp]
 800dddc:	4602      	mov	r2, r0
 800ddde:	460b      	mov	r3, r1
 800dde0:	4640      	mov	r0, r8
 800dde2:	4649      	mov	r1, r9
 800dde4:	f7f2 fa50 	bl	8000288 <__aeabi_dsub>
 800dde8:	4632      	mov	r2, r6
 800ddea:	463b      	mov	r3, r7
 800ddec:	f7f2 fa4e 	bl	800028c <__adddf3>
 800ddf0:	ed9d 7b00 	vldr	d7, [sp]
 800ddf4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ddf8:	ed84 7b00 	vstr	d7, [r4]
 800ddfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de00:	e757      	b.n	800dcb2 <__kernel_rem_pio2+0x51a>
 800de02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800de06:	f7f2 fa41 	bl	800028c <__adddf3>
 800de0a:	3d01      	subs	r5, #1
 800de0c:	e75c      	b.n	800dcc8 <__kernel_rem_pio2+0x530>
 800de0e:	9b04      	ldr	r3, [sp, #16]
 800de10:	9a04      	ldr	r2, [sp, #16]
 800de12:	601f      	str	r7, [r3, #0]
 800de14:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800de18:	605c      	str	r4, [r3, #4]
 800de1a:	609d      	str	r5, [r3, #8]
 800de1c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800de20:	60d3      	str	r3, [r2, #12]
 800de22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de26:	6110      	str	r0, [r2, #16]
 800de28:	6153      	str	r3, [r2, #20]
 800de2a:	e727      	b.n	800dc7c <__kernel_rem_pio2+0x4e4>
 800de2c:	41700000 	.word	0x41700000
 800de30:	3e700000 	.word	0x3e700000
 800de34:	00000000 	.word	0x00000000

0800de38 <scalbn>:
 800de38:	b570      	push	{r4, r5, r6, lr}
 800de3a:	ec55 4b10 	vmov	r4, r5, d0
 800de3e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800de42:	4606      	mov	r6, r0
 800de44:	462b      	mov	r3, r5
 800de46:	b999      	cbnz	r1, 800de70 <scalbn+0x38>
 800de48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800de4c:	4323      	orrs	r3, r4
 800de4e:	d03f      	beq.n	800ded0 <scalbn+0x98>
 800de50:	4b35      	ldr	r3, [pc, #212]	; (800df28 <scalbn+0xf0>)
 800de52:	4629      	mov	r1, r5
 800de54:	ee10 0a10 	vmov	r0, s0
 800de58:	2200      	movs	r2, #0
 800de5a:	f7f2 fbcd 	bl	80005f8 <__aeabi_dmul>
 800de5e:	4b33      	ldr	r3, [pc, #204]	; (800df2c <scalbn+0xf4>)
 800de60:	429e      	cmp	r6, r3
 800de62:	4604      	mov	r4, r0
 800de64:	460d      	mov	r5, r1
 800de66:	da10      	bge.n	800de8a <scalbn+0x52>
 800de68:	a327      	add	r3, pc, #156	; (adr r3, 800df08 <scalbn+0xd0>)
 800de6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6e:	e01f      	b.n	800deb0 <scalbn+0x78>
 800de70:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800de74:	4291      	cmp	r1, r2
 800de76:	d10c      	bne.n	800de92 <scalbn+0x5a>
 800de78:	ee10 2a10 	vmov	r2, s0
 800de7c:	4620      	mov	r0, r4
 800de7e:	4629      	mov	r1, r5
 800de80:	f7f2 fa04 	bl	800028c <__adddf3>
 800de84:	4604      	mov	r4, r0
 800de86:	460d      	mov	r5, r1
 800de88:	e022      	b.n	800ded0 <scalbn+0x98>
 800de8a:	460b      	mov	r3, r1
 800de8c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800de90:	3936      	subs	r1, #54	; 0x36
 800de92:	f24c 3250 	movw	r2, #50000	; 0xc350
 800de96:	4296      	cmp	r6, r2
 800de98:	dd0d      	ble.n	800deb6 <scalbn+0x7e>
 800de9a:	2d00      	cmp	r5, #0
 800de9c:	a11c      	add	r1, pc, #112	; (adr r1, 800df10 <scalbn+0xd8>)
 800de9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dea2:	da02      	bge.n	800deaa <scalbn+0x72>
 800dea4:	a11c      	add	r1, pc, #112	; (adr r1, 800df18 <scalbn+0xe0>)
 800dea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800deaa:	a319      	add	r3, pc, #100	; (adr r3, 800df10 <scalbn+0xd8>)
 800deac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb0:	f7f2 fba2 	bl	80005f8 <__aeabi_dmul>
 800deb4:	e7e6      	b.n	800de84 <scalbn+0x4c>
 800deb6:	1872      	adds	r2, r6, r1
 800deb8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800debc:	428a      	cmp	r2, r1
 800debe:	dcec      	bgt.n	800de9a <scalbn+0x62>
 800dec0:	2a00      	cmp	r2, #0
 800dec2:	dd08      	ble.n	800ded6 <scalbn+0x9e>
 800dec4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dec8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800decc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ded0:	ec45 4b10 	vmov	d0, r4, r5
 800ded4:	bd70      	pop	{r4, r5, r6, pc}
 800ded6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800deda:	da08      	bge.n	800deee <scalbn+0xb6>
 800dedc:	2d00      	cmp	r5, #0
 800dede:	a10a      	add	r1, pc, #40	; (adr r1, 800df08 <scalbn+0xd0>)
 800dee0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dee4:	dac0      	bge.n	800de68 <scalbn+0x30>
 800dee6:	a10e      	add	r1, pc, #56	; (adr r1, 800df20 <scalbn+0xe8>)
 800dee8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800deec:	e7bc      	b.n	800de68 <scalbn+0x30>
 800deee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800def2:	3236      	adds	r2, #54	; 0x36
 800def4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800def8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800defc:	4620      	mov	r0, r4
 800defe:	4b0c      	ldr	r3, [pc, #48]	; (800df30 <scalbn+0xf8>)
 800df00:	2200      	movs	r2, #0
 800df02:	e7d5      	b.n	800deb0 <scalbn+0x78>
 800df04:	f3af 8000 	nop.w
 800df08:	c2f8f359 	.word	0xc2f8f359
 800df0c:	01a56e1f 	.word	0x01a56e1f
 800df10:	8800759c 	.word	0x8800759c
 800df14:	7e37e43c 	.word	0x7e37e43c
 800df18:	8800759c 	.word	0x8800759c
 800df1c:	fe37e43c 	.word	0xfe37e43c
 800df20:	c2f8f359 	.word	0xc2f8f359
 800df24:	81a56e1f 	.word	0x81a56e1f
 800df28:	43500000 	.word	0x43500000
 800df2c:	ffff3cb0 	.word	0xffff3cb0
 800df30:	3c900000 	.word	0x3c900000
 800df34:	00000000 	.word	0x00000000

0800df38 <floor>:
 800df38:	ec51 0b10 	vmov	r0, r1, d0
 800df3c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800df40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df44:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800df48:	2e13      	cmp	r6, #19
 800df4a:	ee10 5a10 	vmov	r5, s0
 800df4e:	ee10 8a10 	vmov	r8, s0
 800df52:	460c      	mov	r4, r1
 800df54:	dc31      	bgt.n	800dfba <floor+0x82>
 800df56:	2e00      	cmp	r6, #0
 800df58:	da14      	bge.n	800df84 <floor+0x4c>
 800df5a:	a333      	add	r3, pc, #204	; (adr r3, 800e028 <floor+0xf0>)
 800df5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df60:	f7f2 f994 	bl	800028c <__adddf3>
 800df64:	2200      	movs	r2, #0
 800df66:	2300      	movs	r3, #0
 800df68:	f7f2 fdd6 	bl	8000b18 <__aeabi_dcmpgt>
 800df6c:	b138      	cbz	r0, 800df7e <floor+0x46>
 800df6e:	2c00      	cmp	r4, #0
 800df70:	da53      	bge.n	800e01a <floor+0xe2>
 800df72:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800df76:	4325      	orrs	r5, r4
 800df78:	d052      	beq.n	800e020 <floor+0xe8>
 800df7a:	4c2d      	ldr	r4, [pc, #180]	; (800e030 <floor+0xf8>)
 800df7c:	2500      	movs	r5, #0
 800df7e:	4621      	mov	r1, r4
 800df80:	4628      	mov	r0, r5
 800df82:	e024      	b.n	800dfce <floor+0x96>
 800df84:	4f2b      	ldr	r7, [pc, #172]	; (800e034 <floor+0xfc>)
 800df86:	4137      	asrs	r7, r6
 800df88:	ea01 0307 	and.w	r3, r1, r7
 800df8c:	4303      	orrs	r3, r0
 800df8e:	d01e      	beq.n	800dfce <floor+0x96>
 800df90:	a325      	add	r3, pc, #148	; (adr r3, 800e028 <floor+0xf0>)
 800df92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df96:	f7f2 f979 	bl	800028c <__adddf3>
 800df9a:	2200      	movs	r2, #0
 800df9c:	2300      	movs	r3, #0
 800df9e:	f7f2 fdbb 	bl	8000b18 <__aeabi_dcmpgt>
 800dfa2:	2800      	cmp	r0, #0
 800dfa4:	d0eb      	beq.n	800df7e <floor+0x46>
 800dfa6:	2c00      	cmp	r4, #0
 800dfa8:	bfbe      	ittt	lt
 800dfaa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800dfae:	4133      	asrlt	r3, r6
 800dfb0:	18e4      	addlt	r4, r4, r3
 800dfb2:	ea24 0407 	bic.w	r4, r4, r7
 800dfb6:	2500      	movs	r5, #0
 800dfb8:	e7e1      	b.n	800df7e <floor+0x46>
 800dfba:	2e33      	cmp	r6, #51	; 0x33
 800dfbc:	dd0b      	ble.n	800dfd6 <floor+0x9e>
 800dfbe:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800dfc2:	d104      	bne.n	800dfce <floor+0x96>
 800dfc4:	ee10 2a10 	vmov	r2, s0
 800dfc8:	460b      	mov	r3, r1
 800dfca:	f7f2 f95f 	bl	800028c <__adddf3>
 800dfce:	ec41 0b10 	vmov	d0, r0, r1
 800dfd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfd6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800dfda:	f04f 37ff 	mov.w	r7, #4294967295
 800dfde:	40df      	lsrs	r7, r3
 800dfe0:	4238      	tst	r0, r7
 800dfe2:	d0f4      	beq.n	800dfce <floor+0x96>
 800dfe4:	a310      	add	r3, pc, #64	; (adr r3, 800e028 <floor+0xf0>)
 800dfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfea:	f7f2 f94f 	bl	800028c <__adddf3>
 800dfee:	2200      	movs	r2, #0
 800dff0:	2300      	movs	r3, #0
 800dff2:	f7f2 fd91 	bl	8000b18 <__aeabi_dcmpgt>
 800dff6:	2800      	cmp	r0, #0
 800dff8:	d0c1      	beq.n	800df7e <floor+0x46>
 800dffa:	2c00      	cmp	r4, #0
 800dffc:	da0a      	bge.n	800e014 <floor+0xdc>
 800dffe:	2e14      	cmp	r6, #20
 800e000:	d101      	bne.n	800e006 <floor+0xce>
 800e002:	3401      	adds	r4, #1
 800e004:	e006      	b.n	800e014 <floor+0xdc>
 800e006:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e00a:	2301      	movs	r3, #1
 800e00c:	40b3      	lsls	r3, r6
 800e00e:	441d      	add	r5, r3
 800e010:	45a8      	cmp	r8, r5
 800e012:	d8f6      	bhi.n	800e002 <floor+0xca>
 800e014:	ea25 0507 	bic.w	r5, r5, r7
 800e018:	e7b1      	b.n	800df7e <floor+0x46>
 800e01a:	2500      	movs	r5, #0
 800e01c:	462c      	mov	r4, r5
 800e01e:	e7ae      	b.n	800df7e <floor+0x46>
 800e020:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800e024:	e7ab      	b.n	800df7e <floor+0x46>
 800e026:	bf00      	nop
 800e028:	8800759c 	.word	0x8800759c
 800e02c:	7e37e43c 	.word	0x7e37e43c
 800e030:	bff00000 	.word	0xbff00000
 800e034:	000fffff 	.word	0x000fffff

0800e038 <_init>:
 800e038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e03a:	bf00      	nop
 800e03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e03e:	bc08      	pop	{r3}
 800e040:	469e      	mov	lr, r3
 800e042:	4770      	bx	lr

0800e044 <_fini>:
 800e044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e046:	bf00      	nop
 800e048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e04a:	bc08      	pop	{r3}
 800e04c:	469e      	mov	lr, r3
 800e04e:	4770      	bx	lr
