
****** PlanAhead v14.4
  **** Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1091 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/pa.fromNetlist.tcl
# create_project -name FIFO -dir "C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/planAhead_run_5" -part xc6slx16csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/student/Documents/30431/MariaB/Lab5/FIFO} }
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 58624 kilobytes

Parsing EDIF File [./planAhead_run_5/FIFO.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/FIFO.data/cache/top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/top.ucf]
Finished Parsing UCF File [C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 8c869bd9
link_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 447.848 ; gain = 83.555
set_property iostandard LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {dataIn[7]} {dataIn[6]} {dataIn[5]} {dataIn[4]} {dataIn[3]} {dataIn[2]} {dataIn[1]} {dataIn[0]}]]
startgroup
set_property package_pin T5 [get_ports {dataIn[7]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {dataIn[6]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {dataIn[5]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {dataIn[4]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {dataIn[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {dataIn[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {dataIn[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {dataIn[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {dataIn[2]}]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {sseg[6]} {sseg[5]} {sseg[4]} {sseg[3]} {sseg[2]} {sseg[1]} {sseg[0]}]]
set_property package_pin "" [get_ports [list  {sseg[6]}]]
startgroup
set_property package_pin T17 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {sseg[1]}]
endgroup
set_property package_pin "" [get_ports [list  {sseg[5]}]]
set_property package_pin "" [get_ports [list  {sseg[4]}]]
set_property package_pin "" [get_ports [list  {sseg[3]}]]
set_property package_pin "" [get_ports [list  {sseg[2]}]]
set_property package_pin "" [get_ports [list  {sseg[1]}]]
startgroup
set_property package_pin T17 [get_ports {sseg[6]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {sseg[0]}]
endgroup
save_constraints
startgroup
set_property package_pin A8 [get_ports btn_rd]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin C9 [get_ports btn_wr]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin U16 [get_ports empty]
endgroup
startgroup
set_property package_pin V16 [get_ports full]
endgroup
startgroup
set_property package_pin C4 [get_ports rst]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list btn_rd]]
set_property iostandard LVCMOS33 [get_ports [list btn_wr]]
set_property iostandard LVCMOS25 [get_ports [list empty]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list full]]
set_property iostandard LVCMOS33 [get_ports [list empty]]
set_property iostandard LVCMOS33 [get_ports [list rst]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 27 09:35:51 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
