set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow -2 1.1V 85 Model"} {mp3_2_1100mv_85c_slow.svo mp3_2_1100mv_85c_v_slow.sdo}}
	{{"Slow -2 1.1V 0 Model"} {mp3_2_1100mv_0c_slow.svo mp3_2_1100mv_0c_v_slow.sdo}}
	{{"Fast -M 1.1V 0 Model"} {mp3_min_1100mv_0c_fast.svo mp3_min_1100mv_0c_v_fast.sdo}}
}
