/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE15) Path("D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/") File("HINS_12-15.jic") MfrSpec(OpMask(1) SEC_Device(EPCQ16A) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
