// [Asm] LoweringOrder: [0]
// [Asm] LoweringOrder: [[]]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] LoweringOrder: [b0]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] pre_assigned_registers: Self(fref=f12) -> v0, Insn(iref=%0) -> v2
// [Asm] LoweringOrder: [5, 0, 2, 1, 3]
// [Asm] LoweringOrder: [[4], [1, 2], [0], [3], []]
// [Asm] LoweringOrder: HashMap::of([(b1, 0), (b5, 0), (b2, 1), (b3, 0), (b0, 0)])
// [Asm] LoweringOrder: [b5, b0, b1, b3, b2]
// [Asm] LoweringOrder: HashMap::of([(b1, 2), (b5, 0), (b2, 0), (b3, 3), (b0, 1)])
// [Asm] pre_assigned_registers: FnParam(fref=f4, fpref=$f.0) -> v2, BlockParam(bref=b3, bpref=$b.0) -> v18, Insn(iref=%8) -> v11, BlockParam(bref=b0, bpref=$b.0) -> v7, BlockParam(bref=b0, bpref=$b.1) -> v8, FnParam(fref=f4, fpref=$f.1) -> v3, Insn(iref=%5) -> v17, Insn(iref=%0) -> v9, Insn(iref=%4) -> v16, Mem(fref=f4, mref=m2) -> v6, Insn(iref=%3) -> v15, Insn(iref=%7) -> v13, Insn(iref=%2) -> v14, Insn(iref=%1) -> v10, Mem(fref=f4, mref=m1) -> v5, Self(fref=f4) -> v0, Insn(iref=%6) -> v12, Mem(fref=f4, mref=m0) -> v4
// [Asm] succs: []
// [Asm] critical edges for b3: []
// [Asm] critical color seq for b3: []
// [Asm] succs: [3]
// [Asm] critical edges for b1: []
// [Asm] critical color seq for b1: []
// [Asm] succs: [0]
// [Asm] critical edges for b2: []
// [Asm] critical color seq for b2: []
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Asm] succs: [1, 2]
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=-1)])
// [Asm] succs: [4]
// [Asm] critical edges for b5: []
// [Asm] critical color seq for b5: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v18
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: []
// [Asm] live_set: [a1, s11, zero, a0]
// [Asm] defs: [v2]
// [Asm] live_set: [a1, s11, zero, v2]
// [Asm] move: v2 <- a0
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, s11, zero, v3]
// [Asm] move: v3 <- a1
// [Asm] defined: v3 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v3, s11, zero, v7]
// [Asm] move: v7 <- v2
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] move: v8 <- v3
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v8, s11, zero, v7]
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v8, s11, zero, a0, v7]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v9]
// [Asm] live_set: [v8, s11, zero, v9, v7]
// [Asm] move: v9 <- a0
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v8, s11, zero, v9, v7]
// [Asm] defs: [v25]
// [Asm] live_set: [v8, v25, s11, zero, v9, v7]
// [Asm] defined: v25 is X
// [Asm] defs: []
// [Asm] live_set: [v8, s11, zero, v9, v7]
// [Asm] defs: []
// [Asm] live_set: [v7, s11, zero, v8]
// [Asm] defs: [v13]
// [Asm] live_set: [s11, zero, v13, v8]
// [Asm] defined: v13 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v8, s11, zero, v7]
// [Asm] move: v7 <- v13
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [v8, s11, zero, v7]
// [Asm] move: v8 <- v8
// [Asm] defs: []
// [Asm] live_set: [v8, s11, zero, v7]
// [Asm] defs: [v4]
// [Asm] live_set: [zero, v8, v7, v4]
// [Asm] defined: v4 is X
// [Asm] defs: [s11]
// [Asm] live_set: [zero, v8, v7, v4, s11]
// [Asm] defined: s11 is X
// [Asm] defs: [v21]
// [Asm] live_set: [v21, zero, v8, v7, v4, s11]
// [Asm] defined: v21 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5, zero, v8, v7, v4]
// [Asm] defined: v5 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v5, zero, v8, v7, v4, s11]
// [Asm] defined: s11 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] defined: v6 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [v5, zero, v8, v7, v4, v6]
// [Asm] defs: [a0]
// [Asm] live_set: [v5, zero, a0, v8, v7, v4, v6]
// [Asm] move: a0 <- zero
// [Asm] defined: a0 is X
// [Asm] skip edge 1 -> 5
// [Asm] defs: [a1]
// [Asm] live_set: [v5, zero, a0, v8, v4, a1, v6]
// [Asm] move: a1 <- v7
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v5, zero, a0, v8, a2, a1, v6]
// [Asm] move: a2 <- v4
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v5, zero, a0, a2, a1, v6, a3]
// [Asm] move: a3 <- v8
// [Asm] defined: a3 is X
// [Asm] defs: [a4]
// [Asm] live_set: [zero, a0, a4, a2, a1, v6, a3]
// [Asm] move: a4 <- v5
// [Asm] defined: a4 is X
// [Asm] defs: [a5]
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] move: a5 <- v6
// [Asm] defined: a5 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v17]
// [Asm] live_set: [zero]
// [Asm] move: v17 <- a0
// [Asm] defined: v17 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] defs: [v18]
// [Asm] live_set: [v18]
// [Asm] move: v18 <- zero
// [Asm] defined: v18 is X
// [Asm] Label("read_prog.264") clobbered_x: @hashset.of([a5, a0, s1, a4, a2, s0, a1])
// [Asm] Label("read_prog.264") clobbered_f: @hashset.of([])
// [Asm] subst   ret ->   ret
// [Asm] subst   call read_ch_until_newline_or_eof.262 ->   call read_ch_until_newline_or_eof.262
// [Asm] subst   li v25, -1 ->   li a1, -1
// [Asm] subst   bne v9, v25, .read_prog.264_2 ->   bne a0, a1, .read_prog.264_2
// [Asm] subst   mv v7, v2 ->   mv s0, a0
// [Asm] subst   mv v8, v3 ->   mv s1, a1
// [Asm] subst   th.surw v9, v8, v7, 2 ->   th.surw a0, s1, s0, 2
// [Asm] subst   addi v13, v7, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v7, v13 ->   mv s0, a0
// [Asm] subst   j .read_prog.264_0 ->   j .read_prog.264_0
// [Asm] subst   addi v4, s11, -4 ->   addi a2, s11, -4
// [Asm] subst   andi s11, v4, -8 ->   andi s11, a2, -8
// [Asm] subst   li v21, 4194304 ->   li a0, 4194304
// [Asm] subst   sub v5, s11, v21 ->   sub a4, s11, a0
// [Asm] subst   andi s11, v5, -8 ->   andi s11, a4, -8
// [Asm] subst   addi v6, s11, -4 ->   addi a5, s11, -4
// [Asm] subst   andi s11, v6, -8 ->   andi s11, a5, -8
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   mv a1, v7 ->   mv a1, s0
// [Asm] subst   mv a3, v8 ->   mv a3, s1
// [Asm] subst   call aux.266 ->   call aux.266
// [Asm] subst   mv v18, zero ->   mv a0, zero
// [Asm] LoweringOrder: [0]
// [Asm] LoweringOrder: [[]]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] LoweringOrder: [b0]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] pre_assigned_registers: Insn(iref=%1) -> v4, Mem(fref=f5, mref=m0) -> v2, Self(fref=f5) -> v0, Insn(iref=%0) -> v3
// [Asm] succs: []
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] defs: []
// [Asm] live_set: [s11, zero]
// [Asm] defs: [v6]
// [Asm] live_set: [v6, s11, zero]
// [Asm] defined: v6 is X
// [Asm] defs: [v2]
// [Asm] live_set: [zero, v2]
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [zero, v2]
// [Asm] defined: s11 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v2]
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0, v2]
// [Asm] move: a0 <- zero
// [Asm] defined: a0 is X
// [Asm] skip edge 4 -> 2
// [Asm] defs: [a1]
// [Asm] live_set: [a1, zero, a0]
// [Asm] move: a1 <- v2
// [Asm] defined: a1 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v4]
// [Asm] live_set: [zero]
// [Asm] move: v4 <- a0
// [Asm] defined: v4 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- zero
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] Label("main.263") clobbered_x: @hashset.of([a1, a0])
// [Asm] Label("main.263") clobbered_f: @hashset.of([])
// [Asm] subst   li v6, 4096 ->   li a0, 4096
// [Asm] subst   sub v2, s11, v6 ->   sub a1, s11, a0
// [Asm] subst   andi s11, v2, -8 ->   andi s11, a1, -8
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   call read_prog.264 ->   call read_prog.264
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   ret ->   ret
// [Asm] LoweringOrder: [29, 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 17, 19, 20, 21, 22, 23, 24, 25, 26, 15, 54, 49, 51, 50, 72, 58, 60, 62, 64, 63, 66, 65, 67, 68, 69, 61, 59, 70, 55, 52, 30, 13, 11, 9, 7, 5, 3, 1, 27]
// [Asm] LoweringOrder: [[28], [1, 2], [3, 4], [5, 6], [7, 8], [9, 10], [11, 12], [13, 14], [15, 16], [17, 18], [19], [19], [20], [21], [22], [23], [24], [25], [26], [27], [54], [53], [50, 51], [49], [72], [71], [59, 60], [61, 62], [63, 64], [58], [65, 66], [58], [67], [68], [69], [70], [58], [70], [55], [52], [30], [0], [0], [0], [0], [0], [0], [0], [27], []]
// [Asm] LoweringOrder: HashMap::of([(b9, 5), (b60, 11), (b13, 3), (b26, 0), (b15, 2), (b62, 11), (b65, 13), (b1, 9), (b2, 0), (b22, 0), (b6, 0), (b12, 0), (b58, 11), (b61, 15), (b64, 14), (b59, 16), (b67, 13), (b10, 0), (b25, 0), (b5, 7), (b29, 0), (b14, 0), (b30, 13), (b27, 0), (b23, 0), (b8, 0), (b16, 0), (b19, 0), (b69, 13), (b11, 4), (b18, 1), (b24, 0), (b21, 0), (b70, 13), (b20, 0), (b72, 11), (b4, 0), (b55, 13), (b17, 0), (b68, 13), (b0, 0), (b52, 13), (b66, 11), (b51, 2), (b50, 11), (b54, 2), (b3, 8), (b7, 6), (b49, 2), (b63, 11)])
// [Asm] LoweringOrder: [b29, b0, b2, b4, b6, b8, b10, b12, b14, b16, b17, b19, b20, b21, b22, b23, b24, b25, b26, b27, b18, b15, b54, b49, b51, b13, b11, b9, b7, b5, b3, b1, b50, b72, b58, b60, b62, b63, b66, b65, b67, b68, b69, b70, b55, b52, b30, b64, b61, b59]
// [Asm] LoweringOrder: HashMap::of([(b9, 0), (b60, 3), (b13, 0), (b26, 18), (b15, 0), (b62, 4), (b65, 0), (b1, 0), (b2, 2), (b22, 14), (b6, 4), (b12, 7), (b58, 2), (b61, 0), (b64, 0), (b59, 0), (b67, 1), (b10, 6), (b25, 17), (b5, 0), (b29, 0), (b14, 8), (b30, 7), (b27, 19), (b23, 15), (b8, 5), (b16, 9), (b19, 11), (b69, 3), (b11, 0), (b18, 0), (b24, 16), (b21, 13), (b70, 4), (b20, 12), (b72, 1), (b4, 3), (b55, 5), (b17, 10), (b68, 2), (b0, 1), (b52, 6), (b66, 6), (b51, 3), (b50, 0), (b54, 1), (b3, 0), (b7, 0), (b49, 2), (b63, 5)])
// [Asm] pre_assigned_registers: BlockParam(bref=b69, bpref=$b.0) -> v63, Insn(iref=%15) -> v89, Insn(iref=%33) -> v81, Insn(iref=%76) -> v79, BlockParam(bref=b49, bpref=$b.4) -> v38, Insn(iref=%8) -> v18, Insn(iref=%10) -> v96, BlockParam(bref=b49, bpref=$b.0) -> v34, BlockParam(bref=b0, bpref=$b.4) -> v12, Insn(iref=%27) -> v87, FnParam(fref=f3, fpref=$f.3) -> v5, Insn(iref=%25) -> v85, Insn(iref=%39) -> v76, BlockParam(bref=b26, bpref=$b.0) -> v32, Insn(iref=%59) -> v54, BlockParam(bref=b67, bpref=$b.0) -> v61, Insn(iref=%4) -> v100, BlockParam(bref=b25, bpref=$b.0) -> v31, Insn(iref=%56) -> v45, Insn(iref=%49) -> v40, Insn(iref=%42) -> v23, Insn(iref=%65) -> v58, Insn(iref=%73) -> v53, Insn(iref=%26) -> v86, BlockParam(bref=b49, bpref=$b.2) -> v36, BlockParam(bref=b23, bpref=$b.0) -> v29, BlockParam(bref=b49, bpref=$b.5) -> v39, BlockParam(bref=b24, bpref=$b.0) -> v30, Insn(iref=%31) -> v78, Insn(iref=%74) -> v75, Insn(iref=%64) -> v56, BlockParam(bref=b19, bpref=$b.0) -> v25, BlockParam(bref=b22, bpref=$b.0) -> v28, Insn(iref=%38) -> v74, Insn(iref=%75) -> v15, BlockParam(bref=b0, bpref=$b.1) -> v9, Insn(iref=%54) -> v68, Insn(iref=%60) -> v55, Insn(iref=%67) -> v60, Insn(iref=%5) -> v101, Insn(iref=%19) -> v93, Insn(iref=%79) -> v90, Insn(iref=%55) -> v44, BlockParam(bref=b27, bpref=$b.0) -> v103, Insn(iref=%66) -> v59, Insn(iref=%48) -> v24, Insn(iref=%23) -> v83, Insn(iref=%20) -> v94, BlockParam(bref=b21, bpref=$b.0) -> v27, BlockParam(bref=b58, bpref=$b.2) -> v50, Insn(iref=%34) -> v82, BlockParam(bref=b20, bpref=$b.0) -> v26, Insn(iref=%36) -> v22, FnParam(fref=f3, fpref=$f.4) -> v6, BlockParam(bref=b70, bpref=$b.0) -> v66, BlockParam(bref=b0, bpref=$b.5) -> v13, BlockParam(bref=b0, bpref=$b.3) -> v11, Insn(iref=%50) -> v42, Insn(iref=%14) -> v19, Insn(iref=%51) -> v43, FnParam(fref=f3, fpref=$f.0) -> v2, FnParam(fref=f3, fpref=$f.5) -> v7, Self(fref=f3) -> v0, Insn(iref=%80) -> v41, BlockParam(bref=b58, bpref=$b.0) -> v48, Insn(iref=%52) -> v47, BlockParam(bref=b68, bpref=$b.0) -> v62, Insn(iref=%32) -> v80, Insn(iref=%58) -> v52, Insn(iref=%1) -> v16, BlockParam(bref=b58, bpref=$b.1) -> v49, Insn(iref=%11) -> v97, BlockParam(bref=b55, bpref=$b.0) -> v67, Insn(iref=%57) -> v46, Insn(iref=%6) -> v102, Insn(iref=%62) -> v65, FnParam(fref=f3, fpref=$f.2) -> v4, Insn(iref=%46) -> v72, Insn(iref=%28) -> v88, Insn(iref=%9) -> v95, Insn(iref=%37) -> v73, BlockParam(bref=b58, bpref=$b.3) -> v51, BlockParam(bref=b0, bpref=$b.0) -> v8, Insn(iref=%45) -> v71, BlockParam(bref=b0, bpref=$b.2) -> v10, BlockParam(bref=b49, bpref=$b.3) -> v37, Insn(iref=%0) -> v14, Insn(iref=%61) -> v64, Insn(iref=%18) -> v92, Insn(iref=%3) -> v99, BlockParam(bref=b52, bpref=$b.0) -> v69, Insn(iref=%22) -> v20, Insn(iref=%17) -> v91, FnParam(fref=f3, fpref=$f.1) -> v3, Insn(iref=%2) -> v17, Insn(iref=%72) -> v84, Insn(iref=%43) -> v33, Insn(iref=%30) -> v21, BlockParam(bref=b30, bpref=$b.0) -> v70, Insn(iref=%40) -> v77, BlockParam(bref=b49, bpref=$b.1) -> v35, Insn(iref=%69) -> v57, Insn(iref=%12) -> v98
// [Asm] succs: []
// [Asm] critical edges for b27: []
// [Asm] critical color seq for b27: []
// [Asm] succs: [27]
// [Asm] critical edges for b1: []
// [Asm] critical color seq for b1: []
// [Asm] succs: [0]
// [Asm] critical edges for b3: []
// [Asm] critical color seq for b3: []
// [Asm] succs: [0]
// [Asm] critical edges for b5: []
// [Asm] critical color seq for b5: []
// [Asm] succs: [0]
// [Asm] critical edges for b7: []
// [Asm] critical color seq for b7: []
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=Insn(iref=%15), width=@32))
// [Asm] succs: [0]
// [Asm] critical edges for b9: []
// [Asm] critical color seq for b9: []
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=Insn(iref=%23), width=@32))
// [Asm] succs: [0]
// [Asm] critical edges for b11: []
// [Asm] critical color seq for b11: []
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=Insn(iref=%31), width=@32))
// [Asm] succs: [0]
// [Asm] critical edges for b13: []
// [Asm] critical color seq for b13: []
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=Insn(iref=%37), width=@32))
// [Asm] succs: [0]
// [Asm] critical edges for b30: []
// [Asm] critical color seq for b30: []
// [Asm] succs: [30]
// [Asm] critical edges for b52: []
// [Asm] critical color seq for b52: []
// [Asm] succs: [52]
// [Asm] critical edges for b55: []
// [Asm] critical color seq for b55: []
// [Asm] succs: [55]
// [Asm] critical edges for b70: []
// [Asm] critical color seq for b70: []
// [Asm] succs: [70]
// [Asm] critical edges for b59: []
// [Asm] critical color seq for b59: []
// [Asm] succs: [58]
// [Asm] critical edges for b61: []
// [Asm] critical color seq for b61: []
// [Asm] succs: [70]
// [Asm] critical edges for b69: []
// [Asm] critical color seq for b69: []
// [Asm] succs: [69]
// [Asm] critical edges for b68: []
// [Asm] critical color seq for b68: []
// [Asm] succs: [68]
// [Asm] critical edges for b67: []
// [Asm] critical color seq for b67: []
// [Asm] succs: [67]
// [Asm] critical edges for b65: []
// [Asm] critical color seq for b65: []
// [Asm] succs: [58]
// [Asm] critical edges for b66: []
// [Asm] critical color seq for b66: []
// [Asm] succs: [65, 66]
// [Asm] critical edges for b63: []
// [Asm] critical color seq for b63: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[BlockParam(bref=b58, bpref=$b.1), Int32(val=0)])
// [Asm] succs: [58]
// [Asm] critical edges for b64: []
// [Asm] critical color seq for b64: []
// [Asm] succs: [63, 64]
// [Asm] critical edges for b62: []
// [Asm] critical color seq for b62: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%59), Int32(val=93)])
// [Asm] succs: [61, 62]
// [Asm] critical edges for b60: []
// [Asm] critical color seq for b60: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%59), Int32(val=91)])
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=BlockParam(bref=b58, bpref=$b.0), width=@32))
// [Asm] succs: [59, 60]
// [Asm] critical edges for b58: []
// [Asm] critical color seq for b58: []
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b58, bpref=$b.2), BlockParam(bref=b58, bpref=$b.0)])
// [Asm] succs: [71]
// [Asm] critical edges for b72: []
// [Asm] critical color seq for b72: []
// [Asm] succs: [72]
// [Asm] critical edges for b50: []
// [Asm] critical color seq for b50: []
// [Asm] succs: [49]
// [Asm] critical edges for b51: []
// [Asm] critical color seq for b51: []
// [Asm] succs: [50, 51]
// [Asm] critical edges for b49: []
// [Asm] critical color seq for b49: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%50), Int32(val=0)])
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=Insn(iref=%49), width=@32))
// [Asm] succs: [53]
// [Asm] critical edges for b54: []
// [Asm] critical color seq for b54: []
// [Asm] succs: [54]
// [Asm] critical edges for b15: []
// [Asm] critical color seq for b15: []
// [Asm] succs: [27]
// [Asm] critical edges for b26: []
// [Asm] critical color seq for b26: []
// [Asm] succs: [26]
// [Asm] critical edges for b25: []
// [Asm] critical color seq for b25: []
// [Asm] succs: [25]
// [Asm] critical edges for b24: []
// [Asm] critical color seq for b24: []
// [Asm] succs: [24]
// [Asm] critical edges for b23: []
// [Asm] critical color seq for b23: []
// [Asm] succs: [23]
// [Asm] critical edges for b22: []
// [Asm] critical color seq for b22: []
// [Asm] succs: [22]
// [Asm] critical edges for b21: []
// [Asm] critical color seq for b21: []
// [Asm] succs: [21]
// [Asm] critical edges for b20: []
// [Asm] critical color seq for b20: []
// [Asm] succs: [20]
// [Asm] critical edges for b19: []
// [Asm] critical color seq for b19: []
// [Asm] succs: [19]
// [Asm] critical edges for b17: []
// [Asm] critical color seq for b17: []
// [Asm] succs: [19]
// [Asm] critical edges for b18: []
// [Asm] critical color seq for b18: []
// [Asm] succs: [17, 18]
// [Asm] critical edges for b16: []
// [Asm] critical color seq for b16: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=93)])
// [Asm] succs: [15, 16]
// [Asm] critical edges for b14: []
// [Asm] critical color seq for b14: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=91)])
// [Asm] succs: [13, 14]
// [Asm] critical edges for b12: []
// [Asm] critical color seq for b12: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=44)])
// [Asm] succs: [11, 12]
// [Asm] critical edges for b10: []
// [Asm] critical color seq for b10: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=46)])
// [Asm] succs: [9, 10]
// [Asm] critical edges for b8: []
// [Asm] critical color seq for b8: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=45)])
// [Asm] succs: [7, 8]
// [Asm] critical edges for b6: []
// [Asm] critical color seq for b6: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=43)])
// [Asm] succs: [5, 6]
// [Asm] critical edges for b4: []
// [Asm] critical color seq for b4: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=60)])
// [Asm] succs: [3, 4]
// [Asm] critical edges for b2: []
// [Asm] critical color seq for b2: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=62)])
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Asm] succs: [1, 2]
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.0)])
// [Asm] succs: [28]
// [Asm] critical edges for b29: []
// [Asm] critical color seq for b29: []
// [Asm] defs: [v103]
// [Asm] live_set: [v103]
// [Asm] move: v103 <- v8
// [Asm] defined: v103 is X
// [Asm] defs: []
// [Asm] live_set: [v103]
// [Asm] defs: [v25]
// [Asm] live_set: [v25]
// [Asm] move: v25 <- v8
// [Asm] defined: v25 is X
// [Asm] defs: [v95]
// [Asm] live_set: [v11, v10, v13, zero, v8, v95, v12, v9]
// [Asm] defined: v95 is X
// [Asm] defs: [v96]
// [Asm] live_set: [v11, v10, v96, v13, zero, v8, v12, v9]
// [Asm] defined: v96 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v98]
// [Asm] live_set: [v11, v10, v13, zero, v12, v9, v98]
// [Asm] defined: v98 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v98
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v31]
// [Asm] live_set: [v31]
// [Asm] move: v31 <- v30
// [Asm] defined: v31 is X
// [Asm] defs: [v132]
// [Asm] live_set: [v51, v132, v11, v49, v48, v10, zero, v13, v50, v12, v9, v54, v39]
// [Asm] defined: v132 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v49, v48, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] defs: [v89]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v89]
// [Asm] defined: v89 is X
// [Asm] defs: [v91]
// [Asm] live_set: [v11, v91, v10, v13, zero, v8, v12, v9, v89]
// [Asm] defined: v91 is X
// [Asm] defs: [v92]
// [Asm] live_set: [v11, v10, v13, zero, v8, v92, v12, v9, v89]
// [Asm] defined: v92 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v94]
// [Asm] live_set: [v11, v94, v10, v13, zero, v12, v9]
// [Asm] defined: v94 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v94
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v12, v9]
// [Asm] defs: [v69]
// [Asm] live_set: [v11, v69, v10, v13, zero, v12, v9]
// [Asm] move: v69 <- zero
// [Asm] defined: v69 is X
// [Asm] skip edge 26 -> 7
// [Asm] defs: [v144]
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9, v144]
// [Asm] defined: v144 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v103
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v70]
// [Asm] live_set: [v11, v10, v13, zero, v70, v12, v9]
// [Asm] move: v70 <- v69
// [Asm] defined: v70 is X
// [Asm] defs: [v16]
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defined: v16 is X
// [Asm] defs: [v147]
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v147, v9]
// [Asm] defined: v147 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v44]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v44, v9, v39, zero, v35, v38, v34]
// [Asm] defined: v44 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v44, v9, v39, zero, v35, v38, v34]
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, v12, v9, v39, zero, v35, v38, v34]
// [Asm] move: a0 <- v44
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a1, v12, v9, v39, zero, v35, v38, v34]
// [Asm] move: a1 <- v34
// [Asm] defined: a1 is X
// [Asm] skip edge 38 -> 37
// [Asm] defs: [a2]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a2, a1, v12, v9, v39, zero, v35, v38, v34]
// [Asm] move: a2 <- v36
// [Asm] defined: a2 is X
// [Asm] skip edge 39 -> 34
// [Asm] defs: [a3]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v39, zero, v35, v38, v34]
// [Asm] move: a3 <- v37
// [Asm] defined: a3 is X
// [Asm] skip edge 40 -> 35
// [Asm] defs: [a4]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v39, zero, a4, v35, v38, v34]
// [Asm] move: a4 <- v38
// [Asm] defined: a4 is X
// [Asm] skip edge 41 -> 36
// [Asm] defs: [a5]
// [Asm] live_set: [v11, v10, a5, v13, a0, v36, v37, a2, a1, v12, a3, v9, v39, zero, a4, v35, v38, v34]
// [Asm] move: a5 <- v39
// [Asm] defined: a5 is X
// [Asm] skip edge 42 -> 20
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, a0, v36, v37, v12, v9, v39, zero, v35, v38, v34]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v45]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v9, v39, zero, v35, v45, v38, v34]
// [Asm] move: v45 <- a0
// [Asm] defined: v45 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v9, v39, zero, v35, v45, v38, v34]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] move: v34 <- v34
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] move: v35 <- v35
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] move: v36 <- v36
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] move: v37 <- v37
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] move: v38 <- v38
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] move: v39 <- v39
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] defs: [v59]
// [Asm] live_set: [v11, v10, v49, zero, v13, v50, v59, v12, v9, v39, v51]
// [Asm] defined: v59 is X
// [Asm] defs: [v60]
// [Asm] live_set: [v51, v11, v10, zero, v13, v50, v59, v12, v9, v39, v60]
// [Asm] defined: v60 is X
// [Asm] defs: [v48]
// [Asm] live_set: [v51, v11, v48, v10, zero, v13, v50, v12, v9, v39, v60]
// [Asm] move: v48 <- v59
// [Asm] defined: v48 is X
// [Asm] defs: [v49]
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v49 <- v60
// [Asm] defined: v49 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v50 <- v50
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v51 <- v51
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] defs: []
// [Asm] live_set: [a5, zero, a0, a4, a2, a1, a3]
// [Asm] defs: [v2]
// [Asm] live_set: [a5, zero, a4, a2, a1, a3, v2]
// [Asm] move: v2 <- a0
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a5, zero, a4, a2, a3, v3]
// [Asm] move: v3 <- a1
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, a5, zero, a4, v4, a3, v3]
// [Asm] move: v4 <- a2
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v5, a5, zero, a4, v4, v3]
// [Asm] move: v5 <- a3
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v2, v5, a5, zero, v4, v6, v3]
// [Asm] move: v6 <- a4
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] move: v7 <- a5
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v3]
// [Asm] move: v8 <- v2
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v5, zero, v8, v7, v4, v6, v9]
// [Asm] move: v9 <- v3
// [Asm] defined: v9 is X
// [Asm] defs: [v10]
// [Asm] live_set: [v5, v10, zero, v8, v7, v6, v9]
// [Asm] move: v10 <- v4
// [Asm] defined: v10 is X
// [Asm] defs: [v11]
// [Asm] live_set: [v11, v10, zero, v8, v7, v6, v9]
// [Asm] move: v11 <- v5
// [Asm] defined: v11 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v11, v10, zero, v8, v7, v12, v9]
// [Asm] move: v12 <- v6
// [Asm] defined: v12 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v7
// [Asm] defined: v13 is X
// [Asm] defs: [v103]
// [Asm] live_set: [v103]
// [Asm] move: v103 <- v32
// [Asm] defined: v103 is X
// [Asm] defs: [v143]
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v143, v9]
// [Asm] defined: v143 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v48]
// [Asm] live_set: [v11, v48, v10, zero, v13, v37, v12, v9, v34, v39]
// [Asm] move: v48 <- v47
// [Asm] defined: v48 is X
// [Asm] defs: [v49]
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v37, v12, v9, v34, v39]
// [Asm] move: v49 <- zero
// [Asm] defined: v49 is X
// [Asm] skip edge 16 -> 7
// [Asm] defs: [v50]
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v37, v12, v9, v39]
// [Asm] move: v50 <- v34
// [Asm] defined: v50 is X
// [Asm] defs: [v51]
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v51 <- v37
// [Asm] defined: v51 is X
// [Asm] defs: [v57]
// [Asm] live_set: [v11, v49, v10, zero, v13, v50, v12, v57, v9, v39, v51]
// [Asm] defined: v57 is X
// [Asm] defs: [v48]
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v48 <- v57
// [Asm] defined: v48 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v49 <- v49
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v50 <- v50
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v51 <- v51
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] defs: [v140]
// [Asm] live_set: [v16, v140, v8]
// [Asm] defined: v140 is X
// [Asm] defs: []
// [Asm] live_set: [v8]
// [Asm] defs: [v64]
// [Asm] live_set: [v51, v11, v10, v49, zero, v13, v50, v12, v9, v64, v39]
// [Asm] defined: v64 is X
// [Asm] defs: [v65]
// [Asm] live_set: [v51, v11, v10, zero, v13, v50, v65, v12, v9, v64, v39]
// [Asm] defined: v65 is X
// [Asm] defs: [v48]
// [Asm] live_set: [v11, v48, v10, zero, v13, v50, v65, v12, v9, v39, v51]
// [Asm] move: v48 <- v64
// [Asm] defined: v48 is X
// [Asm] defs: [v49]
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v49 <- v65
// [Asm] defined: v49 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v50 <- v50
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] move: v51 <- v51
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] defs: [v26]
// [Asm] live_set: [v26]
// [Asm] move: v26 <- v25
// [Asm] defined: v26 is X
// [Asm] defs: [v25]
// [Asm] live_set: [v25]
// [Asm] move: v25 <- v8
// [Asm] defined: v25 is X
// [Asm] defs: []
// [Asm] live_set: [v25]
// [Asm] defs: [v29]
// [Asm] live_set: [v29]
// [Asm] move: v29 <- v28
// [Asm] defined: v29 is X
// [Asm] defs: [v30]
// [Asm] live_set: [v30]
// [Asm] move: v30 <- v29
// [Asm] defined: v30 is X
// [Asm] defs: [v28]
// [Asm] live_set: [v28]
// [Asm] move: v28 <- v27
// [Asm] defined: v28 is X
// [Asm] defs: [v32]
// [Asm] live_set: [v32]
// [Asm] move: v32 <- v31
// [Asm] defined: v32 is X
// [Asm] defs: [v142]
// [Asm] live_set: [v11, v16, v10, v142, v13, zero, v8, v12, v9]
// [Asm] defined: v142 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v145]
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9, v145]
// [Asm] defined: v145 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v61]
// [Asm] live_set: [v11, v10, v13, zero, v61, v12, v9, v39]
// [Asm] move: v61 <- v48
// [Asm] defined: v61 is X
// [Asm] defs: [v141]
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v141, v12, v9]
// [Asm] defined: v141 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v40]
// [Asm] live_set: [v11, v10, v13, v36, v37, v12, v9, v39, zero, v35, v38, v34, v40]
// [Asm] defined: v40 is X
// [Asm] defs: [v42]
// [Asm] live_set: [v11, v10, v13, v42, v36, v37, v12, v9, v39, zero, v35, v38, v34]
// [Asm] defined: v42 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] defs: [v67]
// [Asm] live_set: [v11, v10, zero, v13, v67, v12, v9, v39]
// [Asm] move: v67 <- v66
// [Asm] defined: v67 is X
// [Asm] defs: [v63]
// [Asm] live_set: [v11, v63, v10, zero, v13, v12, v9, v39]
// [Asm] move: v63 <- v62
// [Asm] defined: v63 is X
// [Asm] defs: [v83]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v83, v9]
// [Asm] defined: v83 is X
// [Asm] defs: [v85]
// [Asm] live_set: [v11, v10, v13, zero, v8, v85, v12, v83, v9]
// [Asm] defined: v85 is X
// [Asm] defs: [v86]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v83, v86, v9]
// [Asm] defined: v86 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v88]
// [Asm] live_set: [v11, v10, v13, zero, v88, v12, v9]
// [Asm] defined: v88 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v88
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v71]
// [Asm] live_set: [v11, v71, v10, v13, zero, v12, v9]
// [Asm] defined: v71 is X
// [Asm] defs: [v72]
// [Asm] live_set: [v11, v72, v10, v13, zero, v12, v9]
// [Asm] defined: v72 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v72
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v34]
// [Asm] live_set: [v11, v10, zero, v13, v8, v12, v34, v9]
// [Asm] move: v34 <- v9
// [Asm] defined: v34 is X
// [Asm] skip edge 37 -> 9
// [Asm] defs: [v35]
// [Asm] live_set: [v11, v10, zero, v13, v35, v12, v34, v9]
// [Asm] move: v35 <- v8
// [Asm] defined: v35 is X
// [Asm] defs: [v36]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v12, v34, v9]
// [Asm] move: v36 <- v10
// [Asm] defined: v36 is X
// [Asm] skip edge 34 -> 3
// [Asm] defs: [v37]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v12, v34, v9]
// [Asm] move: v37 <- v11
// [Asm] defined: v37 is X
// [Asm] skip edge 35 -> 5
// [Asm] defs: [v38]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v34, v9]
// [Asm] move: v38 <- v12
// [Asm] defined: v38 is X
// [Asm] skip edge 36 -> 8
// [Asm] defs: [v39]
// [Asm] live_set: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v34, v9, v39]
// [Asm] move: v39 <- v13
// [Asm] defined: v39 is X
// [Asm] skip edge 20 -> 6
// [Asm] defs: [v146]
// [Asm] live_set: [v11, v16, v10, v146, v13, zero, v8, v12, v9]
// [Asm] defined: v146 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v27]
// [Asm] live_set: [v27]
// [Asm] move: v27 <- v26
// [Asm] defined: v27 is X
// [Asm] defs: [v99]
// [Asm] live_set: [v11, v10, v99, v13, zero, v8, v12, v9]
// [Asm] defined: v99 is X
// [Asm] defs: [v100]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v100]
// [Asm] defined: v100 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v102]
// [Asm] live_set: [v11, v10, v13, zero, v12, v102, v9]
// [Asm] defined: v102 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v102
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v54]
// [Asm] live_set: [v51, v11, v48, v49, v10, zero, v13, v50, v12, v54, v9, v39]
// [Asm] defined: v54 is X
// [Asm] defs: [v133]
// [Asm] live_set: [v51, v11, v48, v49, v10, zero, v13, v50, v133, v12, v54, v9, v39]
// [Asm] defined: v133 is X
// [Asm] defs: []
// [Asm] live_set: [v51, v11, v48, v49, v10, zero, v13, v50, v12, v54, v9, v39]
// [Asm] defs: [v73]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v73]
// [Asm] defined: v73 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9, v73]
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9, v73]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v74]
// [Asm] live_set: [v11, v10, v13, zero, v8, v74, v12, v9, v73]
// [Asm] move: v74 <- a0
// [Asm] defined: v74 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v74, v12, v9, v73]
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v77]
// [Asm] live_set: [v11, v10, v13, zero, v77, v12, v9]
// [Asm] defined: v77 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v77
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v47]
// [Asm] live_set: [v11, v10, zero, v13, v47, v37, v12, v34, v9, v39]
// [Asm] defined: v47 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] defs: [v66]
// [Asm] live_set: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] move: v66 <- v63
// [Asm] defined: v66 is X
// [Asm] defs: [v78]
// [Asm] live_set: [v11, v10, v13, zero, v78, v8, v12, v9]
// [Asm] defined: v78 is X
// [Asm] defs: [v80]
// [Asm] live_set: [v11, v10, v13, zero, v8, v80, v12, v9]
// [Asm] defined: v80 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v80, v12, v9]
// [Asm] defs: [a0]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] move: a0 <- v80
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v81]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v81 <- a0
// [Asm] defined: v81 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v82]
// [Asm] live_set: [v11, v82, v10, v13, zero, v12, v9]
// [Asm] defined: v82 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v8 <- v82
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v9 <- v9
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v10 <- v10
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v11 <- v11
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v12 <- v12
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] move: v13 <- v13
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] defs: [v66]
// [Asm] live_set: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] move: v66 <- v48
// [Asm] defined: v66 is X
// [Asm] defs: []
// [Asm] live_set: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] defs: [v62]
// [Asm] live_set: [v62, v11, v10, zero, v13, v12, v9, v39]
// [Asm] move: v62 <- v61
// [Asm] defined: v62 is X
// [Asm] defs: []
// [Asm] live_set: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] Label("aux.266") clobbered_x: @hashset.of([s6, s4, a5, a0, a4, s1, s2, a2, s5, s0, a1, a3, s3])
// [Asm] Label("aux.266") clobbered_f: @hashset.of([])
// [Asm] subst   mv v103, v8 ->   mv a0, s0
// [Asm] subst   j .aux.266_27 ->   j .aux.266_27
// [Asm] subst   mv v25, v8 ->   mv a0, s0
// [Asm] subst   lw v95, 0(v10) ->   lw a0, 0(s1)
// [Asm] subst   addi v96, v95, -1 ->   addi a0, a0, -1
// [Asm] subst   sw v96, 0(v10) ->   sw a0, 0(s1)
// [Asm] subst   addi v98, v8, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v8, v98 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   li v132, 93 ->   li a3, 93
// [Asm] subst   bne v54, v132, .aux.266_64 ->   bne a5, a3, .aux.266_64
// [Asm] subst   lw v89, 0(v10) ->   lw a0, 0(s1)
// [Asm] subst   th.lurw v91, v12, v89, 2 ->   th.lurw a1, s4, a0, 2
// [Asm] subst   addi v92, v91, 1 ->   addi a1, a1, 1
// [Asm] subst   th.surw v92, v12, v89, 2 ->   th.surw a1, s4, a0, 2
// [Asm] subst   addi v94, v8, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v8, v94 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   sw v67, 0(v39) ->   sw a0, 0(s3)
// [Asm] subst   mv v69, zero ->   mv a0, zero
// [Asm] subst   li v144, 45 ->   li a0, 45
// [Asm] subst   beq v16, v144, .aux.266_9 ->   beq a1, a0, .aux.266_9
// [Asm] subst   ret ->   ret
// [Asm] subst   sw v8, 0(v13) ->   sw s0, 0(s3)
// [Asm] subst   th.lurw v16, v11, v8, 2 ->   th.lurw a1, s2, s0, 2
// [Asm] subst   li v147, 62 ->   li a0, 62
// [Asm] subst   beq v16, v147, .aux.266_3 ->   beq a1, a0, .aux.266_3
// [Asm] subst   addi v44, v35, 1 ->   addi a0, s0, 1
// [Asm] subst   mv a1, v34 ->   mv a1, s5
// [Asm] subst   mv a2, v36 ->   mv a2, s1
// [Asm] subst   mv a3, v37 ->   mv a3, s2
// [Asm] subst   mv a4, v38 ->   mv a4, s4
// [Asm] subst   mv a5, v39 ->   mv a5, s3
// [Asm] subst   call aux.266 ->   call aux.266
// [Asm] subst   sw v45, 0(v39) ->   sw a0, 0(s3)
// [Asm] subst   j .aux.266_49 ->   j .aux.266_49
// [Asm] subst   addi v59, v48, 1 ->   addi a1, a1, 1
// [Asm] subst   addi v60, v49, -1 ->   addi a0, a0, -1
// [Asm] subst   j .aux.266_58 ->   j .aux.266_58
// [Asm] subst   bge v48, v50, .aux.266_59 ->   bge a1, a2, .aux.266_59
// [Asm] subst   mv v8, v2 ->   mv s0, a0
// [Asm] subst   mv v9, v3 ->   mv s5, a1
// [Asm] subst   mv v10, v4 ->   mv s1, a2
// [Asm] subst   mv v11, v5 ->   mv s2, a3
// [Asm] subst   mv v12, v6 ->   mv s4, a4
// [Asm] subst   mv v13, v7 ->   mv s3, a5
// [Asm] subst   li v143, 46 ->   li a0, 46
// [Asm] subst   beq v16, v143, .aux.266_11 ->   beq a1, a0, .aux.266_11
// [Asm] subst   mv v48, v47 ->   mv a1, a0
// [Asm] subst   mv v49, zero ->   mv a0, zero
// [Asm] subst   mv v50, v34 ->   mv a2, s5
// [Asm] subst   mv v51, v37 ->   mv a4, s2
// [Asm] subst   addi v57, v48, 1 ->   addi a1, a1, 1
// [Asm] subst   j .aux.266_58 ->   j .aux.266_58
// [Asm] subst   li v140, 93 ->   li a0, 93
// [Asm] subst   bne v16, v140, .aux.266_18 ->   bne a1, a0, .aux.266_18
// [Asm] subst   addi v64, v48, 1 ->   addi a1, a1, 1
// [Asm] subst   addi v65, v49, 1 ->   addi a0, a0, 1
// [Asm] subst   j .aux.266_58 ->   j .aux.266_58
// [Asm] subst   mv v25, v8 ->   mv a0, s0
// [Asm] subst   j .aux.266_19 ->   j .aux.266_19
// [Asm] subst   li v142, 44 ->   li a0, 44
// [Asm] subst   beq v16, v142, .aux.266_13 ->   beq a1, a0, .aux.266_13
// [Asm] subst   li v145, 43 ->   li a0, 43
// [Asm] subst   beq v16, v145, .aux.266_7 ->   beq a1, a0, .aux.266_7
// [Asm] subst   mv v61, v48 ->   mv a0, a1
// [Asm] subst   li v141, 91 ->   li a0, 91
// [Asm] subst   beq v16, v141, .aux.266_15 ->   beq a1, a0, .aux.266_15
// [Asm] subst   lw v40, 0(v36) ->   lw a0, 0(s1)
// [Asm] subst   th.lurw v42, v38, v40, 2 ->   th.lurw a0, s4, a0, 2
// [Asm] subst   beq v42, zero, .aux.266_50 ->   beq a0, zero, .aux.266_50
// [Asm] subst   lw v83, 0(v10) ->   lw a0, 0(s1)
// [Asm] subst   th.lurw v85, v12, v83, 2 ->   th.lurw a1, s4, a0, 2
// [Asm] subst   addi v86, v85, -1 ->   addi a1, a1, -1
// [Asm] subst   th.surw v86, v12, v83, 2 ->   th.surw a1, s4, a0, 2
// [Asm] subst   addi v88, v8, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v8, v88 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   lw v71, 0(v13) ->   lw a0, 0(s3)
// [Asm] subst   addi v72, v71, 1 ->   addi a0, a0, 1
// [Asm] subst   mv v8, v72 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   li v146, 60 ->   li a0, 60
// [Asm] subst   beq v16, v146, .aux.266_5 ->   beq a1, a0, .aux.266_5
// [Asm] subst   lw v99, 0(v10) ->   lw a0, 0(s1)
// [Asm] subst   addi v100, v99, 1 ->   addi a0, a0, 1
// [Asm] subst   sw v100, 0(v10) ->   sw a0, 0(s1)
// [Asm] subst   addi v102, v8, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v8, v102 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   th.lurw v54, v51, v48, 2 ->   th.lurw a5, a4, a1, 2
// [Asm] subst   li v133, 91 ->   li a3, 91
// [Asm] subst   beq v54, v133, .aux.266_61 ->   beq a5, a3, .aux.266_61
// [Asm] subst   lw v73, 0(v10) ->   lw s6, 0(s1)
// [Asm] subst   call read_ch_until_newline_or_eof.262 ->   call read_ch_until_newline_or_eof.262
// [Asm] subst   th.surw v74, v12, v73, 2 ->   th.surw a0, s4, s6, 2
// [Asm] subst   addi v77, v8, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v8, v77 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   addi v47, v35, 1 ->   addi a0, s0, 1
// [Asm] subst   beq v49, zero, .aux.266_65 ->   beq a0, zero, .aux.266_65
// [Asm] subst   lw v78, 0(v10) ->   lw a0, 0(s1)
// [Asm] subst   th.lurw v80, v12, v78, 2 ->   th.lurw a0, s4, a0, 2
// [Asm] subst   call minimbt_print_char ->   call minimbt_print_char
// [Asm] subst   addi v82, v8, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v8, v82 ->   mv s0, a0
// [Asm] subst   j .aux.266_0 ->   j .aux.266_0
// [Asm] subst   mv v66, v48 ->   mv a0, a1
// [Asm] subst   j .aux.266_70 ->   j .aux.266_70
// [Asm] subst   bge v8, v9, .aux.266_1 ->   bge s0, s5, .aux.266_1
// [Asm] LoweringOrder: [0, 2, 4, 3, 5, 1, 6]
// [Asm] LoweringOrder: [[1, 2], [3, 4], [5], [5], [6], [6], []]
// [Asm] LoweringOrder: HashMap::of([(b6, 0), (b4, 1), (b1, 2), (b5, 0), (b2, 0), (b3, 0), (b0, 0)])
// [Asm] LoweringOrder: [b0, b2, b3, b5, b6, b4, b1]
// [Asm] LoweringOrder: HashMap::of([(b6, 4), (b4, 0), (b1, 0), (b5, 3), (b2, 1), (b3, 2), (b0, 0)])
// [Asm] pre_assigned_registers: Insn(iref=%1) -> v3, BlockParam(bref=b5, bpref=$b.0) -> v5, Self(fref=f0) -> v0, BlockParam(bref=b6, bpref=$b.0) -> v6, Insn(iref=%0) -> v2, Insn(iref=%2) -> v4
// [Asm] succs: []
// [Asm] critical edges for b6: []
// [Asm] critical color seq for b6: []
// [Asm] succs: [6]
// [Asm] critical edges for b1: []
// [Asm] critical color seq for b1: []
// [Asm] succs: [6]
// [Asm] critical edges for b5: []
// [Asm] critical color seq for b5: []
// [Asm] succs: [5]
// [Asm] critical edges for b3: []
// [Asm] critical color seq for b3: []
// [Asm] succs: [5]
// [Asm] critical edges for b4: []
// [Asm] critical color seq for b4: []
// [Asm] succs: [3, 4]
// [Asm] critical edges for b2: []
// [Asm] critical color seq for b2: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=13)])
// [Asm] succs: [1, 2]
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%0), Int32(val=10)])
// [Asm] defs: [v8]
// [Asm] live_set: [v8]
// [Asm] defined: v8 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] move: v5 <- v8
// [Asm] defined: v5 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v9, v2]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move: v2 <- a0
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] defs: [v10]
// [Asm] live_set: [v10, v2]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] defs: [v7]
// [Asm] live_set: [v7]
// [Asm] defined: v7 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move: v6 <- v7
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v6]
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] move: v5 <- v2
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v5]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v6
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move: v6 <- v5
// [Asm] defined: v6 is X
// [Asm] Label("read_ch_until_newline_or_eof.262") clobbered_x: @hashset.of([a1, a0])
// [Asm] Label("read_ch_until_newline_or_eof.262") clobbered_f: @hashset.of([])
// [Asm] subst   li v8, -1 ->   li a0, -1
// [Asm] subst   li v9, 13 ->   li a0, 13
// [Asm] subst   bne v2, v9, .read_ch_until_newline_or_eof.262_4 ->   bne a1, a0, .read_ch_until_newline_or_eof.262_4
// [Asm] subst   call minimbt_read_char ->   call minimbt_read_char
// [Asm] subst   mv v2, a0 ->   mv a1, a0
// [Asm] subst   li v10, 10 ->   li a0, 10
// [Asm] subst   beq v2, v10, .read_ch_until_newline_or_eof.262_1 ->   beq a1, a0, .read_ch_until_newline_or_eof.262_1
// [Asm] subst   li v7, -1 ->   li a0, -1
// [Asm] subst   j .read_ch_until_newline_or_eof.262_6 ->   j .read_ch_until_newline_or_eof.262_6
// [Asm] subst   mv v5, v2 ->   mv a0, a1
// [Asm] subst   j .read_ch_until_newline_or_eof.262_5 ->   j .read_ch_until_newline_or_eof.262_5
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf false
// [Asm] main.263:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v4, v6, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [zero, a0, v6, a1, s11, v2], upward_exposed: [s11, zero], params_defs: []
// [Asm] # live_in: [s11, zero], live_out: []
// [Asm] # block parameters: []
// [Asm] .main.263_0:
// [Asm]   # save_ctx1  # live: [s11, zero]
// [Asm]   li v6, 4096  # live: [v6, s11, zero]
// [Asm]   sub v2, s11, v6  # live: [zero, v2]
// [Asm]   andi s11, v2, -8  # live: [zero, v2]
// [Asm]   # save_ctx2  # live: [zero, v2]
// [Asm]   mv a0, zero  # live: [zero, a0, v2]
// [Asm]   mv a1, v2  # live: [a1, zero, a0]
// [Asm]   call read_prog.264  # live: [zero, a0]
// [Asm]   mv v4, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] read_prog.264:
// [Asm] # block info: defs: [v3, v7, v8, v2], uses: [v3, a1, a0, v2], upward_exposed: [a1, a0], params_defs: []
// [Asm] # live_in: [a1, s11, a0, zero], live_out: [v8, s11, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog.264_5:
// [Asm]   # save_ctx1  # live: [a1, s11, zero, a0]
// [Asm]   mv v2, a0  # live: [a1, s11, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, s11, zero, v3]
// [Asm] # control
// [Asm]   mv v7, v2  # live: [v3, s11, zero, v7]
// [Asm]   mv v8, v3  # live: [v7, s11, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v25, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, v9, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v25, a0, v9], upward_exposed: [], params_defs: [v8, v7]
// [Asm] # live_in: [v7, s11, zero, v8], live_out: [v8, s11, zero, v9, v7]
// [Asm] # block parameters: [v7, v8]
// [Asm] .read_prog.264_0:
// [Asm]   # save_ctx2  # live: [v8, s11, zero, v7]
// [Asm]   call read_ch_until_newline_or_eof.262  # live: [v8, s11, zero, a0, v7]
// [Asm]   mv v9, a0  # live: [v8, s11, zero, v9, v7]
// [Asm]   # restore_ctx2  # live: [v8, s11, zero, v9, v7]
// [Asm] # control
// [Asm]   li v25, -1  # live: [v8, v25, s11, zero, v9, v7]
// [Asm]   bne v9, v25, .read_prog.264_2  # live: [v8, s11, zero, v9, v7]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, a6, v4, ft5, ft10, v6, ft7, ft4, v5, v21, ft9, a5, a0, fa4, ft2, a2, v17, a3, ft8, t3, a7, fa7, t0, fa5, v18, fa3, ft3, fa0, t4, t2], uses: [v5, v21, a5, a0, v7, a2, a1, a3, s11, zero, a4, v8, v4, v6], upward_exposed: [v8, s11, zero, v7], params_defs: []
// [Asm] # live_in: [v7, s11, zero, v8], live_out: [v18]
// [Asm] # block parameters: []
// [Asm] .read_prog.264_1:
// [Asm]   addi v4, s11, -4  # live: [zero, v8, v7, v4]
// [Asm]   andi s11, v4, -8  # live: [zero, v8, v7, v4, s11]
// [Asm]   li v21, 4194304  # live: [v21, zero, v8, v7, v4, s11]
// [Asm]   sub v5, s11, v21  # live: [v5, zero, v8, v7, v4]
// [Asm]   andi s11, v5, -8  # live: [v5, zero, v8, v7, v4, s11]
// [Asm]   addi v6, s11, -4  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   andi s11, v6, -8  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   # save_ctx2  # live: [v5, zero, v8, v7, v4, v6]
// [Asm]   mv a0, zero  # live: [v5, zero, a0, v8, v7, v4, v6]
// [Asm]   mv a1, v7  # live: [v5, zero, a0, v8, v4, a1, v6]
// [Asm]   mv a2, v4  # live: [v5, zero, a0, v8, a2, a1, v6]
// [Asm]   mv a3, v8  # live: [v5, zero, a0, a2, a1, v6, a3]
// [Asm]   mv a4, v5  # live: [zero, a0, a4, a2, a1, v6, a3]
// [Asm]   mv a5, v6  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   call aux.266  # live: [zero, a0]
// [Asm]   mv v17, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm] # control
// [Asm]   mv v18, zero  # live: [v18]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v18, a0], upward_exposed: [v18], params_defs: [v18]
// [Asm] # live_in: [v18], live_out: []
// [Asm] # block parameters: [v18]
// [Asm] .read_prog.264_3:
// [Asm] # control
// [Asm]   mv a0, v18  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v13, v7], uses: [v7, v9, v13, v8], upward_exposed: [v7, v9, v8], params_defs: []
// [Asm] # live_in: [v8, s11, v9, zero, v7], live_out: [v8, s11, zero, v7]
// [Asm] # block parameters: []
// [Asm] .read_prog.264_2:
// [Asm]   th.surw v9, v8, v7, 2  # live: [v7, s11, zero, v8]
// [Asm]   addi v13, v7, 1  # live: [s11, zero, v13, v8]
// [Asm] # control
// [Asm]   mv v7, v13  # live: [v8, s11, zero, v7]
// [Asm]   mv v8, v8  # live: [v8, s11, zero, v7]
// [Asm]   j .read_prog.264_0  # live: [v8, s11, zero, v7]
// [Asm] 
// [Asm] # leaf false
// [Asm] aux.266:
// [Asm] # block info: defs: [v2, v11, v5, v10, v13, v7, v8, v4, v6, v12, v9, v3], uses: [v3, v5, a5, a0, a4, v7, a2, v4, a1, v6, a3, v2], upward_exposed: [a2, a1, a3, a5, a0, a4], params_defs: []
// [Asm] # live_in: [a5, a0, zero, a4, a2, a1, a3], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_29:
// [Asm]   # save_ctx1  # live: [a5, zero, a0, a4, a2, a1, a3]
// [Asm]   mv v2, a0  # live: [a5, zero, a4, a2, a1, a3, v2]
// [Asm]   mv v3, a1  # live: [v2, a5, zero, a4, a2, a3, v3]
// [Asm]   mv v4, a2  # live: [v2, a5, zero, a4, v4, a3, v3]
// [Asm]   mv v5, a3  # live: [v2, v5, a5, zero, a4, v4, v3]
// [Asm]   mv v6, a4  # live: [v2, v5, a5, zero, v4, v6, v3]
// [Asm]   mv v7, a5  # live: [v2, v5, zero, v7, v4, v6, v3]
// [Asm] # control
// [Asm]   mv v8, v2  # live: [v5, zero, v8, v7, v4, v6, v3]
// [Asm]   mv v9, v3  # live: [v5, zero, v8, v7, v4, v6, v9]
// [Asm]   mv v10, v4  # live: [v5, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v11, v5  # live: [v11, v10, zero, v8, v7, v6, v9]
// [Asm]   mv v12, v6  # live: [v11, v10, zero, v8, v7, v12, v9]
// [Asm]   mv v13, v7  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v9, v8], upward_exposed: [v9, v8], params_defs: [v11, v10, v12, v9, v13, v8]
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v8, v9, v10, v11, v12, v13]
// [Asm] .aux.266_0:
// [Asm] # control
// [Asm]   bge v8, v9, .aux.266_1  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v16, v147], uses: [v11, v16, v147, v8], upward_exposed: [v11, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_2:
// [Asm]   th.lurw v16, v11, v8, 2  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # control
// [Asm]   li v147, 62  # live: [v11, v16, v10, v13, zero, v8, v12, v147, v9]
// [Asm]   beq v16, v147, .aux.266_3  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v146], uses: [v16, v146], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v11, v16, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_4:
// [Asm] # control
// [Asm]   li v146, 60  # live: [v11, v16, v10, v146, v13, zero, v8, v12, v9]
// [Asm]   beq v16, v146, .aux.266_5  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v145], uses: [v16, v145], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v11, v16, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_6:
// [Asm] # control
// [Asm]   li v145, 43  # live: [v11, v16, v10, v13, zero, v8, v12, v9, v145]
// [Asm]   beq v16, v145, .aux.266_7  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v144], uses: [v16, v144], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v11, v16, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_8:
// [Asm] # control
// [Asm]   li v144, 45  # live: [v11, v16, v10, v13, zero, v8, v12, v9, v144]
// [Asm]   beq v16, v144, .aux.266_9  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v143], uses: [v16, v143], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v11, v16, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_10:
// [Asm] # control
// [Asm]   li v143, 46  # live: [v11, v16, v10, v13, zero, v8, v12, v143, v9]
// [Asm]   beq v16, v143, .aux.266_11  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v142], uses: [v16, v142], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v11, v16, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_12:
// [Asm] # control
// [Asm]   li v142, 44  # live: [v11, v16, v10, v142, v13, zero, v8, v12, v9]
// [Asm]   beq v16, v142, .aux.266_13  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v141], uses: [v141, v16], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v11, v16, v10, v13, zero, v8, v12, v9], live_out: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_14:
// [Asm] # control
// [Asm]   li v141, 91  # live: [v11, v16, v10, v13, zero, v8, v141, v12, v9]
// [Asm]   beq v16, v141, .aux.266_15  # live: [v11, v16, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v140], uses: [v16, v140], upward_exposed: [v16], params_defs: []
// [Asm] # live_in: [v16, v8], live_out: [v8]
// [Asm] # block parameters: []
// [Asm] .aux.266_16:
// [Asm] # control
// [Asm]   li v140, 93  # live: [v16, v140, v8]
// [Asm]   bne v16, v140, .aux.266_18  # live: [v8]
// [Asm] 
// [Asm] # block info: defs: [v25], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v25]
// [Asm] # block parameters: []
// [Asm] .aux.266_17:
// [Asm] # control
// [Asm]   mv v25, v8  # live: [v25]
// [Asm] 
// [Asm] # block info: defs: [v26], uses: [v25], upward_exposed: [v25], params_defs: [v25]
// [Asm] # live_in: [v25], live_out: [v26]
// [Asm] # block parameters: [v25]
// [Asm] .aux.266_19:
// [Asm] # control
// [Asm]   mv v26, v25  # live: [v26]
// [Asm] 
// [Asm] # block info: defs: [v27], uses: [v26], upward_exposed: [v26], params_defs: [v26]
// [Asm] # live_in: [v26], live_out: [v27]
// [Asm] # block parameters: [v26]
// [Asm] .aux.266_20:
// [Asm] # control
// [Asm]   mv v27, v26  # live: [v27]
// [Asm] 
// [Asm] # block info: defs: [v28], uses: [v27], upward_exposed: [v27], params_defs: [v27]
// [Asm] # live_in: [v27], live_out: [v28]
// [Asm] # block parameters: [v27]
// [Asm] .aux.266_21:
// [Asm] # control
// [Asm]   mv v28, v27  # live: [v28]
// [Asm] 
// [Asm] # block info: defs: [v29], uses: [v28], upward_exposed: [v28], params_defs: [v28]
// [Asm] # live_in: [v28], live_out: [v29]
// [Asm] # block parameters: [v28]
// [Asm] .aux.266_22:
// [Asm] # control
// [Asm]   mv v29, v28  # live: [v29]
// [Asm] 
// [Asm] # block info: defs: [v30], uses: [v29], upward_exposed: [v29], params_defs: [v29]
// [Asm] # live_in: [v29], live_out: [v30]
// [Asm] # block parameters: [v29]
// [Asm] .aux.266_23:
// [Asm] # control
// [Asm]   mv v30, v29  # live: [v30]
// [Asm] 
// [Asm] # block info: defs: [v31], uses: [v30], upward_exposed: [v30], params_defs: [v30]
// [Asm] # live_in: [v30], live_out: [v31]
// [Asm] # block parameters: [v30]
// [Asm] .aux.266_24:
// [Asm] # control
// [Asm]   mv v31, v30  # live: [v31]
// [Asm] 
// [Asm] # block info: defs: [v32], uses: [v31], upward_exposed: [v31], params_defs: [v31]
// [Asm] # live_in: [v31], live_out: [v32]
// [Asm] # block parameters: [v31]
// [Asm] .aux.266_25:
// [Asm] # control
// [Asm]   mv v32, v31  # live: [v32]
// [Asm] 
// [Asm] # block info: defs: [v103], uses: [v32], upward_exposed: [v32], params_defs: [v32]
// [Asm] # live_in: [v32], live_out: [v103]
// [Asm] # block parameters: [v32]
// [Asm] .aux.266_26:
// [Asm] # control
// [Asm]   mv v103, v32  # live: [v103]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v103, a0], upward_exposed: [v103], params_defs: [v103]
// [Asm] # live_in: [v103], live_out: []
// [Asm] # block parameters: [v103]
// [Asm] .aux.266_27:
// [Asm] # control
// [Asm]   mv a0, v103  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v25], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v25]
// [Asm] # block parameters: []
// [Asm] .aux.266_18:
// [Asm] # control
// [Asm]   mv v25, v8  # live: [v25]
// [Asm]   j .aux.266_19  # live: [v25]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v13, v8], upward_exposed: [v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_15:
// [Asm]   sw v8, 0(v13)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [v36, v37, v38, v34, v39, v35], uses: [v11, v10, v12, v9, v13, v8], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] # block parameters: []
// [Asm] .aux.266_54:
// [Asm] # control
// [Asm]   mv v34, v9  # live: [v11, v10, zero, v13, v8, v12, v34, v9]
// [Asm]   mv v35, v8  # live: [v11, v10, zero, v13, v35, v12, v34, v9]
// [Asm]   mv v36, v10  # live: [v11, v10, zero, v13, v35, v36, v12, v34, v9]
// [Asm]   mv v37, v11  # live: [v11, v10, zero, v13, v35, v36, v37, v12, v34, v9]
// [Asm]   mv v38, v12  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v34, v9]
// [Asm]   mv v39, v13  # live: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v34, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v42, v40], uses: [v40, v38, v42, zero, v36], upward_exposed: [v38, zero, v36], params_defs: [v36, v37, v38, v34, v39, v35]
// [Asm] # live_in: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v34, v9, v39], live_out: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] # block parameters: [v34, v35, v36, v37, v38, v39]
// [Asm] .aux.266_49:
// [Asm]   lw v40, 0(v36)  # live: [v11, v10, v13, v36, v37, v12, v9, v39, zero, v35, v38, v34, v40]
// [Asm]   th.lurw v42, v38, v40, 2  # live: [v11, v10, v13, v42, v36, v37, v12, v9, v39, zero, v35, v38, v34]
// [Asm] # control
// [Asm]   beq v42, zero, .aux.266_50  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, v44, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, v45, t4, t2], uses: [a5, a0, v36, v37, a2, a1, a3, v44, v39, a4, v35, v45, v38, v34], upward_exposed: [v36, v35, v37, v38, v34, v39], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v35, v36, v37, v38, v12, v34, v9, v39], live_out: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] # block parameters: []
// [Asm] .aux.266_51:
// [Asm]   addi v44, v35, 1  # live: [v11, v10, v13, v36, v37, v12, v44, v9, v39, zero, v35, v38, v34]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, v36, v37, v12, v44, v9, v39, zero, v35, v38, v34]
// [Asm]   mv a0, v44  # live: [v11, v10, v13, a0, v36, v37, v12, v9, v39, zero, v35, v38, v34]
// [Asm]   mv a1, v34  # live: [v11, v10, v13, a0, v36, v37, a1, v12, v9, v39, zero, v35, v38, v34]
// [Asm]   mv a2, v36  # live: [v11, v10, v13, a0, v36, v37, a2, a1, v12, v9, v39, zero, v35, v38, v34]
// [Asm]   mv a3, v37  # live: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v39, zero, v35, v38, v34]
// [Asm]   mv a4, v38  # live: [v11, v10, v13, a0, v36, v37, a2, a1, v12, a3, v9, v39, zero, a4, v35, v38, v34]
// [Asm]   mv a5, v39  # live: [v11, v10, a5, v13, a0, v36, v37, a2, a1, v12, a3, v9, v39, zero, a4, v35, v38, v34]
// [Asm]   call aux.266  # live: [v11, v10, v13, a0, v36, v37, v12, v9, v39, zero, v35, v38, v34]
// [Asm]   mv v45, a0  # live: [v11, v10, v13, v36, v37, v12, v9, v39, zero, v35, v45, v38, v34]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, v36, v37, v12, v9, v39, zero, v35, v45, v38, v34]
// [Asm]   sw v45, 0(v39)  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] # control
// [Asm]   mv v34, v34  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm]   mv v35, v35  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm]   mv v36, v36  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm]   mv v37, v37  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm]   mv v38, v38  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm]   mv v39, v39  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm]   j .aux.266_49  # live: [v11, v10, zero, v13, v36, v35, v37, v38, v12, v34, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, v73, fa2, ft6, a4, fa6, v8, a6, ft10, ft5, v74, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, v77, fa0, t4, t2], uses: [v11, v10, a0, v13, v77, v8, v74, v12, v9, v73], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_13:
// [Asm]   lw v73, 0(v10)  # live: [v11, v10, v13, zero, v8, v12, v9, v73]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v8, v12, v9, v73]
// [Asm]   call read_ch_until_newline_or_eof.262  # live: [v11, v10, v13, zero, a0, v8, v12, v9, v73]
// [Asm]   mv v74, a0  # live: [v11, v10, v13, zero, v8, v74, v12, v9, v73]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v8, v74, v12, v9, v73]
// [Asm]   th.surw v74, v12, v73, 2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v77, v8, 1  # live: [v11, v10, v13, zero, v77, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v77  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, v82, fa2, ft6, a4, fa6, v8, a6, ft10, v81, ft5, ft7, ft4, ft9, a5, a0, fa4, v78, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, v80, t4, t2], uses: [v11, v82, v10, a0, v13, v78, v8, v80, v12, v9], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_11:
// [Asm]   lw v78, 0(v10)  # live: [v11, v10, v13, zero, v78, v8, v12, v9]
// [Asm]   th.lurw v80, v12, v78, 2  # live: [v11, v10, v13, zero, v8, v80, v12, v9]
// [Asm]   # save_ctx2  # live: [v11, v10, v13, zero, v8, v80, v12, v9]
// [Asm]   mv a0, v80  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   call minimbt_print_char  # live: [v11, v10, v13, zero, a0, v8, v12, v9]
// [Asm]   mv v81, a0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   # restore_ctx2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v82, v8, 1  # live: [v11, v82, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v82  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v8, v88, v83, v86, v85], uses: [v11, v10, v13, v8, v85, v88, v12, v83, v86, v9], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_9:
// [Asm]   lw v83, 0(v10)  # live: [v11, v10, v13, zero, v8, v12, v83, v9]
// [Asm]   th.lurw v85, v12, v83, 2  # live: [v11, v10, v13, zero, v8, v85, v12, v83, v9]
// [Asm]   addi v86, v85, -1  # live: [v11, v10, v13, zero, v8, v12, v83, v86, v9]
// [Asm]   th.surw v86, v12, v83, 2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v88, v8, 1  # live: [v11, v10, v13, zero, v88, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v88  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v92, v94, v91, v89, v8], uses: [v11, v94, v91, v10, v13, v8, v92, v12, v89, v9], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_7:
// [Asm]   lw v89, 0(v10)  # live: [v11, v10, v13, zero, v8, v12, v9, v89]
// [Asm]   th.lurw v91, v12, v89, 2  # live: [v11, v91, v10, v13, zero, v8, v12, v9, v89]
// [Asm]   addi v92, v91, 1  # live: [v11, v10, v13, zero, v8, v92, v12, v9, v89]
// [Asm]   th.surw v92, v12, v89, 2  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v94, v8, 1  # live: [v11, v94, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v94  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v8, v95, v96, v98], uses: [v11, v10, v96, v13, v8, v95, v12, v9, v98], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_5:
// [Asm]   lw v95, 0(v10)  # live: [v11, v10, v13, zero, v8, v95, v12, v9]
// [Asm]   addi v96, v95, -1  # live: [v11, v10, v96, v13, zero, v8, v12, v9]
// [Asm]   sw v96, 0(v10)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v98, v8, 1  # live: [v11, v10, v13, zero, v12, v9, v98]
// [Asm] # control
// [Asm]   mv v8, v98  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v102, v99, v100, v8], uses: [v11, v10, v99, v13, v8, v102, v12, v100, v9], upward_exposed: [v11, v10, v12, v9, v13, v8], params_defs: []
// [Asm] # live_in: [v11, v10, v13, zero, v8, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: []
// [Asm] .aux.266_3:
// [Asm]   lw v99, 0(v10)  # live: [v11, v10, v99, v13, zero, v8, v12, v9]
// [Asm]   addi v100, v99, 1  # live: [v11, v10, v13, zero, v8, v12, v9, v100]
// [Asm]   sw v100, 0(v10)  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   addi v102, v8, 1  # live: [v11, v10, v13, zero, v12, v102, v9]
// [Asm] # control
// [Asm]   mv v8, v102  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v103], uses: [v8], upward_exposed: [v8], params_defs: []
// [Asm] # live_in: [v8], live_out: [v103]
// [Asm] # block parameters: []
// [Asm] .aux.266_1:
// [Asm] # control
// [Asm]   mv v103, v8  # live: [v103]
// [Asm]   j .aux.266_27  # live: [v103]
// [Asm] 
// [Asm] # block info: defs: [v47], uses: [v35], upward_exposed: [v35], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v35, v37, v12, v34, v9, v39], live_out: [v11, v10, zero, v13, v47, v37, v12, v34, v9, v39]
// [Asm] # block parameters: []
// [Asm] .aux.266_50:
// [Asm]   addi v47, v35, 1  # live: [v11, v10, zero, v13, v47, v37, v12, v34, v9, v39]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [v48, v49, v50, v51], uses: [v47, v37, zero, v34], upward_exposed: [v47, v37, zero, v34], params_defs: []
// [Asm] # live_in: [v11, v10, zero, v13, v47, v37, v12, v34, v9, v39], live_out: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: []
// [Asm] .aux.266_72:
// [Asm] # control
// [Asm]   mv v48, v47  # live: [v11, v48, v10, zero, v13, v37, v12, v9, v34, v39]
// [Asm]   mv v49, zero  # live: [v11, v48, v49, v10, zero, v13, v37, v12, v9, v34, v39]
// [Asm]   mv v50, v34  # live: [v11, v48, v49, v10, zero, v13, v50, v37, v12, v9, v39]
// [Asm]   mv v51, v37  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v48, v50], upward_exposed: [v48, v50], params_defs: [v48, v49, v50, v51]
// [Asm] # live_in: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51], live_out: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: [v48, v49, v50, v51]
// [Asm] .aux.266_58:
// [Asm] # control
// [Asm]   bge v48, v50, .aux.266_59  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [v54, v133], uses: [v48, v54, v133, v51], upward_exposed: [v48, v51], params_defs: []
// [Asm] # live_in: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51], live_out: [v51, v11, v48, v49, v10, zero, v13, v50, v12, v54, v9, v39]
// [Asm] # block parameters: []
// [Asm] .aux.266_60:
// [Asm]   th.lurw v54, v51, v48, 2  # live: [v51, v11, v48, v49, v10, zero, v13, v50, v12, v54, v9, v39]
// [Asm] # control
// [Asm]   li v133, 91  # live: [v51, v11, v48, v49, v10, zero, v13, v50, v133, v12, v54, v9, v39]
// [Asm]   beq v54, v133, .aux.266_61  # live: [v51, v11, v48, v49, v10, zero, v13, v50, v12, v54, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v132], uses: [v54, v132], upward_exposed: [v54], params_defs: []
// [Asm] # live_in: [v51, v11, v49, v48, v10, zero, v13, v50, v12, v54, v9, v39], live_out: [v11, v49, v48, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: []
// [Asm] .aux.266_62:
// [Asm] # control
// [Asm]   li v132, 93  # live: [v51, v132, v11, v49, v48, v10, zero, v13, v50, v12, v9, v54, v39]
// [Asm]   bne v54, v132, .aux.266_64  # live: [v11, v49, v48, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v49, zero], upward_exposed: [v49, zero], params_defs: []
// [Asm] # live_in: [v11, v49, v48, v10, zero, v13, v50, v12, v9, v39, v51], live_out: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: []
// [Asm] .aux.266_63:
// [Asm] # control
// [Asm]   beq v49, zero, .aux.266_65  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [v59, v48, v49, v60], uses: [v51, v59, v48, v49, v60, v50], upward_exposed: [v48, v49, v50, v51], params_defs: []
// [Asm] # live_in: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51], live_out: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: []
// [Asm] .aux.266_66:
// [Asm]   addi v59, v48, 1  # live: [v11, v10, v49, zero, v13, v50, v59, v12, v9, v39, v51]
// [Asm]   addi v60, v49, -1  # live: [v51, v11, v10, zero, v13, v50, v59, v12, v9, v39, v60]
// [Asm] # control
// [Asm]   mv v48, v59  # live: [v51, v11, v48, v10, zero, v13, v50, v12, v9, v39, v60]
// [Asm]   mv v49, v60  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v50, v50  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v51, v51  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   j .aux.266_58  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [v61], uses: [v48], upward_exposed: [v48], params_defs: []
// [Asm] # live_in: [v11, v48, v10, zero, v13, v12, v9, v39], live_out: [v11, v10, zero, v13, v61, v12, v9, v39]
// [Asm] # block parameters: []
// [Asm] .aux.266_65:
// [Asm] # control
// [Asm]   mv v61, v48  # live: [v11, v10, v13, zero, v61, v12, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v62], uses: [v61], upward_exposed: [v61], params_defs: [v61]
// [Asm] # live_in: [v11, v10, zero, v13, v61, v12, v9, v39], live_out: [v62, v11, v10, zero, v13, v12, v9, v39]
// [Asm] # block parameters: [v61]
// [Asm] .aux.266_67:
// [Asm] # control
// [Asm]   mv v62, v61  # live: [v62, v11, v10, zero, v13, v12, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v63], uses: [v62], upward_exposed: [v62], params_defs: [v62]
// [Asm] # live_in: [v62, v11, v10, zero, v13, v12, v9, v39], live_out: [v11, v63, v10, zero, v13, v12, v9, v39]
// [Asm] # block parameters: [v62]
// [Asm] .aux.266_68:
// [Asm] # control
// [Asm]   mv v63, v62  # live: [v11, v63, v10, zero, v13, v12, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v66], uses: [v63], upward_exposed: [v63], params_defs: [v63]
// [Asm] # live_in: [v11, v63, v10, zero, v13, v12, v9, v39], live_out: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] # block parameters: [v63]
// [Asm] .aux.266_69:
// [Asm] # control
// [Asm]   mv v66, v63  # live: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v67], uses: [v66], upward_exposed: [v66], params_defs: [v66]
// [Asm] # live_in: [v66, v11, v10, zero, v13, v12, v9, v39], live_out: [v11, v10, zero, v13, v67, v12, v9, v39]
// [Asm] # block parameters: [v66]
// [Asm] .aux.266_70:
// [Asm] # control
// [Asm]   mv v67, v66  # live: [v11, v10, zero, v13, v67, v12, v9, v39]
// [Asm] 
// [Asm] # block info: defs: [v69], uses: [zero, v67, v39], upward_exposed: [zero, v67, v39], params_defs: [v67]
// [Asm] # live_in: [v11, v10, zero, v13, v67, v12, v9, v39], live_out: [v11, v69, v10, v13, zero, v12, v9]
// [Asm] # block parameters: [v67]
// [Asm] .aux.266_55:
// [Asm]   sw v67, 0(v39)  # live: [v11, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v69, zero  # live: [v11, v69, v10, v13, zero, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v70], uses: [v69], upward_exposed: [v69], params_defs: [v69]
// [Asm] # live_in: [v11, v69, v10, v13, zero, v12, v9], live_out: [v11, v10, v13, zero, v70, v12, v9]
// [Asm] # block parameters: [v69]
// [Asm] .aux.266_52:
// [Asm] # control
// [Asm]   mv v70, v69  # live: [v11, v10, v13, zero, v70, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v72, v71, v8], uses: [v11, v72, v71, v10, v13, v12, v9], upward_exposed: [v11, v10, v12, v13, v9], params_defs: [v70]
// [Asm] # live_in: [v11, v10, v13, zero, v70, v12, v9], live_out: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] # block parameters: [v70]
// [Asm] .aux.266_30:
// [Asm]   lw v71, 0(v13)  # live: [v11, v71, v10, v13, zero, v12, v9]
// [Asm]   addi v72, v71, 1  # live: [v11, v72, v10, v13, zero, v12, v9]
// [Asm] # control
// [Asm]   mv v8, v72  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v9, v9  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v10, v10  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v11, v11  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v12, v12  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   mv v13, v13  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm]   j .aux.266_0  # live: [v11, v10, v13, zero, v8, v12, v9]
// [Asm] 
// [Asm] # block info: defs: [v57, v48], uses: [v48, v57, v49, v50, v51], upward_exposed: [v48, v49, v50, v51], params_defs: []
// [Asm] # live_in: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51], live_out: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: []
// [Asm] .aux.266_64:
// [Asm]   addi v57, v48, 1  # live: [v11, v49, v10, zero, v13, v50, v12, v57, v9, v39, v51]
// [Asm] # control
// [Asm]   mv v48, v57  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v49, v49  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v50, v50  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v51, v51  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   j .aux.266_58  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [v65, v48, v49, v64], uses: [v65, v48, v49, v64, v50, v51], upward_exposed: [v48, v49, v50, v51], params_defs: []
// [Asm] # live_in: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51], live_out: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] # block parameters: []
// [Asm] .aux.266_61:
// [Asm]   addi v64, v48, 1  # live: [v51, v11, v10, v49, zero, v13, v50, v12, v9, v64, v39]
// [Asm]   addi v65, v49, 1  # live: [v51, v11, v10, zero, v13, v50, v65, v12, v9, v64, v39]
// [Asm] # control
// [Asm]   mv v48, v64  # live: [v11, v48, v10, zero, v13, v50, v65, v12, v9, v39, v51]
// [Asm]   mv v49, v65  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v50, v50  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   mv v51, v51  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm]   j .aux.266_58  # live: [v11, v48, v49, v10, zero, v13, v50, v12, v9, v39, v51]
// [Asm] 
// [Asm] # block info: defs: [v66], uses: [v48], upward_exposed: [v48], params_defs: []
// [Asm] # live_in: [v11, v48, v10, zero, v13, v12, v9, v39], live_out: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] # block parameters: []
// [Asm] .aux.266_59:
// [Asm] # control
// [Asm]   mv v66, v48  # live: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm]   j .aux.266_70  # live: [v66, v11, v10, zero, v13, v12, v9, v39]
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, ra, s11, a0], upward_exposed: [ra, s11], params_defs: []
// [Asm] # live_in: [ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -16  # live: [s11, ra]
// [Asm]   sd ra, 0(sp)  # live: [s11]
// [Asm]   sd s11, 8(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   call main.263  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s11, 8(sp)  # live: [a0]
// [Asm]   addi sp, sp, 16  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] read_ch_until_newline_or_eof.262:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v10, a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof.262_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call minimbt_read_char  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   li v10, 10  # live: [v10, v2]
// [Asm]   beq v2, v10, .read_ch_until_newline_or_eof.262_1  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v9], uses: [v9, v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof.262_2:
// [Asm] # control
// [Asm]   li v9, 13  # live: [v9, v2]
// [Asm]   bne v2, v9, .read_ch_until_newline_or_eof.262_4  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v5, v8], uses: [v8], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v5]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof.262_3:
// [Asm] # control
// [Asm]   li v8, -1  # live: [v8]
// [Asm]   mv v5, v8  # live: [v5]
// [Asm] 
// [Asm] # block info: defs: [v6], uses: [v5], upward_exposed: [v5], params_defs: [v5]
// [Asm] # live_in: [v5], live_out: [v6]
// [Asm] # block parameters: [v5]
// [Asm] .read_ch_until_newline_or_eof.262_5:
// [Asm] # control
// [Asm]   mv v6, v5  # live: [v6]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v6, a0], upward_exposed: [v6], params_defs: [v6]
// [Asm] # live_in: [v6], live_out: []
// [Asm] # block parameters: [v6]
// [Asm] .read_ch_until_newline_or_eof.262_6:
// [Asm] # control
// [Asm]   mv a0, v6  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v5], uses: [v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v5]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof.262_4:
// [Asm] # control
// [Asm]   mv v5, v2  # live: [v5]
// [Asm]   j .read_ch_until_newline_or_eof.262_5  # live: [v5]
// [Asm] 
// [Asm] # block info: defs: [v6, v7], uses: [v7], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v6]
// [Asm] # block parameters: []
// [Asm] .read_ch_until_newline_or_eof.262_1:
// [Asm] # control
// [Asm]   li v7, -1  # live: [v7]
// [Asm]   mv v6, v7  # live: [v6]
// [Asm]   j .read_ch_until_newline_or_eof.262_6  # live: [v6]
// [Asm] 
// [Asm]   .p2align 2
// [Asm]   .bss
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Main] top int reduce move_left.5 = Int(60)
// [Main] top int reduce move_right.6 = Int(62)
// [Main] top int reduce increase.7 = Int(43)
// [Main] top int reduce decrease.8 = Int(45)
// [Main] top int reduce print.9 = Int(46)
// [Main] top int reduce read.10 = Int(44)
// [Main] top int reduce loop_start.11 = Int(91)
// [Main] top int reduce loop_end.12 = Int(93)
// [Main]   .option arch, +xtheadba, +xtheadfmemidx, +xtheadmemidx
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 2013265920 # 2GB - 128MB
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 67108864 # 64MB
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main.263
// [Main]   .type main.263, @function
// [Main] # leaf false
// [Main] main.263:
// [Main] .main.263_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   li a0, 4096
// [Main]   sub a1, s11, a0
// [Main]   andi s11, a1, -8
// [Main]   mv a0, zero
// [Main]   call read_prog.264
// [Main]   mv a0, zero
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl read_prog.264
// [Main]   .type read_prog.264, @function
// [Main] # leaf false
// [Main] read_prog.264:
// [Main] .read_prog.264_5:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   mv s0, a0
// [Main]   mv s1, a1
// [Main] 
// [Main] .read_prog.264_0:
// [Main]   call read_ch_until_newline_or_eof.262
// [Main]   li a1, -1
// [Main]   bne a0, a1, .read_prog.264_2
// [Main] 
// [Main] .read_prog.264_1:
// [Main]   addi a2, s11, -4
// [Main]   andi s11, a2, -8
// [Main]   li a0, 4194304
// [Main]   sub a4, s11, a0
// [Main]   andi s11, a4, -8
// [Main]   addi a5, s11, -4
// [Main]   andi s11, a5, -8
// [Main]   mv a0, zero
// [Main]   mv a1, s0
// [Main]   mv a3, s1
// [Main]   call aux.266
// [Main]   mv a0, zero
// [Main] 
// [Main] .read_prog.264_3:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main] .read_prog.264_2:
// [Main]   th.surw a0, s1, s0, 2
// [Main]   addi s0, s0, 1
// [Main]   j .read_prog.264_0
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl aux.266
// [Main]   .type aux.266, @function
// [Main] # leaf false
// [Main] aux.266:
// [Main] .aux.266_29:
// [Main]   addi sp, sp, -64
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   sd s4, 40(sp)
// [Main]   sd s5, 48(sp)
// [Main]   sd s6, 56(sp)
// [Main]   mv s0, a0
// [Main]   mv s5, a1
// [Main]   mv s1, a2
// [Main]   mv s2, a3
// [Main]   mv s4, a4
// [Main]   mv s3, a5
// [Main] 
// [Main] .aux.266_0:
// [Main]   bge s0, s5, .aux.266_1
// [Main] 
// [Main] .aux.266_2:
// [Main]   th.lurw a1, s2, s0, 2
// [Main]   li a0, 62
// [Main]   beq a1, a0, .aux.266_3
// [Main] 
// [Main] .aux.266_4:
// [Main]   li a0, 60
// [Main]   beq a1, a0, .aux.266_5
// [Main] 
// [Main] .aux.266_6:
// [Main]   li a0, 43
// [Main]   beq a1, a0, .aux.266_7
// [Main] 
// [Main] .aux.266_8:
// [Main]   li a0, 45
// [Main]   beq a1, a0, .aux.266_9
// [Main] 
// [Main] .aux.266_10:
// [Main]   li a0, 46
// [Main]   beq a1, a0, .aux.266_11
// [Main] 
// [Main] .aux.266_12:
// [Main]   li a0, 44
// [Main]   beq a1, a0, .aux.266_13
// [Main] 
// [Main] .aux.266_14:
// [Main]   li a0, 91
// [Main]   beq a1, a0, .aux.266_15
// [Main] 
// [Main] .aux.266_16:
// [Main]   li a0, 93
// [Main]   bne a1, a0, .aux.266_18
// [Main] 
// [Main] .aux.266_17:
// [Main]   mv a0, s0
// [Main] 
// [Main] .aux.266_19:
// [Main] 
// [Main] .aux.266_20:
// [Main] 
// [Main] .aux.266_21:
// [Main] 
// [Main] .aux.266_22:
// [Main] 
// [Main] .aux.266_23:
// [Main] 
// [Main] .aux.266_24:
// [Main] 
// [Main] .aux.266_25:
// [Main] 
// [Main] .aux.266_26:
// [Main] 
// [Main] .aux.266_27:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   ld s4, 40(sp)
// [Main]   ld s5, 48(sp)
// [Main]   ld s6, 56(sp)
// [Main]   addi sp, sp, 64
// [Main]   ret
// [Main] 
// [Main] .aux.266_18:
// [Main]   mv a0, s0
// [Main]   j .aux.266_19
// [Main] 
// [Main] .aux.266_15:
// [Main]   sw s0, 0(s3)
// [Main] 
// [Main] .aux.266_54:
// [Main] 
// [Main] .aux.266_49:
// [Main]   lw a0, 0(s1)
// [Main]   th.lurw a0, s4, a0, 2
// [Main]   beq a0, zero, .aux.266_50
// [Main] 
// [Main] .aux.266_51:
// [Main]   addi a0, s0, 1
// [Main]   mv a1, s5
// [Main]   mv a2, s1
// [Main]   mv a3, s2
// [Main]   mv a4, s4
// [Main]   mv a5, s3
// [Main]   call aux.266
// [Main]   sw a0, 0(s3)
// [Main]   j .aux.266_49
// [Main] 
// [Main] .aux.266_13:
// [Main]   lw s6, 0(s1)
// [Main]   call read_ch_until_newline_or_eof.262
// [Main]   th.surw a0, s4, s6, 2
// [Main]   addi s0, s0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_11:
// [Main]   lw a0, 0(s1)
// [Main]   th.lurw a0, s4, a0, 2
// [Main]   call minimbt_print_char
// [Main]   addi s0, s0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_9:
// [Main]   lw a0, 0(s1)
// [Main]   th.lurw a1, s4, a0, 2
// [Main]   addi a1, a1, -1
// [Main]   th.surw a1, s4, a0, 2
// [Main]   addi s0, s0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_7:
// [Main]   lw a0, 0(s1)
// [Main]   th.lurw a1, s4, a0, 2
// [Main]   addi a1, a1, 1
// [Main]   th.surw a1, s4, a0, 2
// [Main]   addi s0, s0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_5:
// [Main]   lw a0, 0(s1)
// [Main]   addi a0, a0, -1
// [Main]   sw a0, 0(s1)
// [Main]   addi s0, s0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_3:
// [Main]   lw a0, 0(s1)
// [Main]   addi a0, a0, 1
// [Main]   sw a0, 0(s1)
// [Main]   addi s0, s0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_1:
// [Main]   mv a0, s0
// [Main]   j .aux.266_27
// [Main] 
// [Main] .aux.266_50:
// [Main]   addi a0, s0, 1
// [Main] 
// [Main] .aux.266_72:
// [Main]   mv a1, a0
// [Main]   mv a0, zero
// [Main]   mv a2, s5
// [Main]   mv a4, s2
// [Main] 
// [Main] .aux.266_58:
// [Main]   bge a1, a2, .aux.266_59
// [Main] 
// [Main] .aux.266_60:
// [Main]   th.lurw a5, a4, a1, 2
// [Main]   li a3, 91
// [Main]   beq a5, a3, .aux.266_61
// [Main] 
// [Main] .aux.266_62:
// [Main]   li a3, 93
// [Main]   bne a5, a3, .aux.266_64
// [Main] 
// [Main] .aux.266_63:
// [Main]   beq a0, zero, .aux.266_65
// [Main] 
// [Main] .aux.266_66:
// [Main]   addi a1, a1, 1
// [Main]   addi a0, a0, -1
// [Main]   j .aux.266_58
// [Main] 
// [Main] .aux.266_65:
// [Main]   mv a0, a1
// [Main] 
// [Main] .aux.266_67:
// [Main] 
// [Main] .aux.266_68:
// [Main] 
// [Main] .aux.266_69:
// [Main] 
// [Main] .aux.266_70:
// [Main] 
// [Main] .aux.266_55:
// [Main]   sw a0, 0(s3)
// [Main]   mv a0, zero
// [Main] 
// [Main] .aux.266_52:
// [Main] 
// [Main] .aux.266_30:
// [Main]   lw a0, 0(s3)
// [Main]   addi s0, a0, 1
// [Main]   j .aux.266_0
// [Main] 
// [Main] .aux.266_64:
// [Main]   addi a1, a1, 1
// [Main]   j .aux.266_58
// [Main] 
// [Main] .aux.266_61:
// [Main]   addi a1, a1, 1
// [Main]   addi a0, a0, 1
// [Main]   j .aux.266_58
// [Main] 
// [Main] .aux.266_59:
// [Main]   mv a0, a1
// [Main]   j .aux.266_70
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s11, 8(sp)
// [Main]   la s11, large_heap_end
// [Main]   call main.263
// [Main]   ld ra, 0(sp)
// [Main]   ld s11, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl read_ch_until_newline_or_eof.262
// [Main]   .type read_ch_until_newline_or_eof.262, @function
// [Main] # leaf false
// [Main] read_ch_until_newline_or_eof.262:
// [Main] .read_ch_until_newline_or_eof.262_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call minimbt_read_char
// [Main]   mv a1, a0
// [Main]   li a0, 10
// [Main]   beq a1, a0, .read_ch_until_newline_or_eof.262_1
// [Main] 
// [Main] .read_ch_until_newline_or_eof.262_2:
// [Main]   li a0, 13
// [Main]   bne a1, a0, .read_ch_until_newline_or_eof.262_4
// [Main] 
// [Main] .read_ch_until_newline_or_eof.262_3:
// [Main]   li a0, -1
// [Main] 
// [Main] .read_ch_until_newline_or_eof.262_5:
// [Main] 
// [Main] .read_ch_until_newline_or_eof.262_6:
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] .read_ch_until_newline_or_eof.262_4:
// [Main]   mv a0, a1
// [Main]   j .read_ch_until_newline_or_eof.262_5
// [Main] 
// [Main] .read_ch_until_newline_or_eof.262_1:
// [Main]   li a0, -1
// [Main]   j .read_ch_until_newline_or_eof.262_6
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Main] 
// [Typer] resolve: LetRec({tyvars: [], name: ("read_ch_until_newline_or_eof", Int), args: [], body: Let(("c", Var(None)), App(Var("read_char"), targs=None, []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=None), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c"))))}, Let(("move_left", Int), Int(60), Let(("move_right", Int), Int(62), Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))))))))
// [Typer] resolve: Let(("c", Var(None)), App(Var("read_char"), targs=None, []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=None), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c"))))
// [Typer] resolve: App(Var("read_char"), targs=None, [])
// [Typer] resolve: Var("read_char")
// [Typer] resolve: If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=None), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c")))
// [Typer] resolve: Eq(Var("c"), Int(10))
// [Typer] resolve: Var("c")
// [Typer] resolve: Int(10)
// [Typer] resolve: Neg(Int(1), kind=None)
// [Typer] resolve: Int(1)
// [Typer] resolve: If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c"))
// [Typer] resolve: Eq(Var("c"), Int(13))
// [Typer] resolve: Var("c")
// [Typer] resolve: Int(13)
// [Typer] resolve: Neg(Int(1), kind=None)
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("c")
// [Typer] resolve: Let(("move_left", Int), Int(60), Let(("move_right", Int), Int(62), Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))))))))
// [Typer] resolve: Int(60)
// [Typer] resolve: Let(("move_right", Int), Int(62), Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))))))
// [Typer] resolve: Int(62)
// [Typer] resolve: Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))))))
// [Typer] resolve: Int(43)
// [Typer] resolve: Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))))
// [Typer] resolve: Int(45)
// [Typer] resolve: Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))))
// [Typer] resolve: Int(46)
// [Typer] resolve: Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))
// [Typer] resolve: Int(44)
// [Typer] resolve: Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))
// [Typer] resolve: Int(91)
// [Typer] resolve: Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))
// [Typer] resolve: Int(93)
// [Typer] resolve: LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))
// [Typer] resolve: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))
// [Typer] resolve: Array(Int(1), Int(0))
// [Typer] resolve: Int(1)
// [Typer] resolve: Int(0)
// [Typer] resolve: Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit)))))
// [Typer] resolve: Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0))
// [Typer] resolve: Prim(Int(1024), Int(1024), Mul, kind=None)
// [Typer] resolve: Int(1024)
// [Typer] resolve: Int(1024)
// [Typer] resolve: Int(0)
// [Typer] resolve: Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))
// [Typer] resolve: Array(Int(1), Int(0))
// [Typer] resolve: Int(1)
// [Typer] resolve: Int(0)
// [Typer] resolve: LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit)))
// [Typer] resolve: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))
// [Typer] resolve: LE(Var("len"), Var("pc"))
// [Typer] resolve: Var("len")
// [Typer] resolve: Var("pc")
// [Typer] resolve: Var("pc")
// [Typer] resolve: Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")]))))
// [Typer] resolve: Get(Var("prog"), Var("pc"))
// [Typer] resolve: Var("prog")
// [Typer] resolve: Var("pc")
// [Typer] resolve: If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))
// [Typer] resolve: Eq(Var("i"), Var("loop_start"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("loop_start")
// [Typer] resolve: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Prim(Var("level"), Int(1), Add, kind=None)
// [Typer] resolve: Var("level")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("skip")
// [Typer] resolve: If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")]))
// [Typer] resolve: Eq(Var("i"), Var("loop_end"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("loop_end")
// [Typer] resolve: If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)]))
// [Typer] resolve: Eq(Var("level"), Int(0))
// [Typer] resolve: Var("level")
// [Typer] resolve: Int(0)
// [Typer] resolve: Var("pc")
// [Typer] resolve: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Prim(Var("level"), Int(1), Sub, kind=None)
// [Typer] resolve: Var("level")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("skip")
// [Typer] resolve: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("level")
// [Typer] resolve: Var("skip")
// [Typer] resolve: LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))
// [Typer] resolve: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))
// [Typer] resolve: LE(Var("len"), Var("pc"))
// [Typer] resolve: Var("len")
// [Typer] resolve: Var("pc")
// [Typer] resolve: Var("pc")
// [Typer] resolve: Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))))))))
// [Typer] resolve: Get(Var("prog"), Var("pc"))
// [Typer] resolve: Var("prog")
// [Typer] resolve: Var("pc")
// [Typer] resolve: If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))
// [Typer] resolve: Eq(Var("i"), Var("move_right"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("move_right")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Int(1)
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))))))
// [Typer] resolve: Eq(Var("i"), Var("move_left"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("move_left")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Int(1)
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))
// [Typer] resolve: Eq(Var("i"), Var("increase"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("increase")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)
// [Typer] resolve: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Int(1)
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))))
// [Typer] resolve: Eq(Var("i"), Var("decrease"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("decrease")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)
// [Typer] resolve: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Int(1)
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))
// [Typer] resolve: Eq(Var("i"), Var("print"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("print")
// [Typer] resolve: Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))])
// [Typer] resolve: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Var("print_char")
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))
// [Typer] resolve: Eq(Var("i"), Var("read"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("read")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, []))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: App(Var("read_ch_until_newline_or_eof"), targs=None, [])
// [Typer] resolve: Var("read_ch_until_newline_or_eof")
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))
// [Typer] resolve: Eq(Var("i"), Var("loop_start"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("loop_start")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)]))))
// [Typer] resolve: Put(Var("next_pc"), Int(0), Var("pc"))
// [Typer] resolve: Var("next_pc")
// [Typer] resolve: Int(0)
// [Typer] resolve: Var("pc")
// [Typer] resolve: LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))
// [Typer] resolve: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))
// [Typer] resolve: Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0))
// [Typer] resolve: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] resolve: Var("cells")
// [Typer] resolve: Get(Var("ptr"), Int(0))
// [Typer] resolve: Var("ptr")
// [Typer] resolve: Int(0)
// [Typer] resolve: Int(0)
// [Typer] resolve: Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit)
// [Typer] resolve: Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)]))
// [Typer] resolve: Var("next_pc")
// [Typer] resolve: Int(0)
// [Typer] resolve: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Int(0)
// [Typer] resolve: Var("skip")
// [Typer] resolve: Unit
// [Typer] resolve: Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, []))
// [Typer] resolve: Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] resolve: Var("next_pc")
// [Typer] resolve: Int(0)
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("pc"), Int(1), Add, kind=None)
// [Typer] resolve: Var("pc")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: App(Var("lp"), targs=None, [])
// [Typer] resolve: Var("lp")
// [Typer] resolve: Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)]))
// [Typer] resolve: App(Var("lp"), targs=None, [])
// [Typer] resolve: Var("lp")
// [Typer] resolve: App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)
// [Typer] resolve: Get(Var("next_pc"), Int(0))
// [Typer] resolve: Var("next_pc")
// [Typer] resolve: Int(0)
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("aux")
// [Typer] resolve: If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))
// [Typer] resolve: Eq(Var("i"), Var("loop_end"))
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("loop_end")
// [Typer] resolve: Var("pc")
// [Typer] resolve: Var("pc")
// [Typer] resolve: Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit)
// [Typer] resolve: App(Var("aux"), targs=None, [Int(0)])
// [Typer] resolve: Int(0)
// [Typer] resolve: Var("aux")
// [Typer] resolve: Unit
// [Typer] resolve: LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)
// [Typer] resolve: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))
// [Typer] resolve: Int(1024)
// [Typer] resolve: Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit)))
// [Typer] resolve: Array(Var("len"), Int(0))
// [Typer] resolve: Var("len")
// [Typer] resolve: Int(0)
// [Typer] resolve: LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))
// [Typer] resolve: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))
// [Typer] resolve: App(Var("read_ch_until_newline_or_eof"), targs=None, [])
// [Typer] resolve: Var("read_ch_until_newline_or_eof")
// [Typer] resolve: If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)])))
// [Typer] resolve: Eq(Var("x"), Neg(Int(1), kind=None))
// [Typer] resolve: Var("x")
// [Typer] resolve: Neg(Int(1), kind=None)
// [Typer] resolve: Int(1)
// [Typer] resolve: App(Var("bf"), targs=None, [Var("i"), Var("prog")])
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("prog")
// [Typer] resolve: Var("bf")
// [Typer] resolve: Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))
// [Typer] resolve: Put(Var("prog"), Var("i"), Var("x"))
// [Typer] resolve: Var("prog")
// [Typer] resolve: Var("i")
// [Typer] resolve: Var("x")
// [Typer] resolve: App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)])
// [Typer] resolve: Prim(Var("i"), Int(1), Add, kind=None)
// [Typer] resolve: Var("i")
// [Typer] resolve: Int(1)
// [Typer] resolve: Var("read_prog")
// [Typer] resolve: Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit)
// [Typer] resolve: App(Var("read_prog"), targs=None, [Int(0)])
// [Typer] resolve: Int(0)
// [Typer] resolve: Var("read_prog")
// [Typer] resolve: Unit
// [Typer] resolve: Unit
// [Typer] check: LetRec({tyvars: [], name: ("read_ch_until_newline_or_eof", Int), args: [], body: Let(("c", Var(None)), App(Var("read_char"), targs=None, []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=None), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c"))))}, Let(("move_left", Int), Int(60), Let(("move_right", Int), Int(62), Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))))))))) against Unit
// [Typer] typevars: []
// [Typer] check: Let(("c", Var(None)), App(Var("read_char"), targs=None, []), If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=None), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c")))) against Int
// [Typer] infer: App(Var("read_char"), targs=None, [])
// [Typer] inst: TypeScheme(([], () -> Int))
// [Typer] inst result: () -> Int
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] check: If(Eq(Var("c"), Int(10)), Neg(Int(1), kind=None), If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c"))) against Int
// [Typer] check: Eq(Var("c"), Int(10)) against Bool
// [Typer] infer: Var("c")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Int(10)
// [Typer] unify: Int and Int
// [Typer] check: Neg(Int(1), kind=None) against Int
// [Typer] check: Int(1) against Int
// [Typer] check: If(Eq(Var("c"), Int(13)), Neg(Int(1), kind=None), Var("c")) against Int
// [Typer] check: Eq(Var("c"), Int(13)) against Bool
// [Typer] infer: Var("c")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Int(13)
// [Typer] unify: Int and Int
// [Typer] check: Neg(Int(1), kind=None) against Int
// [Typer] check: Int(1) against Int
// [Typer] check: Var("c") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Let(("move_left", Int), Int(60), Let(("move_right", Int), Int(62), Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))))))) against Unit
// [Typer] check: Int(60) against Int
// [Typer] check: Let(("move_right", Int), Int(62), Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))))))) against Unit
// [Typer] check: Int(62) against Int
// [Typer] check: Let(("increase", Int), Int(43), Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))))) against Unit
// [Typer] check: Int(43) against Int
// [Typer] check: Let(("decrease", Int), Int(45), Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))))) against Unit
// [Typer] check: Int(45) against Int
// [Typer] check: Let(("print", Int), Int(46), Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))))) against Unit
// [Typer] check: Int(46) against Int
// [Typer] check: Let(("read", Int), Int(44), Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))))) against Unit
// [Typer] check: Int(44) against Int
// [Typer] check: Let(("loop_start", Int), Int(91), Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)))) against Unit
// [Typer] check: Int(91) against Int
// [Typer] check: Let(("loop_end", Int), Int(93), LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit))) against Unit
// [Typer] check: Int(93) against Int
// [Typer] check: LetRec({tyvars: [], name: ("bf", Unit), args: [("len", Int), ("prog", Array[Int])], body: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))))}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit)) against Unit
// [Typer] typevars: []
// [Typer] check: Let(("ptr", Var(None)), Array(Int(1), Int(0)), Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit)))))) against Unit
// [Typer] infer: Array(Int(1), Int(0))
// [Typer] infer: Int(0)
// [Typer] check: Int(1) against Int
// [Typer] unify: Var(None) and Array[Int]
// [Typer] union: Var(None) and Array[Int]
// [Typer] check: Let(("cells", Var(None)), Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0)), Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))))) against Unit
// [Typer] infer: Array(Prim(Int(1024), Int(1024), Mul, kind=None), Int(0))
// [Typer] infer: Int(0)
// [Typer] check: Prim(Int(1024), Int(1024), Mul, kind=None) against Int
// [Typer] check: Int(1024) against Int
// [Typer] check: Int(1024) against Int
// [Typer] unify: Var(None) and Array[Int]
// [Typer] union: Var(None) and Array[Int]
// [Typer] check: Let(("next_pc", Var(None)), Array(Int(1), Int(0)), LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit)))) against Unit
// [Typer] infer: Array(Int(1), Int(0))
// [Typer] infer: Int(0)
// [Typer] check: Int(1) against Int
// [Typer] unify: Var(None) and Array[Int]
// [Typer] union: Var(None) and Array[Int]
// [Typer] check: LetRec({tyvars: [], name: ("skip", Var(None)), args: [("pc", Var(None)), ("level", Int)], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))}, LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit))) against Unit
// [Typer] typevars: []
// [Typer] infer: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))))
// [Typer] check: LE(Var("len"), Var("pc")) against Bool
// [Typer] infer: Var("len")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Var(None)))
// [Typer] inst result: Var(None)
// [Typer] unify: Int and Var(None)
// [Typer] union: Int and Var(None)
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")]))))
// [Typer] infer: Get(Var("prog"), Var("pc"))
// [Typer] infer: Var("prog")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] infer: If(Eq(Var("i"), Var("loop_start")), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)]), If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])))
// [Typer] check: Eq(Var("i"), Var("loop_start")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("loop_start")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int, Int) -> Var(None)))
// [Typer] inst result: (Int, Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: Prim(Var("level"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("level") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("loop_end")), If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")]))
// [Typer] check: Eq(Var("i"), Var("loop_end")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("loop_end")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: If(Eq(Var("level"), Int(0)), Var("pc"), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)]))
// [Typer] check: Eq(Var("level"), Int(0)) against Bool
// [Typer] infer: Var("level")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Int(0)
// [Typer] unify: Int and Int
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Prim(Var("level"), Int(1), Sub, kind=None)])
// [Typer] inst: TypeScheme(([], (Int, Int) -> Var(None)))
// [Typer] inst result: (Int, Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: Prim(Var("level"), Int(1), Sub, kind=None) against Int
// [Typer] check: Var("level") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] unify: Int and Var(None)
// [Typer] union: Int and Var(None)
// [Typer] infer: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Var("level")])
// [Typer] inst: TypeScheme(([], (Int, Int) -> Int))
// [Typer] inst result: (Int, Int) -> Int
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: Var("level") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] check: LetRec({tyvars: [], name: ("aux", Var(None)), args: [("pc", Var(None))], body: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))}, Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit)) against Unit
// [Typer] typevars: []
// [Typer] infer: If(LE(Var("len"), Var("pc")), Var("pc"), Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))))
// [Typer] check: LE(Var("len"), Var("pc")) against Bool
// [Typer] infer: Var("len")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Var(None)))
// [Typer] inst result: Var(None)
// [Typer] unify: Int and Var(None)
// [Typer] union: Int and Var(None)
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Let(("i", Var(None)), Get(Var("prog"), Var("pc")), If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))))))))
// [Typer] infer: Get(Var("prog"), Var("pc"))
// [Typer] infer: Var("prog")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] infer: If(Eq(Var("i"), Var("move_right")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))))
// [Typer] check: Eq(Var("i"), Var("move_right")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("move_right")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None))
// [Typer] infer: Prim(Get(Var("ptr"), Int(0)), Int(1), Add, kind=None)
// [Typer] infer: Get(Var("ptr"), Int(0))
// [Typer] infer: Var("ptr")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Int(0) against Int
// [Typer] infer: Int(1)
// [Typer] unify: Int and Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("move_left")), Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))))))
// [Typer] check: Eq(Var("i"), Var("move_left")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("move_left")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: Put(Var("ptr"), Int(0), Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None))
// [Typer] infer: Prim(Get(Var("ptr"), Int(0)), Int(1), Sub, kind=None)
// [Typer] infer: Get(Var("ptr"), Int(0))
// [Typer] infer: Var("ptr")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Int(0) against Int
// [Typer] infer: Int(1)
// [Typer] unify: Int and Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("increase")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))))
// [Typer] check: Eq(Var("i"), Var("increase")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("increase")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None))
// [Typer] infer: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Add, kind=None)
// [Typer] infer: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] infer: Var("cells")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] infer: Int(1)
// [Typer] unify: Int and Int
// [Typer] check: Var("cells") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("decrease")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))))
// [Typer] check: Eq(Var("i"), Var("decrease")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("decrease")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: Put(Var("cells"), Get(Var("ptr"), Int(0)), Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None))
// [Typer] infer: Prim(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(1), Sub, kind=None)
// [Typer] infer: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] infer: Var("cells")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] infer: Int(1)
// [Typer] unify: Int and Int
// [Typer] check: Var("cells") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("print")), Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))))
// [Typer] check: Eq(Var("i"), Var("print")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("print")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))]), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: App(Var("print_char"), targs=None, [Get(Var("cells"), Get(Var("ptr"), Int(0)))])
// [Typer] inst: TypeScheme(([], (Int) -> Unit))
// [Typer] inst result: (Int) -> Unit
// [Typer] check: Get(Var("cells"), Get(Var("ptr"), Int(0))) against Int
// [Typer] check: Var("cells") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("read")), Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))))
// [Typer] check: Eq(Var("i"), Var("read")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("read")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, [])), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: Put(Var("cells"), Get(Var("ptr"), Int(0)), App(Var("read_ch_until_newline_or_eof"), targs=None, []))
// [Typer] infer: App(Var("read_ch_until_newline_or_eof"), targs=None, [])
// [Typer] inst: TypeScheme(([], () -> Int))
// [Typer] inst result: () -> Int
// [Typer] check: Var("cells") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("loop_start")), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))), If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc")))
// [Typer] check: Eq(Var("i"), Var("loop_start")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("loop_start")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("next_pc"), Int(0), Var("pc")), LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)]))))
// [Typer] infer: Put(Var("next_pc"), Int(0), Var("pc"))
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] check: Var("next_pc") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: LetRec({tyvars: [], name: ("lp", Var(None)), args: [], body: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))}, Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])))
// [Typer] typevars: []
// [Typer] infer: If(Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit), Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, [])))
// [Typer] check: Eq(Get(Var("cells"), Get(Var("ptr"), Int(0))), Int(0)) against Bool
// [Typer] infer: Get(Var("cells"), Get(Var("ptr"), Int(0)))
// [Typer] infer: Var("cells")
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] check: Get(Var("ptr"), Int(0)) against Int
// [Typer] check: Var("ptr") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] infer: Int(0)
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])), Unit)
// [Typer] infer: Put(Var("next_pc"), Int(0), App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)]))
// [Typer] infer: App(Var("skip"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None), Int(0)])
// [Typer] inst: TypeScheme(([], (Int, Int) -> Int))
// [Typer] inst result: (Int, Int) -> Int
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: Int(0) against Int
// [Typer] check: Var("next_pc") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: Unit
// [Typer] infer: Let(("_", Var(None)), Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])), App(Var("lp"), targs=None, []))
// [Typer] infer: Put(Var("next_pc"), Int(0), App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)]))
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Var("pc"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("pc"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("pc") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: Var("next_pc") against Array[Var(None)]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Var(None)]
// [Typer] unify: Int and Var(None)
// [Typer] union: Int and Var(None)
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("lp"), targs=None, [])
// [Typer] inst: TypeScheme(([], () -> Var(None)))
// [Typer] inst result: () -> Var(None)
// [Typer] unify: Unit and Var(None)
// [Typer] union: Unit and Var(None)
// [Typer] unify: Unit and Unit
// [Typer] infer: Let(("_", Var(None)), App(Var("lp"), targs=None, []), App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)]))
// [Typer] infer: App(Var("lp"), targs=None, [])
// [Typer] inst: TypeScheme(([], () -> Unit))
// [Typer] inst result: () -> Unit
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("aux"), targs=None, [Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] check: Prim(Get(Var("next_pc"), Int(0)), Int(1), Add, kind=None) against Int
// [Typer] check: Get(Var("next_pc"), Int(0)) against Int
// [Typer] check: Var("next_pc") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Int(0) against Int
// [Typer] check: Int(1) against Int
// [Typer] infer: If(Eq(Var("i"), Var("loop_end")), Var("pc"), Var("pc"))
// [Typer] check: Eq(Var("i"), Var("loop_end")) against Bool
// [Typer] infer: Var("i")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("loop_end")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Var("pc")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] check: Let(("_", Var(None)), App(Var("aux"), targs=None, [Int(0)]), Unit) against Unit
// [Typer] infer: App(Var("aux"), targs=None, [Int(0)])
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] check: Unit against Unit
// [Typer] check: LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))}, Unit) against Unit
// [Typer] typevars: []
// [Typer] infer: Let(("len", Var(None)), Int(1024), Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))))
// [Typer] infer: Int(1024)
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] infer: Let(("prog", Var(None)), Array(Var("len"), Int(0)), LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit)))
// [Typer] infer: Array(Var("len"), Int(0))
// [Typer] infer: Int(0)
// [Typer] check: Var("len") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] unify: Var(None) and Array[Int]
// [Typer] union: Var(None) and Array[Int]
// [Typer] infer: LetRec({tyvars: [], name: ("read_prog", Var(None)), args: [("i", Var(None))], body: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))}, Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit))
// [Typer] typevars: []
// [Typer] infer: Let(("x", Var(None)), App(Var("read_ch_until_newline_or_eof"), targs=None, []), If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))))
// [Typer] infer: App(Var("read_ch_until_newline_or_eof"), targs=None, [])
// [Typer] inst: TypeScheme(([], () -> Int))
// [Typer] inst result: () -> Int
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] infer: If(Eq(Var("x"), Neg(Int(1), kind=None)), App(Var("bf"), targs=None, [Var("i"), Var("prog")]), Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)])))
// [Typer] check: Eq(Var("x"), Neg(Int(1), kind=None)) against Bool
// [Typer] infer: Var("x")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] infer: Neg(Int(1), kind=None)
// [Typer] infer: Int(1)
// [Typer] unify: Int and Int
// [Typer] infer: App(Var("bf"), targs=None, [Var("i"), Var("prog")])
// [Typer] inst: TypeScheme(([], (Int, Array[Int]) -> Unit))
// [Typer] inst result: (Int, Array[Int]) -> Unit
// [Typer] check: Var("i") against Int
// [Typer] inst: TypeScheme(([], Var(None)))
// [Typer] inst result: Var(None)
// [Typer] unify: Var(None) and Int
// [Typer] union: Var(None) and Int
// [Typer] check: Var("prog") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] infer: Let(("_", Var(None)), Put(Var("prog"), Var("i"), Var("x")), App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)]))
// [Typer] infer: Put(Var("prog"), Var("i"), Var("x"))
// [Typer] infer: Var("x")
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] check: Var("prog") against Array[Int]
// [Typer] inst: TypeScheme(([], Array[Int]))
// [Typer] inst result: Array[Int]
// [Typer] unify: Array[Int] and Array[Int]
// [Typer] unify: Int and Int
// [Typer] check: Var("i") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: App(Var("read_prog"), targs=None, [Prim(Var("i"), Int(1), Add, kind=None)])
// [Typer] inst: TypeScheme(([], (Int) -> Var(None)))
// [Typer] inst result: (Int) -> Var(None)
// [Typer] check: Prim(Var("i"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("i") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] unify: Unit and Var(None)
// [Typer] union: Unit and Var(None)
// [Typer] unify: Unit and Unit
// [Typer] infer: Let(("_", Var(None)), App(Var("read_prog"), targs=None, [Int(0)]), Unit)
// [Typer] infer: App(Var("read_prog"), targs=None, [Int(0)])
// [Typer] inst: TypeScheme(([], (Int) -> Unit))
// [Typer] inst result: (Int) -> Unit
// [Typer] check: Int(0) against Int
// [Typer] unify: Var(None) and Unit
// [Typer] union: Var(None) and Unit
// [Typer] infer: Unit
// [Typer] unify: Unit and Var(None)
// [Typer] union: Unit and Var(None)
// [Typer] check: Unit against Unit
// [KnfOpt] freq: {read_ch_until_newline_or_eof.1: Many(2), bf.13: Once, skip.29: Many(4), aux.46: Many(9), lp.107: Many(2), main.134: Once, read_prog.138: Many(2)}
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 165
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision rejected
// [KnfOpt] Knf inline Some(bf)
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 13
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 239
// [KnfOpt] Inline decision rejected
// [KnfOpt] freq: {read_ch_until_newline_or_eof.1: Many(2), main.134: Once, read_prog.138: Many(2), skip.161: Many(4), aux.176: Many(9), lp.229: Many(2)}
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 259
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 259
// [KnfOpt] Inline decision rejected
// [KnfOpt] freq: {read_ch_until_newline_or_eof.1: Many(2), main.134: Once, read_prog.138: Many(2), skip.161: Many(4), aux.176: Many(9), lp.229: Many(2)}
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 11
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 37
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 33
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 9 181
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 259
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 2 259
// [KnfOpt] Inline decision rejected
// [KnfOpt] Numbers of let rec: 6 6 0
// [KnfOpt] Tuple freq: {c.2: MayEscape, pc.162: MayEscape, _166: MayEscape, _168: MayEscape, i.140: MayEscape, prog.137: MayEscape, _171: MayEscape, _173: MayEscape, _175: MayEscape, level.163: MayEscape, _236: MayEscape, _237: MayEscape, _238: MayEscape, _242: MayEscape, ptr.152: MayEscape, cells.157: MayEscape, next_pc.160: MayEscape, _243: MayEscape, pc.177: MayEscape, _183: MayEscape, _186: MayEscape, _191: MayEscape, _194: MayEscape, _201: MayEscape, _204: MayEscape, _211: MayEscape, _214: MayEscape, _217: MayEscape, _220: MayEscape, _223: MayEscape, _226: MayEscape, _249: MayEscape, _150: MayEscape, _151: MayEscape, _155: MayEscape, _156: MayEscape, _158: MayEscape, _159: MayEscape, _250: MayEscape, x.141: MayEscape, _146: MayEscape, len.135: MayEscape, _136: MayEscape, _147: MayEscape}
// [Parser] flags: ["has_read"]
// [CoreOpt] eliminated tail rec call %8: Call(ty=Unit, f=f4, args=[Insn(iref=%7), FnParam(fref=f4, fpref=$f.1)])
// [CoreOpt] eliminated tail rec call %5: Call(ty=Int32, f=f1, args=[Insn(iref=%3), Insn(iref=%4), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %12: Call(ty=Int32, f=f1, args=[Insn(iref=%11), FnParam(fref=f1, fpref=$f.1), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %10: Call(ty=Int32, f=f1, args=[Insn(iref=%8), Insn(iref=%9), FnParam(fref=f1, fpref=$f.2), FnParam(fref=f1, fpref=$f.3)])
// [CoreOpt] eliminated tail rec call %9: Call(ty=Unit, f=f2, args=[FnParam(fref=f2, fpref=$f.0), FnParam(fref=f2, fpref=$f.1), FnParam(fref=f2, fpref=$f.2), FnParam(fref=f2, fpref=$f.3), FnParam(fref=f2, fpref=$f.4), FnParam(fref=f2, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %7: Call(ty=Int32, f=f3, args=[Insn(iref=%6), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %13: Call(ty=Int32, f=f3, args=[Insn(iref=%12), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %21: Call(ty=Int32, f=f3, args=[Insn(iref=%20), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %29: Call(ty=Int32, f=f3, args=[Insn(iref=%28), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %35: Call(ty=Int32, f=f3, args=[Insn(iref=%34), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %41: Call(ty=Int32, f=f3, args=[Insn(iref=%40), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] eliminated tail rec call %47: Call(ty=Int32, f=f3, args=[Insn(iref=%46), FnParam(fref=f3, fpref=$f.1), FnParam(fref=f3, fpref=$f.2), FnParam(fref=f3, fpref=$f.3), FnParam(fref=f3, fpref=$f.4), FnParam(fref=f3, fpref=$f.5)])
// [CoreOpt] Call frequnce: FnCallFreq({f12: Once, f4: Once, f1: Once, f5: Once, f2: Once, f3: Multiple, f0: Multiple})
// [CoreOpt] allow_inline: false %0 main.263 false true true true true
// [CoreOpt] allow_inline: false %5 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %1 read_prog.264 false true true false true
// [CoreOpt] allow_inline: true %4 skip.265 true true true false true
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%4) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] allow_inline: false %4 skip.265 true true false false true
// [CoreOpt] allow_inline: false %7 aux.266 true false true false true
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: true %44 lp.267 true true true false true
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%44) -> BlockParam(bref=b30, bpref=$b.0)
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %44 lp.267 true true false false true
// [CoreOpt] allow_inline: false %0 main.263 false true true true true
// [CoreOpt] allow_inline: false %5 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %1 read_prog.264 false true true false true
// [CoreOpt] allow_inline: true %4 skip.265 true true true false true
// [CoreOpt] lp.267 is inlining Call(ty=Int32, f=f1, args=[Insn(iref=%3), Int32(val=0), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.3)])
// [CoreOpt] shifted callee .fn skip.265 #f1 : fn(int32, int32, int32, array[int32]) -> int32
// [CoreOpt] .freevars ()
// [CoreOpt] .entry b23 {
// [CoreOpt]   .bb #b9 (int32, int32, int32, array[int32]) {
// [CoreOpt]     let %9: bool = le($b9.2, $b9.0)
// [CoreOpt]     br %9 b10() b11()
// [CoreOpt]   }
// [CoreOpt]   .bb #b10 () {
// [CoreOpt]     jump b21($b9.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b11 () {
// [CoreOpt]     let %10: int32 = load int32 offset($b9.3, $b9.0 * @32)
// [CoreOpt]     let %11: bool = eq(%10, 91)
// [CoreOpt]     br %11 b12() b13()
// [CoreOpt]   }
// [CoreOpt]   .bb #b12 () {
// [CoreOpt]     let %12: int32 = add($b9.0, 1)
// [CoreOpt]     let %13: int32 = add($b9.1, 1)
// [CoreOpt]     jump b9(%12, %13, $b9.2, $b9.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b13 () {
// [CoreOpt]     let %15: bool = eq(%10, 93)
// [CoreOpt]     br %15 b14() b15()
// [CoreOpt]   }
// [CoreOpt]   .bb #b14 () {
// [CoreOpt]     let %16: bool = eq($b9.1, 0)
// [CoreOpt]     br %16 b16() b17()
// [CoreOpt]   }
// [CoreOpt]   .bb #b15 () {
// [CoreOpt]     let %20: int32 = add($b9.0, 1)
// [CoreOpt]     jump b9(%20, $b9.1, $b9.2, $b9.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b16 () {
// [CoreOpt]     jump b18($b9.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b17 () {
// [CoreOpt]     let %17: int32 = add($b9.0, 1)
// [CoreOpt]     let %18: int32 = sub($b9.1, 1)
// [CoreOpt]     jump b9(%17, %18, $b9.2, $b9.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b18 (int32) {
// [CoreOpt]     jump b19($b18.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b19 (int32) {
// [CoreOpt]     jump b20($b19.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b20 (int32) {
// [CoreOpt]     jump b21($b20.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b21 (int32) {
// [CoreOpt]     return $b21.0
// [CoreOpt]   }
// [CoreOpt]   .loop #b22 pre #Some(b23) header #b9 {
// [CoreOpt]     .block #b15
// [CoreOpt]     .block #b21
// [CoreOpt]     .block #b13
// [CoreOpt]     .block #b17
// [CoreOpt]     .block #b18
// [CoreOpt]     .block #b10
// [CoreOpt]     .block #b19
// [CoreOpt]     .block #b20
// [CoreOpt]     .block #b14
// [CoreOpt]     .block #b11
// [CoreOpt]     .block #b12
// [CoreOpt]     .block #b16
// [CoreOpt]   }
// [CoreOpt]   .bb #b23 () {
// [CoreOpt]     jump b22($f0, $f1, $f2, $f3)
// [CoreOpt]   }
// [CoreOpt] }
// [CoreOpt] 
// [CoreOpt] allow_inline: false %7 aux.266 true false true false true
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: true %44 lp.267 true true true false true
// [CoreOpt] aux.266 is inlining Call(ty=Unit, f=f2, args=[BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3), BlockParam(bref=b0, bpref=$b.4), BlockParam(bref=b0, bpref=$b.5)])
// [CoreOpt] shifted callee .fn lp.267 #f2 : fn(int32, int32, array[int32], array[int32], array[int32], array[int32]) -> unit
// [CoreOpt] .freevars ()
// [CoreOpt] .entry b54 {
// [CoreOpt]   .bb #b49 (int32, int32, array[int32], array[int32], array[int32], array[int32]) {
// [CoreOpt]     let %49: int32 = load int32 field($b49.2, 0 * @32)
// [CoreOpt]     let %50: int32 = load int32 offset($b49.4, %49 * @32)
// [CoreOpt]     let %51: bool = eq(%50, 0)
// [CoreOpt]     br %51 b50() b51()
// [CoreOpt]   }
// [CoreOpt]   .bb #b50 () {
// [CoreOpt]     let %52: int32 = add($b49.1, 1)
// [CoreOpt]     jump b72()
// [CoreOpt]   }
// [CoreOpt]   .bb #b51 () {
// [CoreOpt]     let %55: int32 = add($b49.1, 1)
// [CoreOpt]     let %56: int32 = call f3(%55, $b49.0, $b49.2, $b49.3, $b49.4, $b49.5)
// [CoreOpt]     let _ = store int32 field($b49.5, 0 * @32) <- %56
// [CoreOpt]     jump b49($b49.0, $b49.1, $b49.2, $b49.3, $b49.4, $b49.5)
// [CoreOpt]   }
// [CoreOpt]   .bb #b52 (unit) {
// [CoreOpt]     return $b52.0
// [CoreOpt]   }
// [CoreOpt]   .loop #b53 pre #Some(b54) header #b49 {
// [CoreOpt]     .block #b50
// [CoreOpt]     .block #b51
// [CoreOpt]     .block #b52
// [CoreOpt]   }
// [CoreOpt]   .bb #b54 () {
// [CoreOpt]     jump b53($f0, $f1, $f2, $f3, $f4, $f5)
// [CoreOpt]   }
// [CoreOpt]   .bb #b55 (int32) {
// [CoreOpt]     let _ = store int32 field($b49.5, 0 * @32) <- $b55.0
// [CoreOpt]     jump b52(())
// [CoreOpt]   }
// [CoreOpt]   .bb #b58 (int32, int32, int32, array[int32]) {
// [CoreOpt]     let %58: bool = le($b58.2, $b58.0)
// [CoreOpt]     br %58 b59() b60()
// [CoreOpt]   }
// [CoreOpt]   .bb #b59 () {
// [CoreOpt]     jump b70($b58.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b60 () {
// [CoreOpt]     let %59: int32 = load int32 offset($b58.3, $b58.0 * @32)
// [CoreOpt]     let %60: bool = eq(%59, 91)
// [CoreOpt]     br %60 b61() b62()
// [CoreOpt]   }
// [CoreOpt]   .bb #b61 () {
// [CoreOpt]     let %61: int32 = add($b58.0, 1)
// [CoreOpt]     let %62: int32 = add($b58.1, 1)
// [CoreOpt]     jump b58(%61, %62, $b58.2, $b58.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b62 () {
// [CoreOpt]     let %64: bool = eq(%59, 93)
// [CoreOpt]     br %64 b63() b64()
// [CoreOpt]   }
// [CoreOpt]   .bb #b63 () {
// [CoreOpt]     let %65: bool = eq($b58.1, 0)
// [CoreOpt]     br %65 b65() b66()
// [CoreOpt]   }
// [CoreOpt]   .bb #b64 () {
// [CoreOpt]     let %69: int32 = add($b58.0, 1)
// [CoreOpt]     jump b58(%69, $b58.1, $b58.2, $b58.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b65 () {
// [CoreOpt]     jump b67($b58.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b66 () {
// [CoreOpt]     let %66: int32 = add($b58.0, 1)
// [CoreOpt]     let %67: int32 = sub($b58.1, 1)
// [CoreOpt]     jump b58(%66, %67, $b58.2, $b58.3)
// [CoreOpt]   }
// [CoreOpt]   .bb #b67 (int32) {
// [CoreOpt]     jump b68($b67.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b68 (int32) {
// [CoreOpt]     jump b69($b68.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b69 (int32) {
// [CoreOpt]     jump b70($b69.0)
// [CoreOpt]   }
// [CoreOpt]   .bb #b70 (int32) {
// [CoreOpt]     jump b55($b70.0)
// [CoreOpt]   }
// [CoreOpt]   .loop #b71 pre #Some(b72) header #b58 {
// [CoreOpt]     .block #b64
// [CoreOpt]     .block #b70
// [CoreOpt]     .block #b62
// [CoreOpt]     .block #b66
// [CoreOpt]     .block #b67
// [CoreOpt]     .block #b59
// [CoreOpt]     .block #b68
// [CoreOpt]     .block #b69
// [CoreOpt]     .block #b63
// [CoreOpt]     .block #b60
// [CoreOpt]     .block #b61
// [CoreOpt]     .block #b65
// [CoreOpt]   }
// [CoreOpt]   .bb #b72 () {
// [CoreOpt]     jump b71(%52, 0, $b49.0, $b49.3)
// [CoreOpt]   }
// [CoreOpt] }
// [CoreOpt] 
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %56 aux.266 true false true false true
// [CoreOpt] Remove dead function: f1
// [CoreOpt] Remove dead function: f2
// [CoreOpt] Call frequnce: FnCallFreq({f12: Once, f4: Once, f5: Once, f3: Multiple, f0: Multiple})
// [CoreOpt] allow_inline: false %0 main.263 false true true true true
// [CoreOpt] allow_inline: false %5 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %1 read_prog.264 false true true false true
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %56 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 main.263 false true true true true
// [CoreOpt] allow_inline: false %5 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %1 read_prog.264 false true true false true
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %56 aux.266 true false true false true
// [CoreOpt] Call frequnce: FnCallFreq({f12: Once, f4: Once, f5: Once, f3: Multiple, f0: Multiple})
// [CoreOpt] allow_inline: false %0 main.263 false true true true true
// [CoreOpt] allow_inline: false %5 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %1 read_prog.264 false true true false true
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %56 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 main.263 false true true true true
// [CoreOpt] allow_inline: false %5 aux.266 true false true false true
// [CoreOpt] allow_inline: false %0 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %1 read_prog.264 false true true false true
// [CoreOpt] allow_inline: false %38 read_ch_until_newline_or_eof.262 true false true false true
// [CoreOpt] allow_inline: false %56 aux.266 true false true false true
// [CoreOpt] LVN subst Insn(iref=%24) with Insn(iref=%23)
// [CoreOpt] LVN subst Insn(iref=%16) with Insn(iref=%15)
// [CoreOpt2] LVN subst Insn(iref=%71) with Insn(iref=%72)
// [CoreOpt2] LVN subst Insn(iref=%78) with Insn(iref=%79)
