// Generated by CIRCT firtool-1.114.1
module p_Convert_Dep_3(
  input  [3:0]  io_depth,
  input  [11:0] io_in_0,
                io_in_1,
                io_in_2,
                io_in_3,
                io_in_4,
                io_in_5,
                io_in_6,
                io_in_7,
                io_in_8,
                io_in_9,
                io_in_10,
                io_in_11,
                io_in_12,
                io_in_13,
                io_in_14,
                io_in_15,
                io_in_16,
                io_in_17,
                io_in_18,
                io_in_19,
                io_in_20,
                io_in_21,
                io_in_22,
                io_in_23,
                io_in_24,
                io_in_25,
                io_in_26,
                io_in_27,
                io_in_28,
                io_in_29,
                io_in_30,
                io_in_31,
  input         io_nan_0,
                io_nan_1,
                io_nan_2,
                io_nan_3,
                io_nan_4,
                io_nan_5,
                io_nan_6,
                io_nan_7,
  input  [9:0]  io_exponent_0,
                io_exponent_1,
                io_exponent_2,
                io_exponent_3,
                io_exponent_4,
                io_exponent_5,
                io_exponent_6,
                io_exponent_7,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa,
  output        io_out_1_sign,
  output [7:0]  io_out_1_exponent,
  output [22:0] io_out_1_mantissa,
  output        io_out_2_sign,
  output [7:0]  io_out_2_exponent,
  output [22:0] io_out_2_mantissa,
  output        io_out_3_sign,
  output [7:0]  io_out_3_exponent,
  output [22:0] io_out_3_mantissa,
  output        io_out_4_sign,
  output [7:0]  io_out_4_exponent,
  output [22:0] io_out_4_mantissa,
  output        io_out_5_sign,
  output [7:0]  io_out_5_exponent,
  output [22:0] io_out_5_mantissa,
  output        io_out_6_sign,
  output [7:0]  io_out_6_exponent,
  output [22:0] io_out_6_mantissa,
  output        io_out_7_sign,
  output [7:0]  io_out_7_exponent,
  output [22:0] io_out_7_mantissa,
  output        io_out_8_sign,
  output [7:0]  io_out_8_exponent,
  output [22:0] io_out_8_mantissa,
  output        io_out_9_sign,
  output [7:0]  io_out_9_exponent,
  output [22:0] io_out_9_mantissa,
  output        io_out_10_sign,
  output [7:0]  io_out_10_exponent,
  output [22:0] io_out_10_mantissa,
  output        io_out_11_sign,
  output [7:0]  io_out_11_exponent,
  output [22:0] io_out_11_mantissa,
  output        io_out_12_sign,
  output [7:0]  io_out_12_exponent,
  output [22:0] io_out_12_mantissa,
  output        io_out_13_sign,
  output [7:0]  io_out_13_exponent,
  output [22:0] io_out_13_mantissa,
  output        io_out_14_sign,
  output [7:0]  io_out_14_exponent,
  output [22:0] io_out_14_mantissa,
  output        io_out_15_sign,
  output [7:0]  io_out_15_exponent,
  output [22:0] io_out_15_mantissa,
  output        io_out_16_sign,
  output [7:0]  io_out_16_exponent,
  output [22:0] io_out_16_mantissa,
  output        io_out_17_sign,
  output [7:0]  io_out_17_exponent,
  output [22:0] io_out_17_mantissa,
  output        io_out_18_sign,
  output [7:0]  io_out_18_exponent,
  output [22:0] io_out_18_mantissa,
  output        io_out_19_sign,
  output [7:0]  io_out_19_exponent,
  output [22:0] io_out_19_mantissa,
  output        io_out_20_sign,
  output [7:0]  io_out_20_exponent,
  output [22:0] io_out_20_mantissa,
  output        io_out_21_sign,
  output [7:0]  io_out_21_exponent,
  output [22:0] io_out_21_mantissa,
  output        io_out_22_sign,
  output [7:0]  io_out_22_exponent,
  output [22:0] io_out_22_mantissa,
  output        io_out_23_sign,
  output [7:0]  io_out_23_exponent,
  output [22:0] io_out_23_mantissa,
  output        io_out_24_sign,
  output [7:0]  io_out_24_exponent,
  output [22:0] io_out_24_mantissa,
  output        io_out_25_sign,
  output [7:0]  io_out_25_exponent,
  output [22:0] io_out_25_mantissa,
  output        io_out_26_sign,
  output [7:0]  io_out_26_exponent,
  output [22:0] io_out_26_mantissa,
  output        io_out_27_sign,
  output [7:0]  io_out_27_exponent,
  output [22:0] io_out_27_mantissa,
  output        io_out_28_sign,
  output [7:0]  io_out_28_exponent,
  output [22:0] io_out_28_mantissa,
  output        io_out_29_sign,
  output [7:0]  io_out_29_exponent,
  output [22:0] io_out_29_mantissa,
  output        io_out_30_sign,
  output [7:0]  io_out_30_exponent,
  output [22:0] io_out_30_mantissa,
  output        io_out_31_sign,
  output [7:0]  io_out_31_exponent,
  output [22:0] io_out_31_mantissa,
  output [9:0]  io_debug_real_exp_0,
                io_debug_real_exp_1,
                io_debug_real_exp_2,
                io_debug_real_exp_3,
                io_debug_real_exp_4,
                io_debug_real_exp_5,
                io_debug_real_exp_6,
                io_debug_real_exp_7,
                io_debug_real_exp_8,
                io_debug_real_exp_9,
                io_debug_real_exp_10,
                io_debug_real_exp_11,
                io_debug_real_exp_12,
                io_debug_real_exp_13,
                io_debug_real_exp_14,
                io_debug_real_exp_15,
                io_debug_real_exp_16,
                io_debug_real_exp_17,
                io_debug_real_exp_18,
                io_debug_real_exp_19,
                io_debug_real_exp_20,
                io_debug_real_exp_21,
                io_debug_real_exp_22,
                io_debug_real_exp_23,
                io_debug_real_exp_24,
                io_debug_real_exp_25,
                io_debug_real_exp_26,
                io_debug_real_exp_27,
                io_debug_real_exp_28,
                io_debug_real_exp_29,
                io_debug_real_exp_30,
                io_debug_real_exp_31,
                io_debug_biased_exp_0,
                io_debug_biased_exp_1,
                io_debug_biased_exp_2,
                io_debug_biased_exp_3,
                io_debug_biased_exp_4,
                io_debug_biased_exp_5,
                io_debug_biased_exp_6,
                io_debug_biased_exp_7,
                io_debug_biased_exp_8,
                io_debug_biased_exp_9,
                io_debug_biased_exp_10,
                io_debug_biased_exp_11,
                io_debug_biased_exp_12,
                io_debug_biased_exp_13,
                io_debug_biased_exp_14,
                io_debug_biased_exp_15,
                io_debug_biased_exp_16,
                io_debug_biased_exp_17,
                io_debug_biased_exp_18,
                io_debug_biased_exp_19,
                io_debug_biased_exp_20,
                io_debug_biased_exp_21,
                io_debug_biased_exp_22,
                io_debug_biased_exp_23,
                io_debug_biased_exp_24,
                io_debug_biased_exp_25,
                io_debug_biased_exp_26,
                io_debug_biased_exp_27,
                io_debug_biased_exp_28,
                io_debug_biased_exp_29,
                io_debug_biased_exp_30,
                io_debug_biased_exp_31,
  output [4:0]  io_debug_shift_amt_0,
                io_debug_shift_amt_1,
                io_debug_shift_amt_2,
                io_debug_shift_amt_3,
                io_debug_shift_amt_4,
                io_debug_shift_amt_5,
                io_debug_shift_amt_6,
                io_debug_shift_amt_7,
                io_debug_shift_amt_8,
                io_debug_shift_amt_9,
                io_debug_shift_amt_10,
                io_debug_shift_amt_11,
                io_debug_shift_amt_12,
                io_debug_shift_amt_13,
                io_debug_shift_amt_14,
                io_debug_shift_amt_15,
                io_debug_shift_amt_16,
                io_debug_shift_amt_17,
                io_debug_shift_amt_18,
                io_debug_shift_amt_19,
                io_debug_shift_amt_20,
                io_debug_shift_amt_21,
                io_debug_shift_amt_22,
                io_debug_shift_amt_23,
                io_debug_shift_amt_24,
                io_debug_shift_amt_25,
                io_debug_shift_amt_26,
                io_debug_shift_amt_27,
                io_debug_shift_amt_28,
                io_debug_shift_amt_29,
                io_debug_shift_amt_30,
                io_debug_shift_amt_31,
  output [3:0]  io_debug_PE_0,
                io_debug_PE_1,
                io_debug_PE_2,
                io_debug_PE_3,
                io_debug_PE_4,
                io_debug_PE_5,
                io_debug_PE_6,
                io_debug_PE_7,
                io_debug_PE_8,
                io_debug_PE_9,
                io_debug_PE_10,
                io_debug_PE_11,
                io_debug_PE_12,
                io_debug_PE_13,
                io_debug_PE_14,
                io_debug_PE_15,
                io_debug_PE_16,
                io_debug_PE_17,
                io_debug_PE_18,
                io_debug_PE_19,
                io_debug_PE_20,
                io_debug_PE_21,
                io_debug_PE_22,
                io_debug_PE_23,
                io_debug_PE_24,
                io_debug_PE_25,
                io_debug_PE_26,
                io_debug_PE_27,
                io_debug_PE_28,
                io_debug_PE_29,
                io_debug_PE_30,
                io_debug_PE_31,
  output [10:0] io_debug_abs_in_0,
                io_debug_abs_in_1,
                io_debug_abs_in_2,
                io_debug_abs_in_3,
                io_debug_abs_in_4,
                io_debug_abs_in_5,
                io_debug_abs_in_6,
                io_debug_abs_in_7,
                io_debug_abs_in_8,
                io_debug_abs_in_9,
                io_debug_abs_in_10,
                io_debug_abs_in_11,
                io_debug_abs_in_12,
                io_debug_abs_in_13,
                io_debug_abs_in_14,
                io_debug_abs_in_15,
                io_debug_abs_in_16,
                io_debug_abs_in_17,
                io_debug_abs_in_18,
                io_debug_abs_in_19,
                io_debug_abs_in_20,
                io_debug_abs_in_21,
                io_debug_abs_in_22,
                io_debug_abs_in_23,
                io_debug_abs_in_24,
                io_debug_abs_in_25,
                io_debug_abs_in_26,
                io_debug_abs_in_27,
                io_debug_abs_in_28,
                io_debug_abs_in_29,
                io_debug_abs_in_30,
                io_debug_abs_in_31
);

  wire          enable_depth_3 = io_depth == 4'h3;
  wire          sign_bit = $signed(io_in_0) < 12'sh0;
  wire [10:0]   _abs_val_full_T_4 = sign_bit ? 11'h0 - io_in_0[10:0] : io_in_0[10:0];
  wire [7:0]    _PE_T_9 = {4'h0, _abs_val_full_T_4[7:4]} | {_abs_val_full_T_4[3:0], 4'h0};
  wire [7:0]    _PE_T_19 = {2'h0, _PE_T_9[7:2] & 6'h33} | {_PE_T_9[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_29 = _PE_T_19[7:1] & 7'h55 | {1'h0, _PE_T_19[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE =
    _abs_val_full_T_4[10]
      ? 4'h0
      : _abs_val_full_T_4[9]
          ? 4'h1
          : _abs_val_full_T_4[8]
              ? 4'h2
              : _PE_T_29[0]
                  ? 4'h3
                  : _PE_T_29[1]
                      ? 4'h4
                      : _PE_T_29[2]
                          ? 4'h5
                          : _PE_T_29[3]
                              ? 4'h6
                              : _PE_T_29[4]
                                  ? 4'h7
                                  : _PE_T_29[5] ? 4'h8 : _PE_T_29[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_1 = 4'h4 - PE;
  wire [27:0]   extended_mantissa = {_abs_val_full_T_4, 17'h0};
  wire [9:0]    _real_exp_T = io_exponent_0 + {{6{_shift_amt_T_1[3]}}, _shift_amt_T_1};
  wire [9:0]    _biased_exp_T = _real_exp_T + 10'h7F;
  wire          _GEN = io_in_0 == 12'h0;
  wire          _GEN_0 = $signed(_real_exp_T) > 10'sh7F;
  wire          _GEN_1 = $signed(_biased_exp_T) < 10'sh1;
  wire [9:0]    _sub_shift_T_10 =
    {6'h0, $signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1}
    - (10'h1 - _biased_exp_T);
  wire [1050:0] _mantissa_conv_T_2 =
    {1023'h0, _abs_val_full_T_4, 17'h0} << _sub_shift_T_10;
  wire [27:0]   _mantissa_conv_T_10 =
    extended_mantissa
    >> ($signed(_sub_shift_T_10) < 10'sh0 ? 10'h0 - _sub_shift_T_10 : _sub_shift_T_10);
  wire [27:0]   _mantissa_conv_T_15 = extended_mantissa >> _shift_amt_T_1;
  wire [42:0]   _mantissa_conv_T_23 =
    {15'h0, _abs_val_full_T_4, 17'h0}
    << ($signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1);
  wire          sign_bit_1 = $signed(io_in_1) < 12'sh0;
  wire [10:0]   _abs_val_full_T_9 = sign_bit_1 ? 11'h0 - io_in_1[10:0] : io_in_1[10:0];
  wire [7:0]    _PE_T_67 =
    {4'h0, _abs_val_full_T_9[7:4]} | {_abs_val_full_T_9[3:0], 4'h0};
  wire [7:0]    _PE_T_77 = {2'h0, _PE_T_67[7:2] & 6'h33} | {_PE_T_67[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_87 = _PE_T_77[7:1] & 7'h55 | {1'h0, _PE_T_77[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_1 =
    _abs_val_full_T_9[10]
      ? 4'h0
      : _abs_val_full_T_9[9]
          ? 4'h1
          : _abs_val_full_T_9[8]
              ? 4'h2
              : _PE_T_87[0]
                  ? 4'h3
                  : _PE_T_87[1]
                      ? 4'h4
                      : _PE_T_87[2]
                          ? 4'h5
                          : _PE_T_87[3]
                              ? 4'h6
                              : _PE_T_87[4]
                                  ? 4'h7
                                  : _PE_T_87[5] ? 4'h8 : _PE_T_87[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_4 = 4'h4 - PE_1;
  wire [27:0]   extended_mantissa_1 = {_abs_val_full_T_9, 17'h0};
  wire [9:0]    _real_exp_T_2 = io_exponent_0 + {{6{_shift_amt_T_4[3]}}, _shift_amt_T_4};
  wire [9:0]    _biased_exp_T_2 = _real_exp_T_2 + 10'h7F;
  wire          _GEN_2 = io_in_1 == 12'h0;
  wire          _GEN_3 = $signed(_real_exp_T_2) > 10'sh7F;
  wire          _GEN_4 = $signed(_biased_exp_T_2) < 10'sh1;
  wire [9:0]    _sub_shift_T_22 =
    {6'h0, $signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4}
    - (10'h1 - _biased_exp_T_2);
  wire [1050:0] _mantissa_conv_T_28 =
    {1023'h0, _abs_val_full_T_9, 17'h0} << _sub_shift_T_22;
  wire [27:0]   _mantissa_conv_T_36 =
    extended_mantissa_1
    >> ($signed(_sub_shift_T_22) < 10'sh0 ? 10'h0 - _sub_shift_T_22 : _sub_shift_T_22);
  wire [27:0]   _mantissa_conv_T_41 = extended_mantissa_1 >> _shift_amt_T_4;
  wire [42:0]   _mantissa_conv_T_49 =
    {15'h0, _abs_val_full_T_9, 17'h0}
    << ($signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4);
  wire          sign_bit_2 = $signed(io_in_2) < 12'sh0;
  wire [10:0]   _abs_val_full_T_14 = sign_bit_2 ? 11'h0 - io_in_2[10:0] : io_in_2[10:0];
  wire [7:0]    _PE_T_125 =
    {4'h0, _abs_val_full_T_14[7:4]} | {_abs_val_full_T_14[3:0], 4'h0};
  wire [7:0]    _PE_T_135 =
    {2'h0, _PE_T_125[7:2] & 6'h33} | {_PE_T_125[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_145 = _PE_T_135[7:1] & 7'h55 | {1'h0, _PE_T_135[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_2 =
    _abs_val_full_T_14[10]
      ? 4'h0
      : _abs_val_full_T_14[9]
          ? 4'h1
          : _abs_val_full_T_14[8]
              ? 4'h2
              : _PE_T_145[0]
                  ? 4'h3
                  : _PE_T_145[1]
                      ? 4'h4
                      : _PE_T_145[2]
                          ? 4'h5
                          : _PE_T_145[3]
                              ? 4'h6
                              : _PE_T_145[4]
                                  ? 4'h7
                                  : _PE_T_145[5] ? 4'h8 : _PE_T_145[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_7 = 4'h4 - PE_2;
  wire [27:0]   extended_mantissa_2 = {_abs_val_full_T_14, 17'h0};
  wire [9:0]    _real_exp_T_4 = io_exponent_0 + {{6{_shift_amt_T_7[3]}}, _shift_amt_T_7};
  wire [9:0]    _biased_exp_T_4 = _real_exp_T_4 + 10'h7F;
  wire          _GEN_5 = io_in_2 == 12'h0;
  wire          _GEN_6 = $signed(_real_exp_T_4) > 10'sh7F;
  wire          _GEN_7 = $signed(_biased_exp_T_4) < 10'sh1;
  wire [9:0]    _sub_shift_T_34 =
    {6'h0, $signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7}
    - (10'h1 - _biased_exp_T_4);
  wire [1050:0] _mantissa_conv_T_54 =
    {1023'h0, _abs_val_full_T_14, 17'h0} << _sub_shift_T_34;
  wire [27:0]   _mantissa_conv_T_62 =
    extended_mantissa_2
    >> ($signed(_sub_shift_T_34) < 10'sh0 ? 10'h0 - _sub_shift_T_34 : _sub_shift_T_34);
  wire [27:0]   _mantissa_conv_T_67 = extended_mantissa_2 >> _shift_amt_T_7;
  wire [42:0]   _mantissa_conv_T_75 =
    {15'h0, _abs_val_full_T_14, 17'h0}
    << ($signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7);
  wire          sign_bit_3 = $signed(io_in_3) < 12'sh0;
  wire [10:0]   _abs_val_full_T_19 = sign_bit_3 ? 11'h0 - io_in_3[10:0] : io_in_3[10:0];
  wire [7:0]    _PE_T_183 =
    {4'h0, _abs_val_full_T_19[7:4]} | {_abs_val_full_T_19[3:0], 4'h0};
  wire [7:0]    _PE_T_193 =
    {2'h0, _PE_T_183[7:2] & 6'h33} | {_PE_T_183[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_203 = _PE_T_193[7:1] & 7'h55 | {1'h0, _PE_T_193[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_3 =
    _abs_val_full_T_19[10]
      ? 4'h0
      : _abs_val_full_T_19[9]
          ? 4'h1
          : _abs_val_full_T_19[8]
              ? 4'h2
              : _PE_T_203[0]
                  ? 4'h3
                  : _PE_T_203[1]
                      ? 4'h4
                      : _PE_T_203[2]
                          ? 4'h5
                          : _PE_T_203[3]
                              ? 4'h6
                              : _PE_T_203[4]
                                  ? 4'h7
                                  : _PE_T_203[5] ? 4'h8 : _PE_T_203[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_10 = 4'h4 - PE_3;
  wire [27:0]   extended_mantissa_3 = {_abs_val_full_T_19, 17'h0};
  wire [9:0]    _real_exp_T_6 =
    io_exponent_0 + {{6{_shift_amt_T_10[3]}}, _shift_amt_T_10};
  wire [9:0]    _biased_exp_T_6 = _real_exp_T_6 + 10'h7F;
  wire          _GEN_8 = io_in_3 == 12'h0;
  wire          _GEN_9 = $signed(_real_exp_T_6) > 10'sh7F;
  wire          _GEN_10 = $signed(_biased_exp_T_6) < 10'sh1;
  wire [9:0]    _sub_shift_T_46 =
    {6'h0, $signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10}
    - (10'h1 - _biased_exp_T_6);
  wire [1050:0] _mantissa_conv_T_80 =
    {1023'h0, _abs_val_full_T_19, 17'h0} << _sub_shift_T_46;
  wire [27:0]   _mantissa_conv_T_88 =
    extended_mantissa_3
    >> ($signed(_sub_shift_T_46) < 10'sh0 ? 10'h0 - _sub_shift_T_46 : _sub_shift_T_46);
  wire [27:0]   _mantissa_conv_T_93 = extended_mantissa_3 >> _shift_amt_T_10;
  wire [42:0]   _mantissa_conv_T_101 =
    {15'h0, _abs_val_full_T_19, 17'h0}
    << ($signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10);
  wire          sign_bit_4 = $signed(io_in_4) < 12'sh0;
  wire [10:0]   _abs_val_full_T_24 = sign_bit_4 ? 11'h0 - io_in_4[10:0] : io_in_4[10:0];
  wire [7:0]    _PE_T_241 =
    {4'h0, _abs_val_full_T_24[7:4]} | {_abs_val_full_T_24[3:0], 4'h0};
  wire [7:0]    _PE_T_251 =
    {2'h0, _PE_T_241[7:2] & 6'h33} | {_PE_T_241[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_261 = _PE_T_251[7:1] & 7'h55 | {1'h0, _PE_T_251[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_4 =
    _abs_val_full_T_24[10]
      ? 4'h0
      : _abs_val_full_T_24[9]
          ? 4'h1
          : _abs_val_full_T_24[8]
              ? 4'h2
              : _PE_T_261[0]
                  ? 4'h3
                  : _PE_T_261[1]
                      ? 4'h4
                      : _PE_T_261[2]
                          ? 4'h5
                          : _PE_T_261[3]
                              ? 4'h6
                              : _PE_T_261[4]
                                  ? 4'h7
                                  : _PE_T_261[5] ? 4'h8 : _PE_T_261[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_13 = 4'h4 - PE_4;
  wire [27:0]   extended_mantissa_4 = {_abs_val_full_T_24, 17'h0};
  wire [9:0]    _real_exp_T_8 =
    io_exponent_1 + {{6{_shift_amt_T_13[3]}}, _shift_amt_T_13};
  wire [9:0]    _biased_exp_T_8 = _real_exp_T_8 + 10'h7F;
  wire          _GEN_11 = io_in_4 == 12'h0;
  wire          _GEN_12 = $signed(_real_exp_T_8) > 10'sh7F;
  wire          _GEN_13 = $signed(_biased_exp_T_8) < 10'sh1;
  wire [9:0]    _sub_shift_T_58 =
    {6'h0, $signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13}
    - (10'h1 - _biased_exp_T_8);
  wire [1050:0] _mantissa_conv_T_106 =
    {1023'h0, _abs_val_full_T_24, 17'h0} << _sub_shift_T_58;
  wire [27:0]   _mantissa_conv_T_114 =
    extended_mantissa_4
    >> ($signed(_sub_shift_T_58) < 10'sh0 ? 10'h0 - _sub_shift_T_58 : _sub_shift_T_58);
  wire [27:0]   _mantissa_conv_T_119 = extended_mantissa_4 >> _shift_amt_T_13;
  wire [42:0]   _mantissa_conv_T_127 =
    {15'h0, _abs_val_full_T_24, 17'h0}
    << ($signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13);
  wire          sign_bit_5 = $signed(io_in_5) < 12'sh0;
  wire [10:0]   _abs_val_full_T_29 = sign_bit_5 ? 11'h0 - io_in_5[10:0] : io_in_5[10:0];
  wire [7:0]    _PE_T_299 =
    {4'h0, _abs_val_full_T_29[7:4]} | {_abs_val_full_T_29[3:0], 4'h0};
  wire [7:0]    _PE_T_309 =
    {2'h0, _PE_T_299[7:2] & 6'h33} | {_PE_T_299[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_319 = _PE_T_309[7:1] & 7'h55 | {1'h0, _PE_T_309[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_5 =
    _abs_val_full_T_29[10]
      ? 4'h0
      : _abs_val_full_T_29[9]
          ? 4'h1
          : _abs_val_full_T_29[8]
              ? 4'h2
              : _PE_T_319[0]
                  ? 4'h3
                  : _PE_T_319[1]
                      ? 4'h4
                      : _PE_T_319[2]
                          ? 4'h5
                          : _PE_T_319[3]
                              ? 4'h6
                              : _PE_T_319[4]
                                  ? 4'h7
                                  : _PE_T_319[5] ? 4'h8 : _PE_T_319[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_16 = 4'h4 - PE_5;
  wire [27:0]   extended_mantissa_5 = {_abs_val_full_T_29, 17'h0};
  wire [9:0]    _real_exp_T_10 =
    io_exponent_1 + {{6{_shift_amt_T_16[3]}}, _shift_amt_T_16};
  wire [9:0]    _biased_exp_T_10 = _real_exp_T_10 + 10'h7F;
  wire          _GEN_14 = io_in_5 == 12'h0;
  wire          _GEN_15 = $signed(_real_exp_T_10) > 10'sh7F;
  wire          _GEN_16 = $signed(_biased_exp_T_10) < 10'sh1;
  wire [9:0]    _sub_shift_T_70 =
    {6'h0, $signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16}
    - (10'h1 - _biased_exp_T_10);
  wire [1050:0] _mantissa_conv_T_132 =
    {1023'h0, _abs_val_full_T_29, 17'h0} << _sub_shift_T_70;
  wire [27:0]   _mantissa_conv_T_140 =
    extended_mantissa_5
    >> ($signed(_sub_shift_T_70) < 10'sh0 ? 10'h0 - _sub_shift_T_70 : _sub_shift_T_70);
  wire [27:0]   _mantissa_conv_T_145 = extended_mantissa_5 >> _shift_amt_T_16;
  wire [42:0]   _mantissa_conv_T_153 =
    {15'h0, _abs_val_full_T_29, 17'h0}
    << ($signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16);
  wire          sign_bit_6 = $signed(io_in_6) < 12'sh0;
  wire [10:0]   _abs_val_full_T_34 = sign_bit_6 ? 11'h0 - io_in_6[10:0] : io_in_6[10:0];
  wire [7:0]    _PE_T_357 =
    {4'h0, _abs_val_full_T_34[7:4]} | {_abs_val_full_T_34[3:0], 4'h0};
  wire [7:0]    _PE_T_367 =
    {2'h0, _PE_T_357[7:2] & 6'h33} | {_PE_T_357[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_377 = _PE_T_367[7:1] & 7'h55 | {1'h0, _PE_T_367[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_6 =
    _abs_val_full_T_34[10]
      ? 4'h0
      : _abs_val_full_T_34[9]
          ? 4'h1
          : _abs_val_full_T_34[8]
              ? 4'h2
              : _PE_T_377[0]
                  ? 4'h3
                  : _PE_T_377[1]
                      ? 4'h4
                      : _PE_T_377[2]
                          ? 4'h5
                          : _PE_T_377[3]
                              ? 4'h6
                              : _PE_T_377[4]
                                  ? 4'h7
                                  : _PE_T_377[5] ? 4'h8 : _PE_T_377[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_19 = 4'h4 - PE_6;
  wire [27:0]   extended_mantissa_6 = {_abs_val_full_T_34, 17'h0};
  wire [9:0]    _real_exp_T_12 =
    io_exponent_1 + {{6{_shift_amt_T_19[3]}}, _shift_amt_T_19};
  wire [9:0]    _biased_exp_T_12 = _real_exp_T_12 + 10'h7F;
  wire          _GEN_17 = io_in_6 == 12'h0;
  wire          _GEN_18 = $signed(_real_exp_T_12) > 10'sh7F;
  wire          _GEN_19 = $signed(_biased_exp_T_12) < 10'sh1;
  wire [9:0]    _sub_shift_T_82 =
    {6'h0, $signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19}
    - (10'h1 - _biased_exp_T_12);
  wire [1050:0] _mantissa_conv_T_158 =
    {1023'h0, _abs_val_full_T_34, 17'h0} << _sub_shift_T_82;
  wire [27:0]   _mantissa_conv_T_166 =
    extended_mantissa_6
    >> ($signed(_sub_shift_T_82) < 10'sh0 ? 10'h0 - _sub_shift_T_82 : _sub_shift_T_82);
  wire [27:0]   _mantissa_conv_T_171 = extended_mantissa_6 >> _shift_amt_T_19;
  wire [42:0]   _mantissa_conv_T_179 =
    {15'h0, _abs_val_full_T_34, 17'h0}
    << ($signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19);
  wire          sign_bit_7 = $signed(io_in_7) < 12'sh0;
  wire [10:0]   _abs_val_full_T_39 = sign_bit_7 ? 11'h0 - io_in_7[10:0] : io_in_7[10:0];
  wire [7:0]    _PE_T_415 =
    {4'h0, _abs_val_full_T_39[7:4]} | {_abs_val_full_T_39[3:0], 4'h0};
  wire [7:0]    _PE_T_425 =
    {2'h0, _PE_T_415[7:2] & 6'h33} | {_PE_T_415[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_435 = _PE_T_425[7:1] & 7'h55 | {1'h0, _PE_T_425[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_7 =
    _abs_val_full_T_39[10]
      ? 4'h0
      : _abs_val_full_T_39[9]
          ? 4'h1
          : _abs_val_full_T_39[8]
              ? 4'h2
              : _PE_T_435[0]
                  ? 4'h3
                  : _PE_T_435[1]
                      ? 4'h4
                      : _PE_T_435[2]
                          ? 4'h5
                          : _PE_T_435[3]
                              ? 4'h6
                              : _PE_T_435[4]
                                  ? 4'h7
                                  : _PE_T_435[5] ? 4'h8 : _PE_T_435[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_22 = 4'h4 - PE_7;
  wire [27:0]   extended_mantissa_7 = {_abs_val_full_T_39, 17'h0};
  wire [9:0]    _real_exp_T_14 =
    io_exponent_1 + {{6{_shift_amt_T_22[3]}}, _shift_amt_T_22};
  wire [9:0]    _biased_exp_T_14 = _real_exp_T_14 + 10'h7F;
  wire          _GEN_20 = io_in_7 == 12'h0;
  wire          _GEN_21 = $signed(_real_exp_T_14) > 10'sh7F;
  wire          _GEN_22 = $signed(_biased_exp_T_14) < 10'sh1;
  wire [9:0]    _sub_shift_T_94 =
    {6'h0, $signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22}
    - (10'h1 - _biased_exp_T_14);
  wire [1050:0] _mantissa_conv_T_184 =
    {1023'h0, _abs_val_full_T_39, 17'h0} << _sub_shift_T_94;
  wire [27:0]   _mantissa_conv_T_192 =
    extended_mantissa_7
    >> ($signed(_sub_shift_T_94) < 10'sh0 ? 10'h0 - _sub_shift_T_94 : _sub_shift_T_94);
  wire [27:0]   _mantissa_conv_T_197 = extended_mantissa_7 >> _shift_amt_T_22;
  wire [42:0]   _mantissa_conv_T_205 =
    {15'h0, _abs_val_full_T_39, 17'h0}
    << ($signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22);
  wire          sign_bit_8 = $signed(io_in_8) < 12'sh0;
  wire [10:0]   _abs_val_full_T_44 = sign_bit_8 ? 11'h0 - io_in_8[10:0] : io_in_8[10:0];
  wire [7:0]    _PE_T_473 =
    {4'h0, _abs_val_full_T_44[7:4]} | {_abs_val_full_T_44[3:0], 4'h0};
  wire [7:0]    _PE_T_483 =
    {2'h0, _PE_T_473[7:2] & 6'h33} | {_PE_T_473[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_493 = _PE_T_483[7:1] & 7'h55 | {1'h0, _PE_T_483[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_8 =
    _abs_val_full_T_44[10]
      ? 4'h0
      : _abs_val_full_T_44[9]
          ? 4'h1
          : _abs_val_full_T_44[8]
              ? 4'h2
              : _PE_T_493[0]
                  ? 4'h3
                  : _PE_T_493[1]
                      ? 4'h4
                      : _PE_T_493[2]
                          ? 4'h5
                          : _PE_T_493[3]
                              ? 4'h6
                              : _PE_T_493[4]
                                  ? 4'h7
                                  : _PE_T_493[5] ? 4'h8 : _PE_T_493[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_25 = 4'h4 - PE_8;
  wire [27:0]   extended_mantissa_8 = {_abs_val_full_T_44, 17'h0};
  wire [9:0]    _real_exp_T_16 =
    io_exponent_2 + {{6{_shift_amt_T_25[3]}}, _shift_amt_T_25};
  wire [9:0]    _biased_exp_T_16 = _real_exp_T_16 + 10'h7F;
  wire          _GEN_23 = io_in_8 == 12'h0;
  wire          _GEN_24 = $signed(_real_exp_T_16) > 10'sh7F;
  wire          _GEN_25 = $signed(_biased_exp_T_16) < 10'sh1;
  wire [9:0]    _sub_shift_T_106 =
    {6'h0, $signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25}
    - (10'h1 - _biased_exp_T_16);
  wire [1050:0] _mantissa_conv_T_210 =
    {1023'h0, _abs_val_full_T_44, 17'h0} << _sub_shift_T_106;
  wire [27:0]   _mantissa_conv_T_218 =
    extended_mantissa_8
    >> ($signed(_sub_shift_T_106) < 10'sh0 ? 10'h0 - _sub_shift_T_106 : _sub_shift_T_106);
  wire [27:0]   _mantissa_conv_T_223 = extended_mantissa_8 >> _shift_amt_T_25;
  wire [42:0]   _mantissa_conv_T_231 =
    {15'h0, _abs_val_full_T_44, 17'h0}
    << ($signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25);
  wire          sign_bit_9 = $signed(io_in_9) < 12'sh0;
  wire [10:0]   _abs_val_full_T_49 = sign_bit_9 ? 11'h0 - io_in_9[10:0] : io_in_9[10:0];
  wire [7:0]    _PE_T_531 =
    {4'h0, _abs_val_full_T_49[7:4]} | {_abs_val_full_T_49[3:0], 4'h0};
  wire [7:0]    _PE_T_541 =
    {2'h0, _PE_T_531[7:2] & 6'h33} | {_PE_T_531[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_551 = _PE_T_541[7:1] & 7'h55 | {1'h0, _PE_T_541[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_9 =
    _abs_val_full_T_49[10]
      ? 4'h0
      : _abs_val_full_T_49[9]
          ? 4'h1
          : _abs_val_full_T_49[8]
              ? 4'h2
              : _PE_T_551[0]
                  ? 4'h3
                  : _PE_T_551[1]
                      ? 4'h4
                      : _PE_T_551[2]
                          ? 4'h5
                          : _PE_T_551[3]
                              ? 4'h6
                              : _PE_T_551[4]
                                  ? 4'h7
                                  : _PE_T_551[5] ? 4'h8 : _PE_T_551[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_28 = 4'h4 - PE_9;
  wire [27:0]   extended_mantissa_9 = {_abs_val_full_T_49, 17'h0};
  wire [9:0]    _real_exp_T_18 =
    io_exponent_2 + {{6{_shift_amt_T_28[3]}}, _shift_amt_T_28};
  wire [9:0]    _biased_exp_T_18 = _real_exp_T_18 + 10'h7F;
  wire          _GEN_26 = io_in_9 == 12'h0;
  wire          _GEN_27 = $signed(_real_exp_T_18) > 10'sh7F;
  wire          _GEN_28 = $signed(_biased_exp_T_18) < 10'sh1;
  wire [9:0]    _sub_shift_T_118 =
    {6'h0, $signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28}
    - (10'h1 - _biased_exp_T_18);
  wire [1050:0] _mantissa_conv_T_236 =
    {1023'h0, _abs_val_full_T_49, 17'h0} << _sub_shift_T_118;
  wire [27:0]   _mantissa_conv_T_244 =
    extended_mantissa_9
    >> ($signed(_sub_shift_T_118) < 10'sh0 ? 10'h0 - _sub_shift_T_118 : _sub_shift_T_118);
  wire [27:0]   _mantissa_conv_T_249 = extended_mantissa_9 >> _shift_amt_T_28;
  wire [42:0]   _mantissa_conv_T_257 =
    {15'h0, _abs_val_full_T_49, 17'h0}
    << ($signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28);
  wire          sign_bit_10 = $signed(io_in_10) < 12'sh0;
  wire [10:0]   _abs_val_full_T_54 =
    sign_bit_10 ? 11'h0 - io_in_10[10:0] : io_in_10[10:0];
  wire [7:0]    _PE_T_589 =
    {4'h0, _abs_val_full_T_54[7:4]} | {_abs_val_full_T_54[3:0], 4'h0};
  wire [7:0]    _PE_T_599 =
    {2'h0, _PE_T_589[7:2] & 6'h33} | {_PE_T_589[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_609 = _PE_T_599[7:1] & 7'h55 | {1'h0, _PE_T_599[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_10 =
    _abs_val_full_T_54[10]
      ? 4'h0
      : _abs_val_full_T_54[9]
          ? 4'h1
          : _abs_val_full_T_54[8]
              ? 4'h2
              : _PE_T_609[0]
                  ? 4'h3
                  : _PE_T_609[1]
                      ? 4'h4
                      : _PE_T_609[2]
                          ? 4'h5
                          : _PE_T_609[3]
                              ? 4'h6
                              : _PE_T_609[4]
                                  ? 4'h7
                                  : _PE_T_609[5] ? 4'h8 : _PE_T_609[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_31 = 4'h4 - PE_10;
  wire [27:0]   extended_mantissa_10 = {_abs_val_full_T_54, 17'h0};
  wire [9:0]    _real_exp_T_20 =
    io_exponent_2 + {{6{_shift_amt_T_31[3]}}, _shift_amt_T_31};
  wire [9:0]    _biased_exp_T_20 = _real_exp_T_20 + 10'h7F;
  wire          _GEN_29 = io_in_10 == 12'h0;
  wire          _GEN_30 = $signed(_real_exp_T_20) > 10'sh7F;
  wire          _GEN_31 = $signed(_biased_exp_T_20) < 10'sh1;
  wire [9:0]    _sub_shift_T_130 =
    {6'h0, $signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31}
    - (10'h1 - _biased_exp_T_20);
  wire [1050:0] _mantissa_conv_T_262 =
    {1023'h0, _abs_val_full_T_54, 17'h0} << _sub_shift_T_130;
  wire [27:0]   _mantissa_conv_T_270 =
    extended_mantissa_10
    >> ($signed(_sub_shift_T_130) < 10'sh0 ? 10'h0 - _sub_shift_T_130 : _sub_shift_T_130);
  wire [27:0]   _mantissa_conv_T_275 = extended_mantissa_10 >> _shift_amt_T_31;
  wire [42:0]   _mantissa_conv_T_283 =
    {15'h0, _abs_val_full_T_54, 17'h0}
    << ($signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31);
  wire          sign_bit_11 = $signed(io_in_11) < 12'sh0;
  wire [10:0]   _abs_val_full_T_59 =
    sign_bit_11 ? 11'h0 - io_in_11[10:0] : io_in_11[10:0];
  wire [7:0]    _PE_T_647 =
    {4'h0, _abs_val_full_T_59[7:4]} | {_abs_val_full_T_59[3:0], 4'h0};
  wire [7:0]    _PE_T_657 =
    {2'h0, _PE_T_647[7:2] & 6'h33} | {_PE_T_647[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_667 = _PE_T_657[7:1] & 7'h55 | {1'h0, _PE_T_657[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_11 =
    _abs_val_full_T_59[10]
      ? 4'h0
      : _abs_val_full_T_59[9]
          ? 4'h1
          : _abs_val_full_T_59[8]
              ? 4'h2
              : _PE_T_667[0]
                  ? 4'h3
                  : _PE_T_667[1]
                      ? 4'h4
                      : _PE_T_667[2]
                          ? 4'h5
                          : _PE_T_667[3]
                              ? 4'h6
                              : _PE_T_667[4]
                                  ? 4'h7
                                  : _PE_T_667[5] ? 4'h8 : _PE_T_667[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_34 = 4'h4 - PE_11;
  wire [27:0]   extended_mantissa_11 = {_abs_val_full_T_59, 17'h0};
  wire [9:0]    _real_exp_T_22 =
    io_exponent_2 + {{6{_shift_amt_T_34[3]}}, _shift_amt_T_34};
  wire [9:0]    _biased_exp_T_22 = _real_exp_T_22 + 10'h7F;
  wire          _GEN_32 = io_in_11 == 12'h0;
  wire          _GEN_33 = $signed(_real_exp_T_22) > 10'sh7F;
  wire          _GEN_34 = $signed(_biased_exp_T_22) < 10'sh1;
  wire [9:0]    _sub_shift_T_142 =
    {6'h0, $signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34}
    - (10'h1 - _biased_exp_T_22);
  wire [1050:0] _mantissa_conv_T_288 =
    {1023'h0, _abs_val_full_T_59, 17'h0} << _sub_shift_T_142;
  wire [27:0]   _mantissa_conv_T_296 =
    extended_mantissa_11
    >> ($signed(_sub_shift_T_142) < 10'sh0 ? 10'h0 - _sub_shift_T_142 : _sub_shift_T_142);
  wire [27:0]   _mantissa_conv_T_301 = extended_mantissa_11 >> _shift_amt_T_34;
  wire [42:0]   _mantissa_conv_T_309 =
    {15'h0, _abs_val_full_T_59, 17'h0}
    << ($signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34);
  wire          sign_bit_12 = $signed(io_in_12) < 12'sh0;
  wire [10:0]   _abs_val_full_T_64 =
    sign_bit_12 ? 11'h0 - io_in_12[10:0] : io_in_12[10:0];
  wire [7:0]    _PE_T_705 =
    {4'h0, _abs_val_full_T_64[7:4]} | {_abs_val_full_T_64[3:0], 4'h0};
  wire [7:0]    _PE_T_715 =
    {2'h0, _PE_T_705[7:2] & 6'h33} | {_PE_T_705[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_725 = _PE_T_715[7:1] & 7'h55 | {1'h0, _PE_T_715[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_12 =
    _abs_val_full_T_64[10]
      ? 4'h0
      : _abs_val_full_T_64[9]
          ? 4'h1
          : _abs_val_full_T_64[8]
              ? 4'h2
              : _PE_T_725[0]
                  ? 4'h3
                  : _PE_T_725[1]
                      ? 4'h4
                      : _PE_T_725[2]
                          ? 4'h5
                          : _PE_T_725[3]
                              ? 4'h6
                              : _PE_T_725[4]
                                  ? 4'h7
                                  : _PE_T_725[5] ? 4'h8 : _PE_T_725[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_37 = 4'h4 - PE_12;
  wire [27:0]   extended_mantissa_12 = {_abs_val_full_T_64, 17'h0};
  wire [9:0]    _real_exp_T_24 =
    io_exponent_3 + {{6{_shift_amt_T_37[3]}}, _shift_amt_T_37};
  wire [9:0]    _biased_exp_T_24 = _real_exp_T_24 + 10'h7F;
  wire          _GEN_35 = io_in_12 == 12'h0;
  wire          _GEN_36 = $signed(_real_exp_T_24) > 10'sh7F;
  wire          _GEN_37 = $signed(_biased_exp_T_24) < 10'sh1;
  wire [9:0]    _sub_shift_T_154 =
    {6'h0, $signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37}
    - (10'h1 - _biased_exp_T_24);
  wire [1050:0] _mantissa_conv_T_314 =
    {1023'h0, _abs_val_full_T_64, 17'h0} << _sub_shift_T_154;
  wire [27:0]   _mantissa_conv_T_322 =
    extended_mantissa_12
    >> ($signed(_sub_shift_T_154) < 10'sh0 ? 10'h0 - _sub_shift_T_154 : _sub_shift_T_154);
  wire [27:0]   _mantissa_conv_T_327 = extended_mantissa_12 >> _shift_amt_T_37;
  wire [42:0]   _mantissa_conv_T_335 =
    {15'h0, _abs_val_full_T_64, 17'h0}
    << ($signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37);
  wire          sign_bit_13 = $signed(io_in_13) < 12'sh0;
  wire [10:0]   _abs_val_full_T_69 =
    sign_bit_13 ? 11'h0 - io_in_13[10:0] : io_in_13[10:0];
  wire [7:0]    _PE_T_763 =
    {4'h0, _abs_val_full_T_69[7:4]} | {_abs_val_full_T_69[3:0], 4'h0};
  wire [7:0]    _PE_T_773 =
    {2'h0, _PE_T_763[7:2] & 6'h33} | {_PE_T_763[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_783 = _PE_T_773[7:1] & 7'h55 | {1'h0, _PE_T_773[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_13 =
    _abs_val_full_T_69[10]
      ? 4'h0
      : _abs_val_full_T_69[9]
          ? 4'h1
          : _abs_val_full_T_69[8]
              ? 4'h2
              : _PE_T_783[0]
                  ? 4'h3
                  : _PE_T_783[1]
                      ? 4'h4
                      : _PE_T_783[2]
                          ? 4'h5
                          : _PE_T_783[3]
                              ? 4'h6
                              : _PE_T_783[4]
                                  ? 4'h7
                                  : _PE_T_783[5] ? 4'h8 : _PE_T_783[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_40 = 4'h4 - PE_13;
  wire [27:0]   extended_mantissa_13 = {_abs_val_full_T_69, 17'h0};
  wire [9:0]    _real_exp_T_26 =
    io_exponent_3 + {{6{_shift_amt_T_40[3]}}, _shift_amt_T_40};
  wire [9:0]    _biased_exp_T_26 = _real_exp_T_26 + 10'h7F;
  wire          _GEN_38 = io_in_13 == 12'h0;
  wire          _GEN_39 = $signed(_real_exp_T_26) > 10'sh7F;
  wire          _GEN_40 = $signed(_biased_exp_T_26) < 10'sh1;
  wire [9:0]    _sub_shift_T_166 =
    {6'h0, $signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40}
    - (10'h1 - _biased_exp_T_26);
  wire [1050:0] _mantissa_conv_T_340 =
    {1023'h0, _abs_val_full_T_69, 17'h0} << _sub_shift_T_166;
  wire [27:0]   _mantissa_conv_T_348 =
    extended_mantissa_13
    >> ($signed(_sub_shift_T_166) < 10'sh0 ? 10'h0 - _sub_shift_T_166 : _sub_shift_T_166);
  wire [27:0]   _mantissa_conv_T_353 = extended_mantissa_13 >> _shift_amt_T_40;
  wire [42:0]   _mantissa_conv_T_361 =
    {15'h0, _abs_val_full_T_69, 17'h0}
    << ($signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40);
  wire          sign_bit_14 = $signed(io_in_14) < 12'sh0;
  wire [10:0]   _abs_val_full_T_74 =
    sign_bit_14 ? 11'h0 - io_in_14[10:0] : io_in_14[10:0];
  wire [7:0]    _PE_T_821 =
    {4'h0, _abs_val_full_T_74[7:4]} | {_abs_val_full_T_74[3:0], 4'h0};
  wire [7:0]    _PE_T_831 =
    {2'h0, _PE_T_821[7:2] & 6'h33} | {_PE_T_821[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_841 = _PE_T_831[7:1] & 7'h55 | {1'h0, _PE_T_831[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_14 =
    _abs_val_full_T_74[10]
      ? 4'h0
      : _abs_val_full_T_74[9]
          ? 4'h1
          : _abs_val_full_T_74[8]
              ? 4'h2
              : _PE_T_841[0]
                  ? 4'h3
                  : _PE_T_841[1]
                      ? 4'h4
                      : _PE_T_841[2]
                          ? 4'h5
                          : _PE_T_841[3]
                              ? 4'h6
                              : _PE_T_841[4]
                                  ? 4'h7
                                  : _PE_T_841[5] ? 4'h8 : _PE_T_841[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_43 = 4'h4 - PE_14;
  wire [27:0]   extended_mantissa_14 = {_abs_val_full_T_74, 17'h0};
  wire [9:0]    _real_exp_T_28 =
    io_exponent_3 + {{6{_shift_amt_T_43[3]}}, _shift_amt_T_43};
  wire [9:0]    _biased_exp_T_28 = _real_exp_T_28 + 10'h7F;
  wire          _GEN_41 = io_in_14 == 12'h0;
  wire          _GEN_42 = $signed(_real_exp_T_28) > 10'sh7F;
  wire          _GEN_43 = $signed(_biased_exp_T_28) < 10'sh1;
  wire [9:0]    _sub_shift_T_178 =
    {6'h0, $signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43}
    - (10'h1 - _biased_exp_T_28);
  wire [1050:0] _mantissa_conv_T_366 =
    {1023'h0, _abs_val_full_T_74, 17'h0} << _sub_shift_T_178;
  wire [27:0]   _mantissa_conv_T_374 =
    extended_mantissa_14
    >> ($signed(_sub_shift_T_178) < 10'sh0 ? 10'h0 - _sub_shift_T_178 : _sub_shift_T_178);
  wire [27:0]   _mantissa_conv_T_379 = extended_mantissa_14 >> _shift_amt_T_43;
  wire [42:0]   _mantissa_conv_T_387 =
    {15'h0, _abs_val_full_T_74, 17'h0}
    << ($signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43);
  wire          sign_bit_15 = $signed(io_in_15) < 12'sh0;
  wire [10:0]   _abs_val_full_T_79 =
    sign_bit_15 ? 11'h0 - io_in_15[10:0] : io_in_15[10:0];
  wire [7:0]    _PE_T_879 =
    {4'h0, _abs_val_full_T_79[7:4]} | {_abs_val_full_T_79[3:0], 4'h0};
  wire [7:0]    _PE_T_889 =
    {2'h0, _PE_T_879[7:2] & 6'h33} | {_PE_T_879[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_899 = _PE_T_889[7:1] & 7'h55 | {1'h0, _PE_T_889[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_15 =
    _abs_val_full_T_79[10]
      ? 4'h0
      : _abs_val_full_T_79[9]
          ? 4'h1
          : _abs_val_full_T_79[8]
              ? 4'h2
              : _PE_T_899[0]
                  ? 4'h3
                  : _PE_T_899[1]
                      ? 4'h4
                      : _PE_T_899[2]
                          ? 4'h5
                          : _PE_T_899[3]
                              ? 4'h6
                              : _PE_T_899[4]
                                  ? 4'h7
                                  : _PE_T_899[5] ? 4'h8 : _PE_T_899[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_46 = 4'h4 - PE_15;
  wire [27:0]   extended_mantissa_15 = {_abs_val_full_T_79, 17'h0};
  wire [9:0]    _real_exp_T_30 =
    io_exponent_3 + {{6{_shift_amt_T_46[3]}}, _shift_amt_T_46};
  wire [9:0]    _biased_exp_T_30 = _real_exp_T_30 + 10'h7F;
  wire          _GEN_44 = io_in_15 == 12'h0;
  wire          _GEN_45 = $signed(_real_exp_T_30) > 10'sh7F;
  wire          _GEN_46 = $signed(_biased_exp_T_30) < 10'sh1;
  wire [9:0]    _sub_shift_T_190 =
    {6'h0, $signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46}
    - (10'h1 - _biased_exp_T_30);
  wire [1050:0] _mantissa_conv_T_392 =
    {1023'h0, _abs_val_full_T_79, 17'h0} << _sub_shift_T_190;
  wire [27:0]   _mantissa_conv_T_400 =
    extended_mantissa_15
    >> ($signed(_sub_shift_T_190) < 10'sh0 ? 10'h0 - _sub_shift_T_190 : _sub_shift_T_190);
  wire [27:0]   _mantissa_conv_T_405 = extended_mantissa_15 >> _shift_amt_T_46;
  wire [42:0]   _mantissa_conv_T_413 =
    {15'h0, _abs_val_full_T_79, 17'h0}
    << ($signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46);
  wire          sign_bit_16 = $signed(io_in_16) < 12'sh0;
  wire [10:0]   _abs_val_full_T_84 =
    sign_bit_16 ? 11'h0 - io_in_16[10:0] : io_in_16[10:0];
  wire [7:0]    _PE_T_937 =
    {4'h0, _abs_val_full_T_84[7:4]} | {_abs_val_full_T_84[3:0], 4'h0};
  wire [7:0]    _PE_T_947 =
    {2'h0, _PE_T_937[7:2] & 6'h33} | {_PE_T_937[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_957 = _PE_T_947[7:1] & 7'h55 | {1'h0, _PE_T_947[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_16 =
    _abs_val_full_T_84[10]
      ? 4'h0
      : _abs_val_full_T_84[9]
          ? 4'h1
          : _abs_val_full_T_84[8]
              ? 4'h2
              : _PE_T_957[0]
                  ? 4'h3
                  : _PE_T_957[1]
                      ? 4'h4
                      : _PE_T_957[2]
                          ? 4'h5
                          : _PE_T_957[3]
                              ? 4'h6
                              : _PE_T_957[4]
                                  ? 4'h7
                                  : _PE_T_957[5] ? 4'h8 : _PE_T_957[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_49 = 4'h4 - PE_16;
  wire [27:0]   extended_mantissa_16 = {_abs_val_full_T_84, 17'h0};
  wire [9:0]    _real_exp_T_32 =
    io_exponent_4 + {{6{_shift_amt_T_49[3]}}, _shift_amt_T_49};
  wire [9:0]    _biased_exp_T_32 = _real_exp_T_32 + 10'h7F;
  wire          _GEN_47 = io_in_16 == 12'h0;
  wire          _GEN_48 = $signed(_real_exp_T_32) > 10'sh7F;
  wire          _GEN_49 = $signed(_biased_exp_T_32) < 10'sh1;
  wire [9:0]    _sub_shift_T_202 =
    {6'h0, $signed(_shift_amt_T_49) < 4'sh0 ? 4'h0 - _shift_amt_T_49 : _shift_amt_T_49}
    - (10'h1 - _biased_exp_T_32);
  wire [1050:0] _mantissa_conv_T_418 =
    {1023'h0, _abs_val_full_T_84, 17'h0} << _sub_shift_T_202;
  wire [27:0]   _mantissa_conv_T_426 =
    extended_mantissa_16
    >> ($signed(_sub_shift_T_202) < 10'sh0 ? 10'h0 - _sub_shift_T_202 : _sub_shift_T_202);
  wire [27:0]   _mantissa_conv_T_431 = extended_mantissa_16 >> _shift_amt_T_49;
  wire [42:0]   _mantissa_conv_T_439 =
    {15'h0, _abs_val_full_T_84, 17'h0}
    << ($signed(_shift_amt_T_49) < 4'sh0 ? 4'h0 - _shift_amt_T_49 : _shift_amt_T_49);
  wire          sign_bit_17 = $signed(io_in_17) < 12'sh0;
  wire [10:0]   _abs_val_full_T_89 =
    sign_bit_17 ? 11'h0 - io_in_17[10:0] : io_in_17[10:0];
  wire [7:0]    _PE_T_995 =
    {4'h0, _abs_val_full_T_89[7:4]} | {_abs_val_full_T_89[3:0], 4'h0};
  wire [7:0]    _PE_T_1005 =
    {2'h0, _PE_T_995[7:2] & 6'h33} | {_PE_T_995[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1015 =
    _PE_T_1005[7:1] & 7'h55 | {1'h0, _PE_T_1005[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_17 =
    _abs_val_full_T_89[10]
      ? 4'h0
      : _abs_val_full_T_89[9]
          ? 4'h1
          : _abs_val_full_T_89[8]
              ? 4'h2
              : _PE_T_1015[0]
                  ? 4'h3
                  : _PE_T_1015[1]
                      ? 4'h4
                      : _PE_T_1015[2]
                          ? 4'h5
                          : _PE_T_1015[3]
                              ? 4'h6
                              : _PE_T_1015[4]
                                  ? 4'h7
                                  : _PE_T_1015[5] ? 4'h8 : _PE_T_1015[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_52 = 4'h4 - PE_17;
  wire [27:0]   extended_mantissa_17 = {_abs_val_full_T_89, 17'h0};
  wire [9:0]    _real_exp_T_34 =
    io_exponent_4 + {{6{_shift_amt_T_52[3]}}, _shift_amt_T_52};
  wire [9:0]    _biased_exp_T_34 = _real_exp_T_34 + 10'h7F;
  wire          _GEN_50 = io_in_17 == 12'h0;
  wire          _GEN_51 = $signed(_real_exp_T_34) > 10'sh7F;
  wire          _GEN_52 = $signed(_biased_exp_T_34) < 10'sh1;
  wire [9:0]    _sub_shift_T_214 =
    {6'h0, $signed(_shift_amt_T_52) < 4'sh0 ? 4'h0 - _shift_amt_T_52 : _shift_amt_T_52}
    - (10'h1 - _biased_exp_T_34);
  wire [1050:0] _mantissa_conv_T_444 =
    {1023'h0, _abs_val_full_T_89, 17'h0} << _sub_shift_T_214;
  wire [27:0]   _mantissa_conv_T_452 =
    extended_mantissa_17
    >> ($signed(_sub_shift_T_214) < 10'sh0 ? 10'h0 - _sub_shift_T_214 : _sub_shift_T_214);
  wire [27:0]   _mantissa_conv_T_457 = extended_mantissa_17 >> _shift_amt_T_52;
  wire [42:0]   _mantissa_conv_T_465 =
    {15'h0, _abs_val_full_T_89, 17'h0}
    << ($signed(_shift_amt_T_52) < 4'sh0 ? 4'h0 - _shift_amt_T_52 : _shift_amt_T_52);
  wire          sign_bit_18 = $signed(io_in_18) < 12'sh0;
  wire [10:0]   _abs_val_full_T_94 =
    sign_bit_18 ? 11'h0 - io_in_18[10:0] : io_in_18[10:0];
  wire [7:0]    _PE_T_1053 =
    {4'h0, _abs_val_full_T_94[7:4]} | {_abs_val_full_T_94[3:0], 4'h0};
  wire [7:0]    _PE_T_1063 =
    {2'h0, _PE_T_1053[7:2] & 6'h33} | {_PE_T_1053[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1073 =
    _PE_T_1063[7:1] & 7'h55 | {1'h0, _PE_T_1063[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_18 =
    _abs_val_full_T_94[10]
      ? 4'h0
      : _abs_val_full_T_94[9]
          ? 4'h1
          : _abs_val_full_T_94[8]
              ? 4'h2
              : _PE_T_1073[0]
                  ? 4'h3
                  : _PE_T_1073[1]
                      ? 4'h4
                      : _PE_T_1073[2]
                          ? 4'h5
                          : _PE_T_1073[3]
                              ? 4'h6
                              : _PE_T_1073[4]
                                  ? 4'h7
                                  : _PE_T_1073[5] ? 4'h8 : _PE_T_1073[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_55 = 4'h4 - PE_18;
  wire [27:0]   extended_mantissa_18 = {_abs_val_full_T_94, 17'h0};
  wire [9:0]    _real_exp_T_36 =
    io_exponent_4 + {{6{_shift_amt_T_55[3]}}, _shift_amt_T_55};
  wire [9:0]    _biased_exp_T_36 = _real_exp_T_36 + 10'h7F;
  wire          _GEN_53 = io_in_18 == 12'h0;
  wire          _GEN_54 = $signed(_real_exp_T_36) > 10'sh7F;
  wire          _GEN_55 = $signed(_biased_exp_T_36) < 10'sh1;
  wire [9:0]    _sub_shift_T_226 =
    {6'h0, $signed(_shift_amt_T_55) < 4'sh0 ? 4'h0 - _shift_amt_T_55 : _shift_amt_T_55}
    - (10'h1 - _biased_exp_T_36);
  wire [1050:0] _mantissa_conv_T_470 =
    {1023'h0, _abs_val_full_T_94, 17'h0} << _sub_shift_T_226;
  wire [27:0]   _mantissa_conv_T_478 =
    extended_mantissa_18
    >> ($signed(_sub_shift_T_226) < 10'sh0 ? 10'h0 - _sub_shift_T_226 : _sub_shift_T_226);
  wire [27:0]   _mantissa_conv_T_483 = extended_mantissa_18 >> _shift_amt_T_55;
  wire [42:0]   _mantissa_conv_T_491 =
    {15'h0, _abs_val_full_T_94, 17'h0}
    << ($signed(_shift_amt_T_55) < 4'sh0 ? 4'h0 - _shift_amt_T_55 : _shift_amt_T_55);
  wire          sign_bit_19 = $signed(io_in_19) < 12'sh0;
  wire [10:0]   _abs_val_full_T_99 =
    sign_bit_19 ? 11'h0 - io_in_19[10:0] : io_in_19[10:0];
  wire [7:0]    _PE_T_1111 =
    {4'h0, _abs_val_full_T_99[7:4]} | {_abs_val_full_T_99[3:0], 4'h0};
  wire [7:0]    _PE_T_1121 =
    {2'h0, _PE_T_1111[7:2] & 6'h33} | {_PE_T_1111[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1131 =
    _PE_T_1121[7:1] & 7'h55 | {1'h0, _PE_T_1121[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_19 =
    _abs_val_full_T_99[10]
      ? 4'h0
      : _abs_val_full_T_99[9]
          ? 4'h1
          : _abs_val_full_T_99[8]
              ? 4'h2
              : _PE_T_1131[0]
                  ? 4'h3
                  : _PE_T_1131[1]
                      ? 4'h4
                      : _PE_T_1131[2]
                          ? 4'h5
                          : _PE_T_1131[3]
                              ? 4'h6
                              : _PE_T_1131[4]
                                  ? 4'h7
                                  : _PE_T_1131[5] ? 4'h8 : _PE_T_1131[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_58 = 4'h4 - PE_19;
  wire [27:0]   extended_mantissa_19 = {_abs_val_full_T_99, 17'h0};
  wire [9:0]    _real_exp_T_38 =
    io_exponent_4 + {{6{_shift_amt_T_58[3]}}, _shift_amt_T_58};
  wire [9:0]    _biased_exp_T_38 = _real_exp_T_38 + 10'h7F;
  wire          _GEN_56 = io_in_19 == 12'h0;
  wire          _GEN_57 = $signed(_real_exp_T_38) > 10'sh7F;
  wire          _GEN_58 = $signed(_biased_exp_T_38) < 10'sh1;
  wire [9:0]    _sub_shift_T_238 =
    {6'h0, $signed(_shift_amt_T_58) < 4'sh0 ? 4'h0 - _shift_amt_T_58 : _shift_amt_T_58}
    - (10'h1 - _biased_exp_T_38);
  wire [1050:0] _mantissa_conv_T_496 =
    {1023'h0, _abs_val_full_T_99, 17'h0} << _sub_shift_T_238;
  wire [27:0]   _mantissa_conv_T_504 =
    extended_mantissa_19
    >> ($signed(_sub_shift_T_238) < 10'sh0 ? 10'h0 - _sub_shift_T_238 : _sub_shift_T_238);
  wire [27:0]   _mantissa_conv_T_509 = extended_mantissa_19 >> _shift_amt_T_58;
  wire [42:0]   _mantissa_conv_T_517 =
    {15'h0, _abs_val_full_T_99, 17'h0}
    << ($signed(_shift_amt_T_58) < 4'sh0 ? 4'h0 - _shift_amt_T_58 : _shift_amt_T_58);
  wire          sign_bit_20 = $signed(io_in_20) < 12'sh0;
  wire [10:0]   _abs_val_full_T_104 =
    sign_bit_20 ? 11'h0 - io_in_20[10:0] : io_in_20[10:0];
  wire [7:0]    _PE_T_1169 =
    {4'h0, _abs_val_full_T_104[7:4]} | {_abs_val_full_T_104[3:0], 4'h0};
  wire [7:0]    _PE_T_1179 =
    {2'h0, _PE_T_1169[7:2] & 6'h33} | {_PE_T_1169[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1189 =
    _PE_T_1179[7:1] & 7'h55 | {1'h0, _PE_T_1179[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_20 =
    _abs_val_full_T_104[10]
      ? 4'h0
      : _abs_val_full_T_104[9]
          ? 4'h1
          : _abs_val_full_T_104[8]
              ? 4'h2
              : _PE_T_1189[0]
                  ? 4'h3
                  : _PE_T_1189[1]
                      ? 4'h4
                      : _PE_T_1189[2]
                          ? 4'h5
                          : _PE_T_1189[3]
                              ? 4'h6
                              : _PE_T_1189[4]
                                  ? 4'h7
                                  : _PE_T_1189[5] ? 4'h8 : _PE_T_1189[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_61 = 4'h4 - PE_20;
  wire [27:0]   extended_mantissa_20 = {_abs_val_full_T_104, 17'h0};
  wire [9:0]    _real_exp_T_40 =
    io_exponent_5 + {{6{_shift_amt_T_61[3]}}, _shift_amt_T_61};
  wire [9:0]    _biased_exp_T_40 = _real_exp_T_40 + 10'h7F;
  wire          _GEN_59 = io_in_20 == 12'h0;
  wire          _GEN_60 = $signed(_real_exp_T_40) > 10'sh7F;
  wire          _GEN_61 = $signed(_biased_exp_T_40) < 10'sh1;
  wire [9:0]    _sub_shift_T_250 =
    {6'h0, $signed(_shift_amt_T_61) < 4'sh0 ? 4'h0 - _shift_amt_T_61 : _shift_amt_T_61}
    - (10'h1 - _biased_exp_T_40);
  wire [1050:0] _mantissa_conv_T_522 =
    {1023'h0, _abs_val_full_T_104, 17'h0} << _sub_shift_T_250;
  wire [27:0]   _mantissa_conv_T_530 =
    extended_mantissa_20
    >> ($signed(_sub_shift_T_250) < 10'sh0 ? 10'h0 - _sub_shift_T_250 : _sub_shift_T_250);
  wire [27:0]   _mantissa_conv_T_535 = extended_mantissa_20 >> _shift_amt_T_61;
  wire [42:0]   _mantissa_conv_T_543 =
    {15'h0, _abs_val_full_T_104, 17'h0}
    << ($signed(_shift_amt_T_61) < 4'sh0 ? 4'h0 - _shift_amt_T_61 : _shift_amt_T_61);
  wire          sign_bit_21 = $signed(io_in_21) < 12'sh0;
  wire [10:0]   _abs_val_full_T_109 =
    sign_bit_21 ? 11'h0 - io_in_21[10:0] : io_in_21[10:0];
  wire [7:0]    _PE_T_1227 =
    {4'h0, _abs_val_full_T_109[7:4]} | {_abs_val_full_T_109[3:0], 4'h0};
  wire [7:0]    _PE_T_1237 =
    {2'h0, _PE_T_1227[7:2] & 6'h33} | {_PE_T_1227[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1247 =
    _PE_T_1237[7:1] & 7'h55 | {1'h0, _PE_T_1237[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_21 =
    _abs_val_full_T_109[10]
      ? 4'h0
      : _abs_val_full_T_109[9]
          ? 4'h1
          : _abs_val_full_T_109[8]
              ? 4'h2
              : _PE_T_1247[0]
                  ? 4'h3
                  : _PE_T_1247[1]
                      ? 4'h4
                      : _PE_T_1247[2]
                          ? 4'h5
                          : _PE_T_1247[3]
                              ? 4'h6
                              : _PE_T_1247[4]
                                  ? 4'h7
                                  : _PE_T_1247[5] ? 4'h8 : _PE_T_1247[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_64 = 4'h4 - PE_21;
  wire [27:0]   extended_mantissa_21 = {_abs_val_full_T_109, 17'h0};
  wire [9:0]    _real_exp_T_42 =
    io_exponent_5 + {{6{_shift_amt_T_64[3]}}, _shift_amt_T_64};
  wire [9:0]    _biased_exp_T_42 = _real_exp_T_42 + 10'h7F;
  wire          _GEN_62 = io_in_21 == 12'h0;
  wire          _GEN_63 = $signed(_real_exp_T_42) > 10'sh7F;
  wire          _GEN_64 = $signed(_biased_exp_T_42) < 10'sh1;
  wire [9:0]    _sub_shift_T_262 =
    {6'h0, $signed(_shift_amt_T_64) < 4'sh0 ? 4'h0 - _shift_amt_T_64 : _shift_amt_T_64}
    - (10'h1 - _biased_exp_T_42);
  wire [1050:0] _mantissa_conv_T_548 =
    {1023'h0, _abs_val_full_T_109, 17'h0} << _sub_shift_T_262;
  wire [27:0]   _mantissa_conv_T_556 =
    extended_mantissa_21
    >> ($signed(_sub_shift_T_262) < 10'sh0 ? 10'h0 - _sub_shift_T_262 : _sub_shift_T_262);
  wire [27:0]   _mantissa_conv_T_561 = extended_mantissa_21 >> _shift_amt_T_64;
  wire [42:0]   _mantissa_conv_T_569 =
    {15'h0, _abs_val_full_T_109, 17'h0}
    << ($signed(_shift_amt_T_64) < 4'sh0 ? 4'h0 - _shift_amt_T_64 : _shift_amt_T_64);
  wire          sign_bit_22 = $signed(io_in_22) < 12'sh0;
  wire [10:0]   _abs_val_full_T_114 =
    sign_bit_22 ? 11'h0 - io_in_22[10:0] : io_in_22[10:0];
  wire [7:0]    _PE_T_1285 =
    {4'h0, _abs_val_full_T_114[7:4]} | {_abs_val_full_T_114[3:0], 4'h0};
  wire [7:0]    _PE_T_1295 =
    {2'h0, _PE_T_1285[7:2] & 6'h33} | {_PE_T_1285[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1305 =
    _PE_T_1295[7:1] & 7'h55 | {1'h0, _PE_T_1295[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_22 =
    _abs_val_full_T_114[10]
      ? 4'h0
      : _abs_val_full_T_114[9]
          ? 4'h1
          : _abs_val_full_T_114[8]
              ? 4'h2
              : _PE_T_1305[0]
                  ? 4'h3
                  : _PE_T_1305[1]
                      ? 4'h4
                      : _PE_T_1305[2]
                          ? 4'h5
                          : _PE_T_1305[3]
                              ? 4'h6
                              : _PE_T_1305[4]
                                  ? 4'h7
                                  : _PE_T_1305[5] ? 4'h8 : _PE_T_1305[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_67 = 4'h4 - PE_22;
  wire [27:0]   extended_mantissa_22 = {_abs_val_full_T_114, 17'h0};
  wire [9:0]    _real_exp_T_44 =
    io_exponent_5 + {{6{_shift_amt_T_67[3]}}, _shift_amt_T_67};
  wire [9:0]    _biased_exp_T_44 = _real_exp_T_44 + 10'h7F;
  wire          _GEN_65 = io_in_22 == 12'h0;
  wire          _GEN_66 = $signed(_real_exp_T_44) > 10'sh7F;
  wire          _GEN_67 = $signed(_biased_exp_T_44) < 10'sh1;
  wire [9:0]    _sub_shift_T_274 =
    {6'h0, $signed(_shift_amt_T_67) < 4'sh0 ? 4'h0 - _shift_amt_T_67 : _shift_amt_T_67}
    - (10'h1 - _biased_exp_T_44);
  wire [1050:0] _mantissa_conv_T_574 =
    {1023'h0, _abs_val_full_T_114, 17'h0} << _sub_shift_T_274;
  wire [27:0]   _mantissa_conv_T_582 =
    extended_mantissa_22
    >> ($signed(_sub_shift_T_274) < 10'sh0 ? 10'h0 - _sub_shift_T_274 : _sub_shift_T_274);
  wire [27:0]   _mantissa_conv_T_587 = extended_mantissa_22 >> _shift_amt_T_67;
  wire [42:0]   _mantissa_conv_T_595 =
    {15'h0, _abs_val_full_T_114, 17'h0}
    << ($signed(_shift_amt_T_67) < 4'sh0 ? 4'h0 - _shift_amt_T_67 : _shift_amt_T_67);
  wire          sign_bit_23 = $signed(io_in_23) < 12'sh0;
  wire [10:0]   _abs_val_full_T_119 =
    sign_bit_23 ? 11'h0 - io_in_23[10:0] : io_in_23[10:0];
  wire [7:0]    _PE_T_1343 =
    {4'h0, _abs_val_full_T_119[7:4]} | {_abs_val_full_T_119[3:0], 4'h0};
  wire [7:0]    _PE_T_1353 =
    {2'h0, _PE_T_1343[7:2] & 6'h33} | {_PE_T_1343[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1363 =
    _PE_T_1353[7:1] & 7'h55 | {1'h0, _PE_T_1353[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_23 =
    _abs_val_full_T_119[10]
      ? 4'h0
      : _abs_val_full_T_119[9]
          ? 4'h1
          : _abs_val_full_T_119[8]
              ? 4'h2
              : _PE_T_1363[0]
                  ? 4'h3
                  : _PE_T_1363[1]
                      ? 4'h4
                      : _PE_T_1363[2]
                          ? 4'h5
                          : _PE_T_1363[3]
                              ? 4'h6
                              : _PE_T_1363[4]
                                  ? 4'h7
                                  : _PE_T_1363[5] ? 4'h8 : _PE_T_1363[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_70 = 4'h4 - PE_23;
  wire [27:0]   extended_mantissa_23 = {_abs_val_full_T_119, 17'h0};
  wire [9:0]    _real_exp_T_46 =
    io_exponent_5 + {{6{_shift_amt_T_70[3]}}, _shift_amt_T_70};
  wire [9:0]    _biased_exp_T_46 = _real_exp_T_46 + 10'h7F;
  wire          _GEN_68 = io_in_23 == 12'h0;
  wire          _GEN_69 = $signed(_real_exp_T_46) > 10'sh7F;
  wire          _GEN_70 = $signed(_biased_exp_T_46) < 10'sh1;
  wire [9:0]    _sub_shift_T_286 =
    {6'h0, $signed(_shift_amt_T_70) < 4'sh0 ? 4'h0 - _shift_amt_T_70 : _shift_amt_T_70}
    - (10'h1 - _biased_exp_T_46);
  wire [1050:0] _mantissa_conv_T_600 =
    {1023'h0, _abs_val_full_T_119, 17'h0} << _sub_shift_T_286;
  wire [27:0]   _mantissa_conv_T_608 =
    extended_mantissa_23
    >> ($signed(_sub_shift_T_286) < 10'sh0 ? 10'h0 - _sub_shift_T_286 : _sub_shift_T_286);
  wire [27:0]   _mantissa_conv_T_613 = extended_mantissa_23 >> _shift_amt_T_70;
  wire [42:0]   _mantissa_conv_T_621 =
    {15'h0, _abs_val_full_T_119, 17'h0}
    << ($signed(_shift_amt_T_70) < 4'sh0 ? 4'h0 - _shift_amt_T_70 : _shift_amt_T_70);
  wire          sign_bit_24 = $signed(io_in_24) < 12'sh0;
  wire [10:0]   _abs_val_full_T_124 =
    sign_bit_24 ? 11'h0 - io_in_24[10:0] : io_in_24[10:0];
  wire [7:0]    _PE_T_1401 =
    {4'h0, _abs_val_full_T_124[7:4]} | {_abs_val_full_T_124[3:0], 4'h0};
  wire [7:0]    _PE_T_1411 =
    {2'h0, _PE_T_1401[7:2] & 6'h33} | {_PE_T_1401[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1421 =
    _PE_T_1411[7:1] & 7'h55 | {1'h0, _PE_T_1411[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_24 =
    _abs_val_full_T_124[10]
      ? 4'h0
      : _abs_val_full_T_124[9]
          ? 4'h1
          : _abs_val_full_T_124[8]
              ? 4'h2
              : _PE_T_1421[0]
                  ? 4'h3
                  : _PE_T_1421[1]
                      ? 4'h4
                      : _PE_T_1421[2]
                          ? 4'h5
                          : _PE_T_1421[3]
                              ? 4'h6
                              : _PE_T_1421[4]
                                  ? 4'h7
                                  : _PE_T_1421[5] ? 4'h8 : _PE_T_1421[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_73 = 4'h4 - PE_24;
  wire [27:0]   extended_mantissa_24 = {_abs_val_full_T_124, 17'h0};
  wire [9:0]    _real_exp_T_48 =
    io_exponent_6 + {{6{_shift_amt_T_73[3]}}, _shift_amt_T_73};
  wire [9:0]    _biased_exp_T_48 = _real_exp_T_48 + 10'h7F;
  wire          _GEN_71 = io_in_24 == 12'h0;
  wire          _GEN_72 = $signed(_real_exp_T_48) > 10'sh7F;
  wire          _GEN_73 = $signed(_biased_exp_T_48) < 10'sh1;
  wire [9:0]    _sub_shift_T_298 =
    {6'h0, $signed(_shift_amt_T_73) < 4'sh0 ? 4'h0 - _shift_amt_T_73 : _shift_amt_T_73}
    - (10'h1 - _biased_exp_T_48);
  wire [1050:0] _mantissa_conv_T_626 =
    {1023'h0, _abs_val_full_T_124, 17'h0} << _sub_shift_T_298;
  wire [27:0]   _mantissa_conv_T_634 =
    extended_mantissa_24
    >> ($signed(_sub_shift_T_298) < 10'sh0 ? 10'h0 - _sub_shift_T_298 : _sub_shift_T_298);
  wire [27:0]   _mantissa_conv_T_639 = extended_mantissa_24 >> _shift_amt_T_73;
  wire [42:0]   _mantissa_conv_T_647 =
    {15'h0, _abs_val_full_T_124, 17'h0}
    << ($signed(_shift_amt_T_73) < 4'sh0 ? 4'h0 - _shift_amt_T_73 : _shift_amt_T_73);
  wire          sign_bit_25 = $signed(io_in_25) < 12'sh0;
  wire [10:0]   _abs_val_full_T_129 =
    sign_bit_25 ? 11'h0 - io_in_25[10:0] : io_in_25[10:0];
  wire [7:0]    _PE_T_1459 =
    {4'h0, _abs_val_full_T_129[7:4]} | {_abs_val_full_T_129[3:0], 4'h0};
  wire [7:0]    _PE_T_1469 =
    {2'h0, _PE_T_1459[7:2] & 6'h33} | {_PE_T_1459[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1479 =
    _PE_T_1469[7:1] & 7'h55 | {1'h0, _PE_T_1469[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_25 =
    _abs_val_full_T_129[10]
      ? 4'h0
      : _abs_val_full_T_129[9]
          ? 4'h1
          : _abs_val_full_T_129[8]
              ? 4'h2
              : _PE_T_1479[0]
                  ? 4'h3
                  : _PE_T_1479[1]
                      ? 4'h4
                      : _PE_T_1479[2]
                          ? 4'h5
                          : _PE_T_1479[3]
                              ? 4'h6
                              : _PE_T_1479[4]
                                  ? 4'h7
                                  : _PE_T_1479[5] ? 4'h8 : _PE_T_1479[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_76 = 4'h4 - PE_25;
  wire [27:0]   extended_mantissa_25 = {_abs_val_full_T_129, 17'h0};
  wire [9:0]    _real_exp_T_50 =
    io_exponent_6 + {{6{_shift_amt_T_76[3]}}, _shift_amt_T_76};
  wire [9:0]    _biased_exp_T_50 = _real_exp_T_50 + 10'h7F;
  wire          _GEN_74 = io_in_25 == 12'h0;
  wire          _GEN_75 = $signed(_real_exp_T_50) > 10'sh7F;
  wire          _GEN_76 = $signed(_biased_exp_T_50) < 10'sh1;
  wire [9:0]    _sub_shift_T_310 =
    {6'h0, $signed(_shift_amt_T_76) < 4'sh0 ? 4'h0 - _shift_amt_T_76 : _shift_amt_T_76}
    - (10'h1 - _biased_exp_T_50);
  wire [1050:0] _mantissa_conv_T_652 =
    {1023'h0, _abs_val_full_T_129, 17'h0} << _sub_shift_T_310;
  wire [27:0]   _mantissa_conv_T_660 =
    extended_mantissa_25
    >> ($signed(_sub_shift_T_310) < 10'sh0 ? 10'h0 - _sub_shift_T_310 : _sub_shift_T_310);
  wire [27:0]   _mantissa_conv_T_665 = extended_mantissa_25 >> _shift_amt_T_76;
  wire [42:0]   _mantissa_conv_T_673 =
    {15'h0, _abs_val_full_T_129, 17'h0}
    << ($signed(_shift_amt_T_76) < 4'sh0 ? 4'h0 - _shift_amt_T_76 : _shift_amt_T_76);
  wire          sign_bit_26 = $signed(io_in_26) < 12'sh0;
  wire [10:0]   _abs_val_full_T_134 =
    sign_bit_26 ? 11'h0 - io_in_26[10:0] : io_in_26[10:0];
  wire [7:0]    _PE_T_1517 =
    {4'h0, _abs_val_full_T_134[7:4]} | {_abs_val_full_T_134[3:0], 4'h0};
  wire [7:0]    _PE_T_1527 =
    {2'h0, _PE_T_1517[7:2] & 6'h33} | {_PE_T_1517[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1537 =
    _PE_T_1527[7:1] & 7'h55 | {1'h0, _PE_T_1527[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_26 =
    _abs_val_full_T_134[10]
      ? 4'h0
      : _abs_val_full_T_134[9]
          ? 4'h1
          : _abs_val_full_T_134[8]
              ? 4'h2
              : _PE_T_1537[0]
                  ? 4'h3
                  : _PE_T_1537[1]
                      ? 4'h4
                      : _PE_T_1537[2]
                          ? 4'h5
                          : _PE_T_1537[3]
                              ? 4'h6
                              : _PE_T_1537[4]
                                  ? 4'h7
                                  : _PE_T_1537[5] ? 4'h8 : _PE_T_1537[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_79 = 4'h4 - PE_26;
  wire [27:0]   extended_mantissa_26 = {_abs_val_full_T_134, 17'h0};
  wire [9:0]    _real_exp_T_52 =
    io_exponent_6 + {{6{_shift_amt_T_79[3]}}, _shift_amt_T_79};
  wire [9:0]    _biased_exp_T_52 = _real_exp_T_52 + 10'h7F;
  wire          _GEN_77 = io_in_26 == 12'h0;
  wire          _GEN_78 = $signed(_real_exp_T_52) > 10'sh7F;
  wire          _GEN_79 = $signed(_biased_exp_T_52) < 10'sh1;
  wire [9:0]    _sub_shift_T_322 =
    {6'h0, $signed(_shift_amt_T_79) < 4'sh0 ? 4'h0 - _shift_amt_T_79 : _shift_amt_T_79}
    - (10'h1 - _biased_exp_T_52);
  wire [1050:0] _mantissa_conv_T_678 =
    {1023'h0, _abs_val_full_T_134, 17'h0} << _sub_shift_T_322;
  wire [27:0]   _mantissa_conv_T_686 =
    extended_mantissa_26
    >> ($signed(_sub_shift_T_322) < 10'sh0 ? 10'h0 - _sub_shift_T_322 : _sub_shift_T_322);
  wire [27:0]   _mantissa_conv_T_691 = extended_mantissa_26 >> _shift_amt_T_79;
  wire [42:0]   _mantissa_conv_T_699 =
    {15'h0, _abs_val_full_T_134, 17'h0}
    << ($signed(_shift_amt_T_79) < 4'sh0 ? 4'h0 - _shift_amt_T_79 : _shift_amt_T_79);
  wire          sign_bit_27 = $signed(io_in_27) < 12'sh0;
  wire [10:0]   _abs_val_full_T_139 =
    sign_bit_27 ? 11'h0 - io_in_27[10:0] : io_in_27[10:0];
  wire [7:0]    _PE_T_1575 =
    {4'h0, _abs_val_full_T_139[7:4]} | {_abs_val_full_T_139[3:0], 4'h0};
  wire [7:0]    _PE_T_1585 =
    {2'h0, _PE_T_1575[7:2] & 6'h33} | {_PE_T_1575[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1595 =
    _PE_T_1585[7:1] & 7'h55 | {1'h0, _PE_T_1585[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_27 =
    _abs_val_full_T_139[10]
      ? 4'h0
      : _abs_val_full_T_139[9]
          ? 4'h1
          : _abs_val_full_T_139[8]
              ? 4'h2
              : _PE_T_1595[0]
                  ? 4'h3
                  : _PE_T_1595[1]
                      ? 4'h4
                      : _PE_T_1595[2]
                          ? 4'h5
                          : _PE_T_1595[3]
                              ? 4'h6
                              : _PE_T_1595[4]
                                  ? 4'h7
                                  : _PE_T_1595[5] ? 4'h8 : _PE_T_1595[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_82 = 4'h4 - PE_27;
  wire [27:0]   extended_mantissa_27 = {_abs_val_full_T_139, 17'h0};
  wire [9:0]    _real_exp_T_54 =
    io_exponent_6 + {{6{_shift_amt_T_82[3]}}, _shift_amt_T_82};
  wire [9:0]    _biased_exp_T_54 = _real_exp_T_54 + 10'h7F;
  wire          _GEN_80 = io_in_27 == 12'h0;
  wire          _GEN_81 = $signed(_real_exp_T_54) > 10'sh7F;
  wire          _GEN_82 = $signed(_biased_exp_T_54) < 10'sh1;
  wire [9:0]    _sub_shift_T_334 =
    {6'h0, $signed(_shift_amt_T_82) < 4'sh0 ? 4'h0 - _shift_amt_T_82 : _shift_amt_T_82}
    - (10'h1 - _biased_exp_T_54);
  wire [1050:0] _mantissa_conv_T_704 =
    {1023'h0, _abs_val_full_T_139, 17'h0} << _sub_shift_T_334;
  wire [27:0]   _mantissa_conv_T_712 =
    extended_mantissa_27
    >> ($signed(_sub_shift_T_334) < 10'sh0 ? 10'h0 - _sub_shift_T_334 : _sub_shift_T_334);
  wire [27:0]   _mantissa_conv_T_717 = extended_mantissa_27 >> _shift_amt_T_82;
  wire [42:0]   _mantissa_conv_T_725 =
    {15'h0, _abs_val_full_T_139, 17'h0}
    << ($signed(_shift_amt_T_82) < 4'sh0 ? 4'h0 - _shift_amt_T_82 : _shift_amt_T_82);
  wire          sign_bit_28 = $signed(io_in_28) < 12'sh0;
  wire [10:0]   _abs_val_full_T_144 =
    sign_bit_28 ? 11'h0 - io_in_28[10:0] : io_in_28[10:0];
  wire [7:0]    _PE_T_1633 =
    {4'h0, _abs_val_full_T_144[7:4]} | {_abs_val_full_T_144[3:0], 4'h0};
  wire [7:0]    _PE_T_1643 =
    {2'h0, _PE_T_1633[7:2] & 6'h33} | {_PE_T_1633[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1653 =
    _PE_T_1643[7:1] & 7'h55 | {1'h0, _PE_T_1643[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_28 =
    _abs_val_full_T_144[10]
      ? 4'h0
      : _abs_val_full_T_144[9]
          ? 4'h1
          : _abs_val_full_T_144[8]
              ? 4'h2
              : _PE_T_1653[0]
                  ? 4'h3
                  : _PE_T_1653[1]
                      ? 4'h4
                      : _PE_T_1653[2]
                          ? 4'h5
                          : _PE_T_1653[3]
                              ? 4'h6
                              : _PE_T_1653[4]
                                  ? 4'h7
                                  : _PE_T_1653[5] ? 4'h8 : _PE_T_1653[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_85 = 4'h4 - PE_28;
  wire [27:0]   extended_mantissa_28 = {_abs_val_full_T_144, 17'h0};
  wire [9:0]    _real_exp_T_56 =
    io_exponent_7 + {{6{_shift_amt_T_85[3]}}, _shift_amt_T_85};
  wire [9:0]    _biased_exp_T_56 = _real_exp_T_56 + 10'h7F;
  wire          _GEN_83 = io_in_28 == 12'h0;
  wire          _GEN_84 = $signed(_real_exp_T_56) > 10'sh7F;
  wire          _GEN_85 = $signed(_biased_exp_T_56) < 10'sh1;
  wire [9:0]    _sub_shift_T_346 =
    {6'h0, $signed(_shift_amt_T_85) < 4'sh0 ? 4'h0 - _shift_amt_T_85 : _shift_amt_T_85}
    - (10'h1 - _biased_exp_T_56);
  wire [1050:0] _mantissa_conv_T_730 =
    {1023'h0, _abs_val_full_T_144, 17'h0} << _sub_shift_T_346;
  wire [27:0]   _mantissa_conv_T_738 =
    extended_mantissa_28
    >> ($signed(_sub_shift_T_346) < 10'sh0 ? 10'h0 - _sub_shift_T_346 : _sub_shift_T_346);
  wire [27:0]   _mantissa_conv_T_743 = extended_mantissa_28 >> _shift_amt_T_85;
  wire [42:0]   _mantissa_conv_T_751 =
    {15'h0, _abs_val_full_T_144, 17'h0}
    << ($signed(_shift_amt_T_85) < 4'sh0 ? 4'h0 - _shift_amt_T_85 : _shift_amt_T_85);
  wire          sign_bit_29 = $signed(io_in_29) < 12'sh0;
  wire [10:0]   _abs_val_full_T_149 =
    sign_bit_29 ? 11'h0 - io_in_29[10:0] : io_in_29[10:0];
  wire [7:0]    _PE_T_1691 =
    {4'h0, _abs_val_full_T_149[7:4]} | {_abs_val_full_T_149[3:0], 4'h0};
  wire [7:0]    _PE_T_1701 =
    {2'h0, _PE_T_1691[7:2] & 6'h33} | {_PE_T_1691[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1711 =
    _PE_T_1701[7:1] & 7'h55 | {1'h0, _PE_T_1701[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_29 =
    _abs_val_full_T_149[10]
      ? 4'h0
      : _abs_val_full_T_149[9]
          ? 4'h1
          : _abs_val_full_T_149[8]
              ? 4'h2
              : _PE_T_1711[0]
                  ? 4'h3
                  : _PE_T_1711[1]
                      ? 4'h4
                      : _PE_T_1711[2]
                          ? 4'h5
                          : _PE_T_1711[3]
                              ? 4'h6
                              : _PE_T_1711[4]
                                  ? 4'h7
                                  : _PE_T_1711[5] ? 4'h8 : _PE_T_1711[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_88 = 4'h4 - PE_29;
  wire [27:0]   extended_mantissa_29 = {_abs_val_full_T_149, 17'h0};
  wire [9:0]    _real_exp_T_58 =
    io_exponent_7 + {{6{_shift_amt_T_88[3]}}, _shift_amt_T_88};
  wire [9:0]    _biased_exp_T_58 = _real_exp_T_58 + 10'h7F;
  wire          _GEN_86 = io_in_29 == 12'h0;
  wire          _GEN_87 = $signed(_real_exp_T_58) > 10'sh7F;
  wire          _GEN_88 = $signed(_biased_exp_T_58) < 10'sh1;
  wire [9:0]    _sub_shift_T_358 =
    {6'h0, $signed(_shift_amt_T_88) < 4'sh0 ? 4'h0 - _shift_amt_T_88 : _shift_amt_T_88}
    - (10'h1 - _biased_exp_T_58);
  wire [1050:0] _mantissa_conv_T_756 =
    {1023'h0, _abs_val_full_T_149, 17'h0} << _sub_shift_T_358;
  wire [27:0]   _mantissa_conv_T_764 =
    extended_mantissa_29
    >> ($signed(_sub_shift_T_358) < 10'sh0 ? 10'h0 - _sub_shift_T_358 : _sub_shift_T_358);
  wire [27:0]   _mantissa_conv_T_769 = extended_mantissa_29 >> _shift_amt_T_88;
  wire [42:0]   _mantissa_conv_T_777 =
    {15'h0, _abs_val_full_T_149, 17'h0}
    << ($signed(_shift_amt_T_88) < 4'sh0 ? 4'h0 - _shift_amt_T_88 : _shift_amt_T_88);
  wire          sign_bit_30 = $signed(io_in_30) < 12'sh0;
  wire [10:0]   _abs_val_full_T_154 =
    sign_bit_30 ? 11'h0 - io_in_30[10:0] : io_in_30[10:0];
  wire [7:0]    _PE_T_1749 =
    {4'h0, _abs_val_full_T_154[7:4]} | {_abs_val_full_T_154[3:0], 4'h0};
  wire [7:0]    _PE_T_1759 =
    {2'h0, _PE_T_1749[7:2] & 6'h33} | {_PE_T_1749[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1769 =
    _PE_T_1759[7:1] & 7'h55 | {1'h0, _PE_T_1759[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_30 =
    _abs_val_full_T_154[10]
      ? 4'h0
      : _abs_val_full_T_154[9]
          ? 4'h1
          : _abs_val_full_T_154[8]
              ? 4'h2
              : _PE_T_1769[0]
                  ? 4'h3
                  : _PE_T_1769[1]
                      ? 4'h4
                      : _PE_T_1769[2]
                          ? 4'h5
                          : _PE_T_1769[3]
                              ? 4'h6
                              : _PE_T_1769[4]
                                  ? 4'h7
                                  : _PE_T_1769[5] ? 4'h8 : _PE_T_1769[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_91 = 4'h4 - PE_30;
  wire [27:0]   extended_mantissa_30 = {_abs_val_full_T_154, 17'h0};
  wire [9:0]    _real_exp_T_60 =
    io_exponent_7 + {{6{_shift_amt_T_91[3]}}, _shift_amt_T_91};
  wire [9:0]    _biased_exp_T_60 = _real_exp_T_60 + 10'h7F;
  wire          _GEN_89 = io_in_30 == 12'h0;
  wire          _GEN_90 = $signed(_real_exp_T_60) > 10'sh7F;
  wire          _GEN_91 = $signed(_biased_exp_T_60) < 10'sh1;
  wire [9:0]    _sub_shift_T_370 =
    {6'h0, $signed(_shift_amt_T_91) < 4'sh0 ? 4'h0 - _shift_amt_T_91 : _shift_amt_T_91}
    - (10'h1 - _biased_exp_T_60);
  wire [1050:0] _mantissa_conv_T_782 =
    {1023'h0, _abs_val_full_T_154, 17'h0} << _sub_shift_T_370;
  wire [27:0]   _mantissa_conv_T_790 =
    extended_mantissa_30
    >> ($signed(_sub_shift_T_370) < 10'sh0 ? 10'h0 - _sub_shift_T_370 : _sub_shift_T_370);
  wire [27:0]   _mantissa_conv_T_795 = extended_mantissa_30 >> _shift_amt_T_91;
  wire [42:0]   _mantissa_conv_T_803 =
    {15'h0, _abs_val_full_T_154, 17'h0}
    << ($signed(_shift_amt_T_91) < 4'sh0 ? 4'h0 - _shift_amt_T_91 : _shift_amt_T_91);
  wire          sign_bit_31 = $signed(io_in_31) < 12'sh0;
  wire [10:0]   _abs_val_full_T_159 =
    sign_bit_31 ? 11'h0 - io_in_31[10:0] : io_in_31[10:0];
  wire [7:0]    _PE_T_1807 =
    {4'h0, _abs_val_full_T_159[7:4]} | {_abs_val_full_T_159[3:0], 4'h0};
  wire [7:0]    _PE_T_1817 =
    {2'h0, _PE_T_1807[7:2] & 6'h33} | {_PE_T_1807[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1827 =
    _PE_T_1817[7:1] & 7'h55 | {1'h0, _PE_T_1817[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_31 =
    _abs_val_full_T_159[10]
      ? 4'h0
      : _abs_val_full_T_159[9]
          ? 4'h1
          : _abs_val_full_T_159[8]
              ? 4'h2
              : _PE_T_1827[0]
                  ? 4'h3
                  : _PE_T_1827[1]
                      ? 4'h4
                      : _PE_T_1827[2]
                          ? 4'h5
                          : _PE_T_1827[3]
                              ? 4'h6
                              : _PE_T_1827[4]
                                  ? 4'h7
                                  : _PE_T_1827[5] ? 4'h8 : _PE_T_1827[6] ? 4'h9 : 4'hA;
  wire [3:0]    _shift_amt_T_94 = 4'h4 - PE_31;
  wire [27:0]   extended_mantissa_31 = {_abs_val_full_T_159, 17'h0};
  wire [9:0]    _real_exp_T_62 =
    io_exponent_7 + {{6{_shift_amt_T_94[3]}}, _shift_amt_T_94};
  wire [9:0]    _biased_exp_T_62 = _real_exp_T_62 + 10'h7F;
  wire          _GEN_92 = io_in_31 == 12'h0;
  wire          _GEN_93 = $signed(_real_exp_T_62) > 10'sh7F;
  wire          _GEN_94 = $signed(_biased_exp_T_62) < 10'sh1;
  wire [9:0]    _sub_shift_T_382 =
    {6'h0, $signed(_shift_amt_T_94) < 4'sh0 ? 4'h0 - _shift_amt_T_94 : _shift_amt_T_94}
    - (10'h1 - _biased_exp_T_62);
  wire [1050:0] _mantissa_conv_T_808 =
    {1023'h0, _abs_val_full_T_159, 17'h0} << _sub_shift_T_382;
  wire [27:0]   _mantissa_conv_T_816 =
    extended_mantissa_31
    >> ($signed(_sub_shift_T_382) < 10'sh0 ? 10'h0 - _sub_shift_T_382 : _sub_shift_T_382);
  wire [27:0]   _mantissa_conv_T_821 = extended_mantissa_31 >> _shift_amt_T_94;
  wire [42:0]   _mantissa_conv_T_829 =
    {15'h0, _abs_val_full_T_159, 17'h0}
    << ($signed(_shift_amt_T_94) < 4'sh0 ? 4'h0 - _shift_amt_T_94 : _shift_amt_T_94);
  assign io_out_0_sign = enable_depth_3 & ~io_nan_0 & sign_bit;
  assign io_out_0_exponent =
    enable_depth_3
      ? (io_nan_0
           ? 8'hFF
           : _GEN ? 8'h0 : _GEN_0 ? 8'hFF : _GEN_1 ? 8'h0 : _biased_exp_T[7:0])
      : 8'h0;
  assign io_out_0_mantissa =
    enable_depth_3
      ? (io_nan_0
           ? 23'h400000
           : _GEN | _GEN_0
               ? 23'h0
               : _GEN_1
                   ? ($signed(_sub_shift_T_10) > -10'sh1
                        ? _mantissa_conv_T_2[22:0]
                        : _mantissa_conv_T_10[22:0])
                   : $signed(_shift_amt_T_1) > -4'sh1
                       ? _mantissa_conv_T_15[22:0]
                       : _mantissa_conv_T_23[22:0])
      : 23'h0;
  assign io_out_1_sign = enable_depth_3 & ~io_nan_0 & sign_bit_1;
  assign io_out_1_exponent =
    enable_depth_3
      ? (io_nan_0
           ? 8'hFF
           : _GEN_2 ? 8'h0 : _GEN_3 ? 8'hFF : _GEN_4 ? 8'h0 : _biased_exp_T_2[7:0])
      : 8'h0;
  assign io_out_1_mantissa =
    enable_depth_3
      ? (io_nan_0
           ? 23'h400000
           : _GEN_2 | _GEN_3
               ? 23'h0
               : _GEN_4
                   ? ($signed(_sub_shift_T_22) > -10'sh1
                        ? _mantissa_conv_T_28[22:0]
                        : _mantissa_conv_T_36[22:0])
                   : $signed(_shift_amt_T_4) > -4'sh1
                       ? _mantissa_conv_T_41[22:0]
                       : _mantissa_conv_T_49[22:0])
      : 23'h0;
  assign io_out_2_sign = enable_depth_3 & ~io_nan_0 & sign_bit_2;
  assign io_out_2_exponent =
    enable_depth_3
      ? (io_nan_0
           ? 8'hFF
           : _GEN_5 ? 8'h0 : _GEN_6 ? 8'hFF : _GEN_7 ? 8'h0 : _biased_exp_T_4[7:0])
      : 8'h0;
  assign io_out_2_mantissa =
    enable_depth_3
      ? (io_nan_0
           ? 23'h400000
           : _GEN_5 | _GEN_6
               ? 23'h0
               : _GEN_7
                   ? ($signed(_sub_shift_T_34) > -10'sh1
                        ? _mantissa_conv_T_54[22:0]
                        : _mantissa_conv_T_62[22:0])
                   : $signed(_shift_amt_T_7) > -4'sh1
                       ? _mantissa_conv_T_67[22:0]
                       : _mantissa_conv_T_75[22:0])
      : 23'h0;
  assign io_out_3_sign = enable_depth_3 & ~io_nan_0 & sign_bit_3;
  assign io_out_3_exponent =
    enable_depth_3
      ? (io_nan_0
           ? 8'hFF
           : _GEN_8 ? 8'h0 : _GEN_9 ? 8'hFF : _GEN_10 ? 8'h0 : _biased_exp_T_6[7:0])
      : 8'h0;
  assign io_out_3_mantissa =
    enable_depth_3
      ? (io_nan_0
           ? 23'h400000
           : _GEN_8 | _GEN_9
               ? 23'h0
               : _GEN_10
                   ? ($signed(_sub_shift_T_46) > -10'sh1
                        ? _mantissa_conv_T_80[22:0]
                        : _mantissa_conv_T_88[22:0])
                   : $signed(_shift_amt_T_10) > -4'sh1
                       ? _mantissa_conv_T_93[22:0]
                       : _mantissa_conv_T_101[22:0])
      : 23'h0;
  assign io_out_4_sign = enable_depth_3 & ~io_nan_1 & sign_bit_4;
  assign io_out_4_exponent =
    enable_depth_3
      ? (io_nan_1
           ? 8'hFF
           : _GEN_11 ? 8'h0 : _GEN_12 ? 8'hFF : _GEN_13 ? 8'h0 : _biased_exp_T_8[7:0])
      : 8'h0;
  assign io_out_4_mantissa =
    enable_depth_3
      ? (io_nan_1
           ? 23'h400000
           : _GEN_11 | _GEN_12
               ? 23'h0
               : _GEN_13
                   ? ($signed(_sub_shift_T_58) > -10'sh1
                        ? _mantissa_conv_T_106[22:0]
                        : _mantissa_conv_T_114[22:0])
                   : $signed(_shift_amt_T_13) > -4'sh1
                       ? _mantissa_conv_T_119[22:0]
                       : _mantissa_conv_T_127[22:0])
      : 23'h0;
  assign io_out_5_sign = enable_depth_3 & ~io_nan_1 & sign_bit_5;
  assign io_out_5_exponent =
    enable_depth_3
      ? (io_nan_1
           ? 8'hFF
           : _GEN_14 ? 8'h0 : _GEN_15 ? 8'hFF : _GEN_16 ? 8'h0 : _biased_exp_T_10[7:0])
      : 8'h0;
  assign io_out_5_mantissa =
    enable_depth_3
      ? (io_nan_1
           ? 23'h400000
           : _GEN_14 | _GEN_15
               ? 23'h0
               : _GEN_16
                   ? ($signed(_sub_shift_T_70) > -10'sh1
                        ? _mantissa_conv_T_132[22:0]
                        : _mantissa_conv_T_140[22:0])
                   : $signed(_shift_amt_T_16) > -4'sh1
                       ? _mantissa_conv_T_145[22:0]
                       : _mantissa_conv_T_153[22:0])
      : 23'h0;
  assign io_out_6_sign = enable_depth_3 & ~io_nan_1 & sign_bit_6;
  assign io_out_6_exponent =
    enable_depth_3
      ? (io_nan_1
           ? 8'hFF
           : _GEN_17 ? 8'h0 : _GEN_18 ? 8'hFF : _GEN_19 ? 8'h0 : _biased_exp_T_12[7:0])
      : 8'h0;
  assign io_out_6_mantissa =
    enable_depth_3
      ? (io_nan_1
           ? 23'h400000
           : _GEN_17 | _GEN_18
               ? 23'h0
               : _GEN_19
                   ? ($signed(_sub_shift_T_82) > -10'sh1
                        ? _mantissa_conv_T_158[22:0]
                        : _mantissa_conv_T_166[22:0])
                   : $signed(_shift_amt_T_19) > -4'sh1
                       ? _mantissa_conv_T_171[22:0]
                       : _mantissa_conv_T_179[22:0])
      : 23'h0;
  assign io_out_7_sign = enable_depth_3 & ~io_nan_1 & sign_bit_7;
  assign io_out_7_exponent =
    enable_depth_3
      ? (io_nan_1
           ? 8'hFF
           : _GEN_20 ? 8'h0 : _GEN_21 ? 8'hFF : _GEN_22 ? 8'h0 : _biased_exp_T_14[7:0])
      : 8'h0;
  assign io_out_7_mantissa =
    enable_depth_3
      ? (io_nan_1
           ? 23'h400000
           : _GEN_20 | _GEN_21
               ? 23'h0
               : _GEN_22
                   ? ($signed(_sub_shift_T_94) > -10'sh1
                        ? _mantissa_conv_T_184[22:0]
                        : _mantissa_conv_T_192[22:0])
                   : $signed(_shift_amt_T_22) > -4'sh1
                       ? _mantissa_conv_T_197[22:0]
                       : _mantissa_conv_T_205[22:0])
      : 23'h0;
  assign io_out_8_sign = enable_depth_3 & ~io_nan_2 & sign_bit_8;
  assign io_out_8_exponent =
    enable_depth_3
      ? (io_nan_2
           ? 8'hFF
           : _GEN_23 ? 8'h0 : _GEN_24 ? 8'hFF : _GEN_25 ? 8'h0 : _biased_exp_T_16[7:0])
      : 8'h0;
  assign io_out_8_mantissa =
    enable_depth_3
      ? (io_nan_2
           ? 23'h400000
           : _GEN_23 | _GEN_24
               ? 23'h0
               : _GEN_25
                   ? ($signed(_sub_shift_T_106) > -10'sh1
                        ? _mantissa_conv_T_210[22:0]
                        : _mantissa_conv_T_218[22:0])
                   : $signed(_shift_amt_T_25) > -4'sh1
                       ? _mantissa_conv_T_223[22:0]
                       : _mantissa_conv_T_231[22:0])
      : 23'h0;
  assign io_out_9_sign = enable_depth_3 & ~io_nan_2 & sign_bit_9;
  assign io_out_9_exponent =
    enable_depth_3
      ? (io_nan_2
           ? 8'hFF
           : _GEN_26 ? 8'h0 : _GEN_27 ? 8'hFF : _GEN_28 ? 8'h0 : _biased_exp_T_18[7:0])
      : 8'h0;
  assign io_out_9_mantissa =
    enable_depth_3
      ? (io_nan_2
           ? 23'h400000
           : _GEN_26 | _GEN_27
               ? 23'h0
               : _GEN_28
                   ? ($signed(_sub_shift_T_118) > -10'sh1
                        ? _mantissa_conv_T_236[22:0]
                        : _mantissa_conv_T_244[22:0])
                   : $signed(_shift_amt_T_28) > -4'sh1
                       ? _mantissa_conv_T_249[22:0]
                       : _mantissa_conv_T_257[22:0])
      : 23'h0;
  assign io_out_10_sign = enable_depth_3 & ~io_nan_2 & sign_bit_10;
  assign io_out_10_exponent =
    enable_depth_3
      ? (io_nan_2
           ? 8'hFF
           : _GEN_29 ? 8'h0 : _GEN_30 ? 8'hFF : _GEN_31 ? 8'h0 : _biased_exp_T_20[7:0])
      : 8'h0;
  assign io_out_10_mantissa =
    enable_depth_3
      ? (io_nan_2
           ? 23'h400000
           : _GEN_29 | _GEN_30
               ? 23'h0
               : _GEN_31
                   ? ($signed(_sub_shift_T_130) > -10'sh1
                        ? _mantissa_conv_T_262[22:0]
                        : _mantissa_conv_T_270[22:0])
                   : $signed(_shift_amt_T_31) > -4'sh1
                       ? _mantissa_conv_T_275[22:0]
                       : _mantissa_conv_T_283[22:0])
      : 23'h0;
  assign io_out_11_sign = enable_depth_3 & ~io_nan_2 & sign_bit_11;
  assign io_out_11_exponent =
    enable_depth_3
      ? (io_nan_2
           ? 8'hFF
           : _GEN_32 ? 8'h0 : _GEN_33 ? 8'hFF : _GEN_34 ? 8'h0 : _biased_exp_T_22[7:0])
      : 8'h0;
  assign io_out_11_mantissa =
    enable_depth_3
      ? (io_nan_2
           ? 23'h400000
           : _GEN_32 | _GEN_33
               ? 23'h0
               : _GEN_34
                   ? ($signed(_sub_shift_T_142) > -10'sh1
                        ? _mantissa_conv_T_288[22:0]
                        : _mantissa_conv_T_296[22:0])
                   : $signed(_shift_amt_T_34) > -4'sh1
                       ? _mantissa_conv_T_301[22:0]
                       : _mantissa_conv_T_309[22:0])
      : 23'h0;
  assign io_out_12_sign = enable_depth_3 & ~io_nan_3 & sign_bit_12;
  assign io_out_12_exponent =
    enable_depth_3
      ? (io_nan_3
           ? 8'hFF
           : _GEN_35 ? 8'h0 : _GEN_36 ? 8'hFF : _GEN_37 ? 8'h0 : _biased_exp_T_24[7:0])
      : 8'h0;
  assign io_out_12_mantissa =
    enable_depth_3
      ? (io_nan_3
           ? 23'h400000
           : _GEN_35 | _GEN_36
               ? 23'h0
               : _GEN_37
                   ? ($signed(_sub_shift_T_154) > -10'sh1
                        ? _mantissa_conv_T_314[22:0]
                        : _mantissa_conv_T_322[22:0])
                   : $signed(_shift_amt_T_37) > -4'sh1
                       ? _mantissa_conv_T_327[22:0]
                       : _mantissa_conv_T_335[22:0])
      : 23'h0;
  assign io_out_13_sign = enable_depth_3 & ~io_nan_3 & sign_bit_13;
  assign io_out_13_exponent =
    enable_depth_3
      ? (io_nan_3
           ? 8'hFF
           : _GEN_38 ? 8'h0 : _GEN_39 ? 8'hFF : _GEN_40 ? 8'h0 : _biased_exp_T_26[7:0])
      : 8'h0;
  assign io_out_13_mantissa =
    enable_depth_3
      ? (io_nan_3
           ? 23'h400000
           : _GEN_38 | _GEN_39
               ? 23'h0
               : _GEN_40
                   ? ($signed(_sub_shift_T_166) > -10'sh1
                        ? _mantissa_conv_T_340[22:0]
                        : _mantissa_conv_T_348[22:0])
                   : $signed(_shift_amt_T_40) > -4'sh1
                       ? _mantissa_conv_T_353[22:0]
                       : _mantissa_conv_T_361[22:0])
      : 23'h0;
  assign io_out_14_sign = enable_depth_3 & ~io_nan_3 & sign_bit_14;
  assign io_out_14_exponent =
    enable_depth_3
      ? (io_nan_3
           ? 8'hFF
           : _GEN_41 ? 8'h0 : _GEN_42 ? 8'hFF : _GEN_43 ? 8'h0 : _biased_exp_T_28[7:0])
      : 8'h0;
  assign io_out_14_mantissa =
    enable_depth_3
      ? (io_nan_3
           ? 23'h400000
           : _GEN_41 | _GEN_42
               ? 23'h0
               : _GEN_43
                   ? ($signed(_sub_shift_T_178) > -10'sh1
                        ? _mantissa_conv_T_366[22:0]
                        : _mantissa_conv_T_374[22:0])
                   : $signed(_shift_amt_T_43) > -4'sh1
                       ? _mantissa_conv_T_379[22:0]
                       : _mantissa_conv_T_387[22:0])
      : 23'h0;
  assign io_out_15_sign = enable_depth_3 & ~io_nan_3 & sign_bit_15;
  assign io_out_15_exponent =
    enable_depth_3
      ? (io_nan_3
           ? 8'hFF
           : _GEN_44 ? 8'h0 : _GEN_45 ? 8'hFF : _GEN_46 ? 8'h0 : _biased_exp_T_30[7:0])
      : 8'h0;
  assign io_out_15_mantissa =
    enable_depth_3
      ? (io_nan_3
           ? 23'h400000
           : _GEN_44 | _GEN_45
               ? 23'h0
               : _GEN_46
                   ? ($signed(_sub_shift_T_190) > -10'sh1
                        ? _mantissa_conv_T_392[22:0]
                        : _mantissa_conv_T_400[22:0])
                   : $signed(_shift_amt_T_46) > -4'sh1
                       ? _mantissa_conv_T_405[22:0]
                       : _mantissa_conv_T_413[22:0])
      : 23'h0;
  assign io_out_16_sign = enable_depth_3 & ~io_nan_4 & sign_bit_16;
  assign io_out_16_exponent =
    enable_depth_3
      ? (io_nan_4
           ? 8'hFF
           : _GEN_47 ? 8'h0 : _GEN_48 ? 8'hFF : _GEN_49 ? 8'h0 : _biased_exp_T_32[7:0])
      : 8'h0;
  assign io_out_16_mantissa =
    enable_depth_3
      ? (io_nan_4
           ? 23'h400000
           : _GEN_47 | _GEN_48
               ? 23'h0
               : _GEN_49
                   ? ($signed(_sub_shift_T_202) > -10'sh1
                        ? _mantissa_conv_T_418[22:0]
                        : _mantissa_conv_T_426[22:0])
                   : $signed(_shift_amt_T_49) > -4'sh1
                       ? _mantissa_conv_T_431[22:0]
                       : _mantissa_conv_T_439[22:0])
      : 23'h0;
  assign io_out_17_sign = enable_depth_3 & ~io_nan_4 & sign_bit_17;
  assign io_out_17_exponent =
    enable_depth_3
      ? (io_nan_4
           ? 8'hFF
           : _GEN_50 ? 8'h0 : _GEN_51 ? 8'hFF : _GEN_52 ? 8'h0 : _biased_exp_T_34[7:0])
      : 8'h0;
  assign io_out_17_mantissa =
    enable_depth_3
      ? (io_nan_4
           ? 23'h400000
           : _GEN_50 | _GEN_51
               ? 23'h0
               : _GEN_52
                   ? ($signed(_sub_shift_T_214) > -10'sh1
                        ? _mantissa_conv_T_444[22:0]
                        : _mantissa_conv_T_452[22:0])
                   : $signed(_shift_amt_T_52) > -4'sh1
                       ? _mantissa_conv_T_457[22:0]
                       : _mantissa_conv_T_465[22:0])
      : 23'h0;
  assign io_out_18_sign = enable_depth_3 & ~io_nan_4 & sign_bit_18;
  assign io_out_18_exponent =
    enable_depth_3
      ? (io_nan_4
           ? 8'hFF
           : _GEN_53 ? 8'h0 : _GEN_54 ? 8'hFF : _GEN_55 ? 8'h0 : _biased_exp_T_36[7:0])
      : 8'h0;
  assign io_out_18_mantissa =
    enable_depth_3
      ? (io_nan_4
           ? 23'h400000
           : _GEN_53 | _GEN_54
               ? 23'h0
               : _GEN_55
                   ? ($signed(_sub_shift_T_226) > -10'sh1
                        ? _mantissa_conv_T_470[22:0]
                        : _mantissa_conv_T_478[22:0])
                   : $signed(_shift_amt_T_55) > -4'sh1
                       ? _mantissa_conv_T_483[22:0]
                       : _mantissa_conv_T_491[22:0])
      : 23'h0;
  assign io_out_19_sign = enable_depth_3 & ~io_nan_4 & sign_bit_19;
  assign io_out_19_exponent =
    enable_depth_3
      ? (io_nan_4
           ? 8'hFF
           : _GEN_56 ? 8'h0 : _GEN_57 ? 8'hFF : _GEN_58 ? 8'h0 : _biased_exp_T_38[7:0])
      : 8'h0;
  assign io_out_19_mantissa =
    enable_depth_3
      ? (io_nan_4
           ? 23'h400000
           : _GEN_56 | _GEN_57
               ? 23'h0
               : _GEN_58
                   ? ($signed(_sub_shift_T_238) > -10'sh1
                        ? _mantissa_conv_T_496[22:0]
                        : _mantissa_conv_T_504[22:0])
                   : $signed(_shift_amt_T_58) > -4'sh1
                       ? _mantissa_conv_T_509[22:0]
                       : _mantissa_conv_T_517[22:0])
      : 23'h0;
  assign io_out_20_sign = enable_depth_3 & ~io_nan_5 & sign_bit_20;
  assign io_out_20_exponent =
    enable_depth_3
      ? (io_nan_5
           ? 8'hFF
           : _GEN_59 ? 8'h0 : _GEN_60 ? 8'hFF : _GEN_61 ? 8'h0 : _biased_exp_T_40[7:0])
      : 8'h0;
  assign io_out_20_mantissa =
    enable_depth_3
      ? (io_nan_5
           ? 23'h400000
           : _GEN_59 | _GEN_60
               ? 23'h0
               : _GEN_61
                   ? ($signed(_sub_shift_T_250) > -10'sh1
                        ? _mantissa_conv_T_522[22:0]
                        : _mantissa_conv_T_530[22:0])
                   : $signed(_shift_amt_T_61) > -4'sh1
                       ? _mantissa_conv_T_535[22:0]
                       : _mantissa_conv_T_543[22:0])
      : 23'h0;
  assign io_out_21_sign = enable_depth_3 & ~io_nan_5 & sign_bit_21;
  assign io_out_21_exponent =
    enable_depth_3
      ? (io_nan_5
           ? 8'hFF
           : _GEN_62 ? 8'h0 : _GEN_63 ? 8'hFF : _GEN_64 ? 8'h0 : _biased_exp_T_42[7:0])
      : 8'h0;
  assign io_out_21_mantissa =
    enable_depth_3
      ? (io_nan_5
           ? 23'h400000
           : _GEN_62 | _GEN_63
               ? 23'h0
               : _GEN_64
                   ? ($signed(_sub_shift_T_262) > -10'sh1
                        ? _mantissa_conv_T_548[22:0]
                        : _mantissa_conv_T_556[22:0])
                   : $signed(_shift_amt_T_64) > -4'sh1
                       ? _mantissa_conv_T_561[22:0]
                       : _mantissa_conv_T_569[22:0])
      : 23'h0;
  assign io_out_22_sign = enable_depth_3 & ~io_nan_5 & sign_bit_22;
  assign io_out_22_exponent =
    enable_depth_3
      ? (io_nan_5
           ? 8'hFF
           : _GEN_65 ? 8'h0 : _GEN_66 ? 8'hFF : _GEN_67 ? 8'h0 : _biased_exp_T_44[7:0])
      : 8'h0;
  assign io_out_22_mantissa =
    enable_depth_3
      ? (io_nan_5
           ? 23'h400000
           : _GEN_65 | _GEN_66
               ? 23'h0
               : _GEN_67
                   ? ($signed(_sub_shift_T_274) > -10'sh1
                        ? _mantissa_conv_T_574[22:0]
                        : _mantissa_conv_T_582[22:0])
                   : $signed(_shift_amt_T_67) > -4'sh1
                       ? _mantissa_conv_T_587[22:0]
                       : _mantissa_conv_T_595[22:0])
      : 23'h0;
  assign io_out_23_sign = enable_depth_3 & ~io_nan_5 & sign_bit_23;
  assign io_out_23_exponent =
    enable_depth_3
      ? (io_nan_5
           ? 8'hFF
           : _GEN_68 ? 8'h0 : _GEN_69 ? 8'hFF : _GEN_70 ? 8'h0 : _biased_exp_T_46[7:0])
      : 8'h0;
  assign io_out_23_mantissa =
    enable_depth_3
      ? (io_nan_5
           ? 23'h400000
           : _GEN_68 | _GEN_69
               ? 23'h0
               : _GEN_70
                   ? ($signed(_sub_shift_T_286) > -10'sh1
                        ? _mantissa_conv_T_600[22:0]
                        : _mantissa_conv_T_608[22:0])
                   : $signed(_shift_amt_T_70) > -4'sh1
                       ? _mantissa_conv_T_613[22:0]
                       : _mantissa_conv_T_621[22:0])
      : 23'h0;
  assign io_out_24_sign = enable_depth_3 & ~io_nan_6 & sign_bit_24;
  assign io_out_24_exponent =
    enable_depth_3
      ? (io_nan_6
           ? 8'hFF
           : _GEN_71 ? 8'h0 : _GEN_72 ? 8'hFF : _GEN_73 ? 8'h0 : _biased_exp_T_48[7:0])
      : 8'h0;
  assign io_out_24_mantissa =
    enable_depth_3
      ? (io_nan_6
           ? 23'h400000
           : _GEN_71 | _GEN_72
               ? 23'h0
               : _GEN_73
                   ? ($signed(_sub_shift_T_298) > -10'sh1
                        ? _mantissa_conv_T_626[22:0]
                        : _mantissa_conv_T_634[22:0])
                   : $signed(_shift_amt_T_73) > -4'sh1
                       ? _mantissa_conv_T_639[22:0]
                       : _mantissa_conv_T_647[22:0])
      : 23'h0;
  assign io_out_25_sign = enable_depth_3 & ~io_nan_6 & sign_bit_25;
  assign io_out_25_exponent =
    enable_depth_3
      ? (io_nan_6
           ? 8'hFF
           : _GEN_74 ? 8'h0 : _GEN_75 ? 8'hFF : _GEN_76 ? 8'h0 : _biased_exp_T_50[7:0])
      : 8'h0;
  assign io_out_25_mantissa =
    enable_depth_3
      ? (io_nan_6
           ? 23'h400000
           : _GEN_74 | _GEN_75
               ? 23'h0
               : _GEN_76
                   ? ($signed(_sub_shift_T_310) > -10'sh1
                        ? _mantissa_conv_T_652[22:0]
                        : _mantissa_conv_T_660[22:0])
                   : $signed(_shift_amt_T_76) > -4'sh1
                       ? _mantissa_conv_T_665[22:0]
                       : _mantissa_conv_T_673[22:0])
      : 23'h0;
  assign io_out_26_sign = enable_depth_3 & ~io_nan_6 & sign_bit_26;
  assign io_out_26_exponent =
    enable_depth_3
      ? (io_nan_6
           ? 8'hFF
           : _GEN_77 ? 8'h0 : _GEN_78 ? 8'hFF : _GEN_79 ? 8'h0 : _biased_exp_T_52[7:0])
      : 8'h0;
  assign io_out_26_mantissa =
    enable_depth_3
      ? (io_nan_6
           ? 23'h400000
           : _GEN_77 | _GEN_78
               ? 23'h0
               : _GEN_79
                   ? ($signed(_sub_shift_T_322) > -10'sh1
                        ? _mantissa_conv_T_678[22:0]
                        : _mantissa_conv_T_686[22:0])
                   : $signed(_shift_amt_T_79) > -4'sh1
                       ? _mantissa_conv_T_691[22:0]
                       : _mantissa_conv_T_699[22:0])
      : 23'h0;
  assign io_out_27_sign = enable_depth_3 & ~io_nan_6 & sign_bit_27;
  assign io_out_27_exponent =
    enable_depth_3
      ? (io_nan_6
           ? 8'hFF
           : _GEN_80 ? 8'h0 : _GEN_81 ? 8'hFF : _GEN_82 ? 8'h0 : _biased_exp_T_54[7:0])
      : 8'h0;
  assign io_out_27_mantissa =
    enable_depth_3
      ? (io_nan_6
           ? 23'h400000
           : _GEN_80 | _GEN_81
               ? 23'h0
               : _GEN_82
                   ? ($signed(_sub_shift_T_334) > -10'sh1
                        ? _mantissa_conv_T_704[22:0]
                        : _mantissa_conv_T_712[22:0])
                   : $signed(_shift_amt_T_82) > -4'sh1
                       ? _mantissa_conv_T_717[22:0]
                       : _mantissa_conv_T_725[22:0])
      : 23'h0;
  assign io_out_28_sign = enable_depth_3 & ~io_nan_7 & sign_bit_28;
  assign io_out_28_exponent =
    enable_depth_3
      ? (io_nan_7
           ? 8'hFF
           : _GEN_83 ? 8'h0 : _GEN_84 ? 8'hFF : _GEN_85 ? 8'h0 : _biased_exp_T_56[7:0])
      : 8'h0;
  assign io_out_28_mantissa =
    enable_depth_3
      ? (io_nan_7
           ? 23'h400000
           : _GEN_83 | _GEN_84
               ? 23'h0
               : _GEN_85
                   ? ($signed(_sub_shift_T_346) > -10'sh1
                        ? _mantissa_conv_T_730[22:0]
                        : _mantissa_conv_T_738[22:0])
                   : $signed(_shift_amt_T_85) > -4'sh1
                       ? _mantissa_conv_T_743[22:0]
                       : _mantissa_conv_T_751[22:0])
      : 23'h0;
  assign io_out_29_sign = enable_depth_3 & ~io_nan_7 & sign_bit_29;
  assign io_out_29_exponent =
    enable_depth_3
      ? (io_nan_7
           ? 8'hFF
           : _GEN_86 ? 8'h0 : _GEN_87 ? 8'hFF : _GEN_88 ? 8'h0 : _biased_exp_T_58[7:0])
      : 8'h0;
  assign io_out_29_mantissa =
    enable_depth_3
      ? (io_nan_7
           ? 23'h400000
           : _GEN_86 | _GEN_87
               ? 23'h0
               : _GEN_88
                   ? ($signed(_sub_shift_T_358) > -10'sh1
                        ? _mantissa_conv_T_756[22:0]
                        : _mantissa_conv_T_764[22:0])
                   : $signed(_shift_amt_T_88) > -4'sh1
                       ? _mantissa_conv_T_769[22:0]
                       : _mantissa_conv_T_777[22:0])
      : 23'h0;
  assign io_out_30_sign = enable_depth_3 & ~io_nan_7 & sign_bit_30;
  assign io_out_30_exponent =
    enable_depth_3
      ? (io_nan_7
           ? 8'hFF
           : _GEN_89 ? 8'h0 : _GEN_90 ? 8'hFF : _GEN_91 ? 8'h0 : _biased_exp_T_60[7:0])
      : 8'h0;
  assign io_out_30_mantissa =
    enable_depth_3
      ? (io_nan_7
           ? 23'h400000
           : _GEN_89 | _GEN_90
               ? 23'h0
               : _GEN_91
                   ? ($signed(_sub_shift_T_370) > -10'sh1
                        ? _mantissa_conv_T_782[22:0]
                        : _mantissa_conv_T_790[22:0])
                   : $signed(_shift_amt_T_91) > -4'sh1
                       ? _mantissa_conv_T_795[22:0]
                       : _mantissa_conv_T_803[22:0])
      : 23'h0;
  assign io_out_31_sign = enable_depth_3 & ~io_nan_7 & sign_bit_31;
  assign io_out_31_exponent =
    enable_depth_3
      ? (io_nan_7
           ? 8'hFF
           : _GEN_92 ? 8'h0 : _GEN_93 ? 8'hFF : _GEN_94 ? 8'h0 : _biased_exp_T_62[7:0])
      : 8'h0;
  assign io_out_31_mantissa =
    enable_depth_3
      ? (io_nan_7
           ? 23'h400000
           : _GEN_92 | _GEN_93
               ? 23'h0
               : _GEN_94
                   ? ($signed(_sub_shift_T_382) > -10'sh1
                        ? _mantissa_conv_T_808[22:0]
                        : _mantissa_conv_T_816[22:0])
                   : $signed(_shift_amt_T_94) > -4'sh1
                       ? _mantissa_conv_T_821[22:0]
                       : _mantissa_conv_T_829[22:0])
      : 23'h0;
  assign io_debug_real_exp_0 = _real_exp_T;
  assign io_debug_real_exp_1 = _real_exp_T_2;
  assign io_debug_real_exp_2 = _real_exp_T_4;
  assign io_debug_real_exp_3 = _real_exp_T_6;
  assign io_debug_real_exp_4 = _real_exp_T_8;
  assign io_debug_real_exp_5 = _real_exp_T_10;
  assign io_debug_real_exp_6 = _real_exp_T_12;
  assign io_debug_real_exp_7 = _real_exp_T_14;
  assign io_debug_real_exp_8 = _real_exp_T_16;
  assign io_debug_real_exp_9 = _real_exp_T_18;
  assign io_debug_real_exp_10 = _real_exp_T_20;
  assign io_debug_real_exp_11 = _real_exp_T_22;
  assign io_debug_real_exp_12 = _real_exp_T_24;
  assign io_debug_real_exp_13 = _real_exp_T_26;
  assign io_debug_real_exp_14 = _real_exp_T_28;
  assign io_debug_real_exp_15 = _real_exp_T_30;
  assign io_debug_real_exp_16 = _real_exp_T_32;
  assign io_debug_real_exp_17 = _real_exp_T_34;
  assign io_debug_real_exp_18 = _real_exp_T_36;
  assign io_debug_real_exp_19 = _real_exp_T_38;
  assign io_debug_real_exp_20 = _real_exp_T_40;
  assign io_debug_real_exp_21 = _real_exp_T_42;
  assign io_debug_real_exp_22 = _real_exp_T_44;
  assign io_debug_real_exp_23 = _real_exp_T_46;
  assign io_debug_real_exp_24 = _real_exp_T_48;
  assign io_debug_real_exp_25 = _real_exp_T_50;
  assign io_debug_real_exp_26 = _real_exp_T_52;
  assign io_debug_real_exp_27 = _real_exp_T_54;
  assign io_debug_real_exp_28 = _real_exp_T_56;
  assign io_debug_real_exp_29 = _real_exp_T_58;
  assign io_debug_real_exp_30 = _real_exp_T_60;
  assign io_debug_real_exp_31 = _real_exp_T_62;
  assign io_debug_biased_exp_0 = _biased_exp_T;
  assign io_debug_biased_exp_1 = _biased_exp_T_2;
  assign io_debug_biased_exp_2 = _biased_exp_T_4;
  assign io_debug_biased_exp_3 = _biased_exp_T_6;
  assign io_debug_biased_exp_4 = _biased_exp_T_8;
  assign io_debug_biased_exp_5 = _biased_exp_T_10;
  assign io_debug_biased_exp_6 = _biased_exp_T_12;
  assign io_debug_biased_exp_7 = _biased_exp_T_14;
  assign io_debug_biased_exp_8 = _biased_exp_T_16;
  assign io_debug_biased_exp_9 = _biased_exp_T_18;
  assign io_debug_biased_exp_10 = _biased_exp_T_20;
  assign io_debug_biased_exp_11 = _biased_exp_T_22;
  assign io_debug_biased_exp_12 = _biased_exp_T_24;
  assign io_debug_biased_exp_13 = _biased_exp_T_26;
  assign io_debug_biased_exp_14 = _biased_exp_T_28;
  assign io_debug_biased_exp_15 = _biased_exp_T_30;
  assign io_debug_biased_exp_16 = _biased_exp_T_32;
  assign io_debug_biased_exp_17 = _biased_exp_T_34;
  assign io_debug_biased_exp_18 = _biased_exp_T_36;
  assign io_debug_biased_exp_19 = _biased_exp_T_38;
  assign io_debug_biased_exp_20 = _biased_exp_T_40;
  assign io_debug_biased_exp_21 = _biased_exp_T_42;
  assign io_debug_biased_exp_22 = _biased_exp_T_44;
  assign io_debug_biased_exp_23 = _biased_exp_T_46;
  assign io_debug_biased_exp_24 = _biased_exp_T_48;
  assign io_debug_biased_exp_25 = _biased_exp_T_50;
  assign io_debug_biased_exp_26 = _biased_exp_T_52;
  assign io_debug_biased_exp_27 = _biased_exp_T_54;
  assign io_debug_biased_exp_28 = _biased_exp_T_56;
  assign io_debug_biased_exp_29 = _biased_exp_T_58;
  assign io_debug_biased_exp_30 = _biased_exp_T_60;
  assign io_debug_biased_exp_31 = _biased_exp_T_62;
  assign io_debug_shift_amt_0 = {_shift_amt_T_1[3], _shift_amt_T_1};
  assign io_debug_shift_amt_1 = {_shift_amt_T_4[3], _shift_amt_T_4};
  assign io_debug_shift_amt_2 = {_shift_amt_T_7[3], _shift_amt_T_7};
  assign io_debug_shift_amt_3 = {_shift_amt_T_10[3], _shift_amt_T_10};
  assign io_debug_shift_amt_4 = {_shift_amt_T_13[3], _shift_amt_T_13};
  assign io_debug_shift_amt_5 = {_shift_amt_T_16[3], _shift_amt_T_16};
  assign io_debug_shift_amt_6 = {_shift_amt_T_19[3], _shift_amt_T_19};
  assign io_debug_shift_amt_7 = {_shift_amt_T_22[3], _shift_amt_T_22};
  assign io_debug_shift_amt_8 = {_shift_amt_T_25[3], _shift_amt_T_25};
  assign io_debug_shift_amt_9 = {_shift_amt_T_28[3], _shift_amt_T_28};
  assign io_debug_shift_amt_10 = {_shift_amt_T_31[3], _shift_amt_T_31};
  assign io_debug_shift_amt_11 = {_shift_amt_T_34[3], _shift_amt_T_34};
  assign io_debug_shift_amt_12 = {_shift_amt_T_37[3], _shift_amt_T_37};
  assign io_debug_shift_amt_13 = {_shift_amt_T_40[3], _shift_amt_T_40};
  assign io_debug_shift_amt_14 = {_shift_amt_T_43[3], _shift_amt_T_43};
  assign io_debug_shift_amt_15 = {_shift_amt_T_46[3], _shift_amt_T_46};
  assign io_debug_shift_amt_16 = {_shift_amt_T_49[3], _shift_amt_T_49};
  assign io_debug_shift_amt_17 = {_shift_amt_T_52[3], _shift_amt_T_52};
  assign io_debug_shift_amt_18 = {_shift_amt_T_55[3], _shift_amt_T_55};
  assign io_debug_shift_amt_19 = {_shift_amt_T_58[3], _shift_amt_T_58};
  assign io_debug_shift_amt_20 = {_shift_amt_T_61[3], _shift_amt_T_61};
  assign io_debug_shift_amt_21 = {_shift_amt_T_64[3], _shift_amt_T_64};
  assign io_debug_shift_amt_22 = {_shift_amt_T_67[3], _shift_amt_T_67};
  assign io_debug_shift_amt_23 = {_shift_amt_T_70[3], _shift_amt_T_70};
  assign io_debug_shift_amt_24 = {_shift_amt_T_73[3], _shift_amt_T_73};
  assign io_debug_shift_amt_25 = {_shift_amt_T_76[3], _shift_amt_T_76};
  assign io_debug_shift_amt_26 = {_shift_amt_T_79[3], _shift_amt_T_79};
  assign io_debug_shift_amt_27 = {_shift_amt_T_82[3], _shift_amt_T_82};
  assign io_debug_shift_amt_28 = {_shift_amt_T_85[3], _shift_amt_T_85};
  assign io_debug_shift_amt_29 = {_shift_amt_T_88[3], _shift_amt_T_88};
  assign io_debug_shift_amt_30 = {_shift_amt_T_91[3], _shift_amt_T_91};
  assign io_debug_shift_amt_31 = {_shift_amt_T_94[3], _shift_amt_T_94};
  assign io_debug_PE_0 = PE;
  assign io_debug_PE_1 = PE_1;
  assign io_debug_PE_2 = PE_2;
  assign io_debug_PE_3 = PE_3;
  assign io_debug_PE_4 = PE_4;
  assign io_debug_PE_5 = PE_5;
  assign io_debug_PE_6 = PE_6;
  assign io_debug_PE_7 = PE_7;
  assign io_debug_PE_8 = PE_8;
  assign io_debug_PE_9 = PE_9;
  assign io_debug_PE_10 = PE_10;
  assign io_debug_PE_11 = PE_11;
  assign io_debug_PE_12 = PE_12;
  assign io_debug_PE_13 = PE_13;
  assign io_debug_PE_14 = PE_14;
  assign io_debug_PE_15 = PE_15;
  assign io_debug_PE_16 = PE_16;
  assign io_debug_PE_17 = PE_17;
  assign io_debug_PE_18 = PE_18;
  assign io_debug_PE_19 = PE_19;
  assign io_debug_PE_20 = PE_20;
  assign io_debug_PE_21 = PE_21;
  assign io_debug_PE_22 = PE_22;
  assign io_debug_PE_23 = PE_23;
  assign io_debug_PE_24 = PE_24;
  assign io_debug_PE_25 = PE_25;
  assign io_debug_PE_26 = PE_26;
  assign io_debug_PE_27 = PE_27;
  assign io_debug_PE_28 = PE_28;
  assign io_debug_PE_29 = PE_29;
  assign io_debug_PE_30 = PE_30;
  assign io_debug_PE_31 = PE_31;
  assign io_debug_abs_in_0 = _abs_val_full_T_4;
  assign io_debug_abs_in_1 = _abs_val_full_T_9;
  assign io_debug_abs_in_2 = _abs_val_full_T_14;
  assign io_debug_abs_in_3 = _abs_val_full_T_19;
  assign io_debug_abs_in_4 = _abs_val_full_T_24;
  assign io_debug_abs_in_5 = _abs_val_full_T_29;
  assign io_debug_abs_in_6 = _abs_val_full_T_34;
  assign io_debug_abs_in_7 = _abs_val_full_T_39;
  assign io_debug_abs_in_8 = _abs_val_full_T_44;
  assign io_debug_abs_in_9 = _abs_val_full_T_49;
  assign io_debug_abs_in_10 = _abs_val_full_T_54;
  assign io_debug_abs_in_11 = _abs_val_full_T_59;
  assign io_debug_abs_in_12 = _abs_val_full_T_64;
  assign io_debug_abs_in_13 = _abs_val_full_T_69;
  assign io_debug_abs_in_14 = _abs_val_full_T_74;
  assign io_debug_abs_in_15 = _abs_val_full_T_79;
  assign io_debug_abs_in_16 = _abs_val_full_T_84;
  assign io_debug_abs_in_17 = _abs_val_full_T_89;
  assign io_debug_abs_in_18 = _abs_val_full_T_94;
  assign io_debug_abs_in_19 = _abs_val_full_T_99;
  assign io_debug_abs_in_20 = _abs_val_full_T_104;
  assign io_debug_abs_in_21 = _abs_val_full_T_109;
  assign io_debug_abs_in_22 = _abs_val_full_T_114;
  assign io_debug_abs_in_23 = _abs_val_full_T_119;
  assign io_debug_abs_in_24 = _abs_val_full_T_124;
  assign io_debug_abs_in_25 = _abs_val_full_T_129;
  assign io_debug_abs_in_26 = _abs_val_full_T_134;
  assign io_debug_abs_in_27 = _abs_val_full_T_139;
  assign io_debug_abs_in_28 = _abs_val_full_T_144;
  assign io_debug_abs_in_29 = _abs_val_full_T_149;
  assign io_debug_abs_in_30 = _abs_val_full_T_154;
  assign io_debug_abs_in_31 = _abs_val_full_T_159;
endmodule

