TimeQuest Timing Analyzer report for SAT_accelerator
Sun Apr 09 02:12:16 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 900mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 900mV 100C Model Setup Summary
  8. Slow 900mV 100C Model Hold Summary
  9. Slow 900mV 100C Model Recovery Summary
 10. Slow 900mV 100C Model Removal Summary
 11. Slow 900mV 100C Model Minimum Pulse Width Summary
 12. Slow 900mV 100C Model Metastability Summary
 13. Slow 900mV -40C Model Fmax Summary
 14. Slow 900mV -40C Model Setup Summary
 15. Slow 900mV -40C Model Hold Summary
 16. Slow 900mV -40C Model Recovery Summary
 17. Slow 900mV -40C Model Removal Summary
 18. Slow 900mV -40C Model Minimum Pulse Width Summary
 19. Slow 900mV -40C Model Metastability Summary
 20. Fast 900mV 100C Model Setup Summary
 21. Fast 900mV 100C Model Hold Summary
 22. Fast 900mV 100C Model Recovery Summary
 23. Fast 900mV 100C Model Removal Summary
 24. Fast 900mV 100C Model Minimum Pulse Width Summary
 25. Fast 900mV 100C Model Metastability Summary
 26. Fast 900mV -40C Model Setup Summary
 27. Fast 900mV -40C Model Hold Summary
 28. Fast 900mV -40C Model Recovery Summary
 29. Fast 900mV -40C Model Removal Summary
 30. Fast 900mV -40C Model Minimum Pulse Width Summary
 31. Fast 900mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 900mv 100c Model)
 36. Signal Integrity Metrics (Fast 900mv n40c Model)
 37. Setup Transfers
 38. Hold Transfers
 39. Recovery Transfers
 40. Removal Transfers
 41. Unconstrained Paths Summary
 42. Clock Status Summary
 43. Unconstrained Input Ports
 44. Unconstrained Output Ports
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                     ;
; Revision Name         ; SAT_accelerator                                         ;
; Device Family         ; Arria 10                                                ;
; Device Name           ; 10AX115R4F40I3SG                                        ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 1298.7 MHz ; 645.16 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 900mV 100C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.230 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.092 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 900mV 100C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.145 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 900mV 100C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.377 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 900mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.550 ; -0.550                           ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Slow 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Fmax Summary                                                          ;
+-------------+-----------------+------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; 1259.45 MHz ; 645.16 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 900mV -40C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.206 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 900mV -40C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.085 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 900mV -40C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.089 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 900mV -40C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.384 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 900mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.550 ; -0.550                           ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Slow 900mV -40C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 900mV 100C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.564 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Fast 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.019 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Fast 900mV 100C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.551 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Fast 900mV 100C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.178 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Fast 900mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.550 ; -0.550                           ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Fast 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 900mV -40C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.639 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Fast 900mV -40C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.017 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Fast 900mV -40C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.609 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Fast 900mV -40C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.137 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Fast 900mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.550 ; -0.550                           ;
+-------+--------+----------------------------------+


-----------------------------------------------
; Fast 900mV -40C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.206 ; 0.017 ; 0.089    ; 0.137   ; -0.550              ;
;  clk             ; 0.206 ; 0.017 ; 0.089    ; 0.137   ; -0.550              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; -0.55               ;
;  clk             ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; -0.550              ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; outSATRes ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; resetN         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[6]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[7]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[0]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[1]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[5]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[4]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[3]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; command[2]     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outSATRes ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.94e-06 V                   ; 1.69 V              ; -0.0491 V           ; 0.122 V                              ; 0.084 V                              ; 2.38e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 1.94e-06 V                  ; 1.69 V             ; -0.0491 V          ; 0.122 V                             ; 0.084 V                             ; 2.38e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outSATRes ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.62e-07 V                   ; 2.04 V              ; -0.201 V            ; 0.161 V                              ; 0.176 V                              ; 1.26e-10 s                  ; 1.19e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.62e-07 V                  ; 2.04 V             ; -0.201 V           ; 0.161 V                             ; 0.176 V                             ; 1.26e-10 s                 ; 1.19e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 42       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 42       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; command[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetN     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; outSATRes   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; command[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; command[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetN     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; outSATRes   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Sun Apr 09 02:11:51 2017
Info: Command: quartus_sta SAT_accelerator -c SAT_accelerator
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SAT_accelerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.230               0.000 clk 
Info (332146): Worst-case hold slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 clk 
Info (332146): Worst-case recovery slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 clk 
Info (332146): Worst-case removal slack is 0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.377               0.000 clk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.550              -0.550 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.230
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.230 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|CNF_En
    Info (332115): To Node      : SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.004      5.004  R                    clock network delay
    Info (332115):      5.004      0.000                       SAT_synchronizer:SAT_sync|CNF_En
    Info (332115):      5.238      0.234 RR  uTco              SAT_sync|CNF_En|q
    Info (332115):      5.421      0.183 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|CNF_En~la_lab/laboutb[19]
    Info (332115):      5.730      0.309 RR    IC  High Speed  generate_blocks[3].SAT_acc|outCNF~0|datab
    Info (332115):      6.019      0.289 RR  CELL  High Speed  generate_blocks[3].SAT_acc|outCNF~0|combout
    Info (332115):      6.019      0.000 RR  CELL  High Speed  generate_blocks[3].SAT_acc|outCNF|d
    Info (332115):      6.019      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      5.672      4.672  R                    clock network delay
    Info (332115):      5.982      0.310                       clock pessimism removed
    Info (332115):      5.952     -0.030                       clock uncertainty
    Info (332115):      6.249      0.297     uTsu              SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.019
    Info (332115): Data Required Time :     6.249
    Info (332115): Slack              :     0.230 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.092
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.092 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): To Node      : SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.672      4.672  R                    clock network delay
    Info (332115):      4.672      0.000                       SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115):      4.879      0.207 FF  uTco              generate_blocks[3].SAT_acc|clauseOut|q
    Info (332115):      4.879      0.000 FF  CELL  High Speed  generate_blocks[3].SAT_acc|clauseOut~0|datad
    Info (332115):      5.231      0.352 FF  CELL  High Speed  generate_blocks[3].SAT_acc|clauseOut~0|combout
    Info (332115):      5.231      0.000 FF  CELL  High Speed  generate_blocks[3].SAT_acc|clauseOut|d
    Info (332115):      5.231      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.007      5.007  R                    clock network delay
    Info (332115):      4.672     -0.335                       clock pessimism removed
    Info (332115):      4.672      0.000                       clock uncertainty
    Info (332115):      5.139      0.467      uTh              SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.231
    Info (332115): Data Required Time :     5.139
    Info (332115): Slack              :     0.092 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.145
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.145 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.004      5.004  R                    clock network delay
    Info (332115):      5.004      0.000                       SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115):      5.239      0.235 RR  uTco              SAT_sync|ResetN_CNF|q
    Info (332115):      5.415      0.176 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_CNF~la_lab/laboutb[8]
    Info (332115):      5.638      0.223 RR    IC  High Speed  generate_blocks[2].SAT_acc|outCNF|clrn
    Info (332115):      5.638      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      5.672      4.672  R                    clock network delay
    Info (332115):      5.982      0.310                       clock pessimism removed
    Info (332115):      5.952     -0.030                       clock uncertainty
    Info (332115):      5.783     -0.169     uTsu              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.638
    Info (332115): Data Required Time :     5.783
    Info (332115): Slack              :     0.145 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.377
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.377 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.670      4.670  R                    clock network delay
    Info (332115):      4.670      0.000                       SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115):      4.867      0.197 RR  uTco              SAT_sync|ResetN_Clause|q
    Info (332115):      4.962      0.095 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_Clause~la_lab/laboutt[2]
    Info (332115):      5.160      0.198 RR    IC  High Speed  generate_blocks[1].SAT_acc|clauseOut|clrn
    Info (332115):      5.160      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.007      5.007  R                    clock network delay
    Info (332115):      4.697     -0.310                       clock pessimism removed
    Info (332115):      4.697      0.000                       clock uncertainty
    Info (332115):      4.783      0.086      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.160
    Info (332115): Data Required Time :     4.783
    Info (332115): Slack              :     0.377 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 900mV -40C Model
Info (332146): Worst-case setup slack is 0.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.206               0.000 clk 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.085               0.000 clk 
Info (332146): Worst-case recovery slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 clk 
Info (332146): Worst-case removal slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.550              -0.550 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.206
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.206 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|CNF_En
    Info (332115): To Node      : SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.520      5.520  R                    clock network delay
    Info (332115):      5.520      0.000                       SAT_synchronizer:SAT_sync|CNF_En
    Info (332115):      5.782      0.262 RR  uTco              SAT_sync|CNF_En|q
    Info (332115):      5.990      0.208 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|CNF_En~la_lab/laboutb[19]
    Info (332115):      6.262      0.272 RR    IC  High Speed  generate_blocks[3].SAT_acc|outCNF~0|datab
    Info (332115):      6.591      0.329 RR  CELL  High Speed  generate_blocks[3].SAT_acc|outCNF~0|combout
    Info (332115):      6.591      0.000 RR  CELL  High Speed  generate_blocks[3].SAT_acc|outCNF|d
    Info (332115):      6.591      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      6.134      5.134  R                    clock network delay
    Info (332115):      6.497      0.363                       clock pessimism removed
    Info (332115):      6.467     -0.030                       clock uncertainty
    Info (332115):      6.797      0.330     uTsu              SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.591
    Info (332115): Data Required Time :     6.797
    Info (332115): Slack              :     0.206 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.085
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.085 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[0].SAT_acc|clauseOut
    Info (332115): To Node      : SAT_accelerator:generate_blocks[0].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.134      5.134  R                    clock network delay
    Info (332115):      5.134      0.000                       SAT_accelerator:generate_blocks[0].SAT_acc|clauseOut
    Info (332115):      5.367      0.233 FF  uTco              generate_blocks[0].SAT_acc|clauseOut|q
    Info (332115):      5.479      0.112 FF  CELL  High Speed  SAT_accelerator:generate_blocks[0].SAT_acc|clauseOut~la_mlab/laboutb[15]
    Info (332115):      5.741      0.262 FF    IC  High Speed  generate_blocks[0].SAT_acc|outCNF~0|dataf
    Info (332115):      5.780      0.039 FR  CELL  High Speed  generate_blocks[0].SAT_acc|outCNF~0|combout
    Info (332115):      5.780      0.000 RR  CELL  High Speed  generate_blocks[0].SAT_acc|outCNF|d
    Info (332115):      5.780      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[0].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.520      5.520  R                    clock network delay
    Info (332115):      5.133     -0.387                       clock pessimism removed
    Info (332115):      5.133      0.000                       clock uncertainty
    Info (332115):      5.695      0.562      uTh              SAT_accelerator:generate_blocks[0].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.780
    Info (332115): Data Required Time :     5.695
    Info (332115): Slack              :     0.085 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.089
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.089 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[0].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.520      5.520  R                    clock network delay
    Info (332115):      5.520      0.000                       SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115):      5.783      0.263 RR  uTco              SAT_sync|ResetN_CNF|q
    Info (332115):      5.983      0.200 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_CNF~la_lab/laboutb[8]
    Info (332115):      6.178      0.195 RR    IC  High Speed  generate_blocks[0].SAT_acc|outCNF|clrn
    Info (332115):      6.178      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[0].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      6.134      5.134  R                    clock network delay
    Info (332115):      6.497      0.363                       clock pessimism removed
    Info (332115):      6.467     -0.030                       clock uncertainty
    Info (332115):      6.267     -0.200     uTsu              SAT_accelerator:generate_blocks[0].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.178
    Info (332115): Data Required Time :     6.267
    Info (332115): Slack              :     0.089 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.384
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.384 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.133      5.133  R                    clock network delay
    Info (332115):      5.133      0.000                       SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115):      5.355      0.222 RR  uTco              SAT_sync|ResetN_Clause|q
    Info (332115):      5.460      0.105 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_Clause~la_lab/laboutt[2]
    Info (332115):      5.633      0.173 RR    IC  High Speed  generate_blocks[1].SAT_acc|clauseOut|clrn
    Info (332115):      5.633      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.520      5.520  R                    clock network delay
    Info (332115):      5.157     -0.363                       clock pessimism removed
    Info (332115):      5.157      0.000                       clock uncertainty
    Info (332115):      5.249      0.092      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.633
    Info (332115): Data Required Time :     5.249
    Info (332115): Slack              :     0.384 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.564               0.000 clk 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 clk 
Info (332146): Worst-case recovery slack is 0.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.551               0.000 clk 
Info (332146): Worst-case removal slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.550              -0.550 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.564
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.564 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|varPos[3]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.914      2.914  R                    clock network delay
    Info (332115):      2.914      0.000                       SAT_synchronizer:SAT_sync|varPos[3]
    Info (332115):      3.036      0.122 RR  uTco              SAT_sync|varPos[3]|q
    Info (332115):      3.097      0.061 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|varPos[3]~la_lab/laboutb[6]
    Info (332115):      3.201      0.104 RR    IC  High Speed  generate_blocks[2].SAT_acc|Mux0~0|datad
    Info (332115):      3.290      0.089 RF  CELL  High Speed  generate_blocks[2].SAT_acc|Mux0~0|combout
    Info (332115):      3.296      0.006 FF  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|Mux0~0~la_mlab/laboutb[9]
    Info (332115):      3.439      0.143 FF    IC  High Speed  generate_blocks[2].SAT_acc|clauseOut~0|dataf
    Info (332115):      3.467      0.028 FR  CELL  High Speed  generate_blocks[2].SAT_acc|clauseOut~0|combout
    Info (332115):      3.467      0.000 RR  CELL  High Speed  generate_blocks[2].SAT_acc|clauseOut|d
    Info (332115):      3.467      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      3.679      2.679  R                    clock network delay
    Info (332115):      3.899      0.220                       clock pessimism removed
    Info (332115):      3.869     -0.030                       clock uncertainty
    Info (332115):      4.031      0.162     uTsu              SAT_accelerator:generate_blocks[2].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.467
    Info (332115): Data Required Time :     4.031
    Info (332115): Slack              :     0.564 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.679      2.679  R                    clock network delay
    Info (332115):      2.679      0.000                       SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115):      2.785      0.106 FF  uTco              generate_blocks[1].SAT_acc|outCNF|q
    Info (332115):      2.785      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|datae
    Info (332115):      2.943      0.158 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|combout
    Info (332115):      2.943      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF|d
    Info (332115):      2.943      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.914      2.914  R                    clock network delay
    Info (332115):      2.682     -0.232                       clock pessimism removed
    Info (332115):      2.682      0.000                       clock uncertainty
    Info (332115):      2.924      0.242      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.943
    Info (332115): Data Required Time :     2.924
    Info (332115): Slack              :     0.019 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.551
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.551 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.914      2.914  R                    clock network delay
    Info (332115):      2.914      0.000                       SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115):      3.036      0.122 RR  uTco              SAT_sync|ResetN_CNF|q
    Info (332115):      3.121      0.085 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_CNF~la_lab/laboutb[8]
    Info (332115):      3.244      0.123 RR    IC  High Speed  generate_blocks[2].SAT_acc|outCNF|clrn
    Info (332115):      3.244      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      3.679      2.679  R                    clock network delay
    Info (332115):      3.899      0.220                       clock pessimism removed
    Info (332115):      3.869     -0.030                       clock uncertainty
    Info (332115):      3.795     -0.074     uTsu              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.244
    Info (332115): Data Required Time :     3.795
    Info (332115): Slack              :     0.551 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.178
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.178 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.678      2.678  R                    clock network delay
    Info (332115):      2.678      0.000                       SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115):      2.779      0.101 RR  uTco              SAT_sync|ResetN_Clause|q
    Info (332115):      2.825      0.046 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_Clause~la_lab/laboutt[2]
    Info (332115):      2.940      0.115 RR    IC  High Speed  generate_blocks[1].SAT_acc|clauseOut|clrn
    Info (332115):      2.940      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.914      2.914  R                    clock network delay
    Info (332115):      2.694     -0.220                       clock pessimism removed
    Info (332115):      2.694      0.000                       clock uncertainty
    Info (332115):      2.762      0.068      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.940
    Info (332115): Data Required Time :     2.762
    Info (332115): Slack              :     0.178 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 900mV -40C Model
Info (332146): Worst-case setup slack is 0.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.639               0.000 clk 
Info (332146): Worst-case hold slack is 0.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.017               0.000 clk 
Info (332146): Worst-case recovery slack is 0.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.609               0.000 clk 
Info (332146): Worst-case removal slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.550              -0.550 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.639
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.639 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): To Node      : outSATRes~reg0
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.573      2.573  R                    clock network delay
    Info (332115):      2.573      0.000                       SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115):      2.749      0.176 RR  uTco              generate_blocks[3].SAT_acc|outCNF|q
    Info (332115):      2.834      0.085 RR  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|outCNF~la_mlab/laboutb[19]
    Info (332115):      2.921      0.087 RR    IC  High Speed  WideOr0|datab
    Info (332115):      3.044      0.123 RF  CELL  High Speed  WideOr0|combout
    Info (332115):      3.044      0.000 FF  CELL  High Speed  outSATRes~reg0|d
    Info (332115):      3.044      0.000 FF  CELL  High Speed  outSATRes~reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      3.361      2.361  R                    clock network delay
    Info (332115):      3.557      0.196                       clock pessimism removed
    Info (332115):      3.527     -0.030                       clock uncertainty
    Info (332115):      3.683      0.156     uTsu              outSATRes~reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.044
    Info (332115): Data Required Time :     3.683
    Info (332115): Slack              :     0.639 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.365      2.365  R                    clock network delay
    Info (332115):      2.365      0.000                       SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115):      2.467      0.102 FF  uTco              generate_blocks[1].SAT_acc|outCNF|q
    Info (332115):      2.467      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|datae
    Info (332115):      2.620      0.153 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|combout
    Info (332115):      2.620      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF|d
    Info (332115):      2.620      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.573      2.573  R                    clock network delay
    Info (332115):      2.366     -0.207                       clock pessimism removed
    Info (332115):      2.366      0.000                       clock uncertainty
    Info (332115):      2.603      0.237      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.620
    Info (332115): Data Required Time :     2.603
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.609
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.609 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.568      2.568  R                    clock network delay
    Info (332115):      2.568      0.000                       SAT_synchronizer:SAT_sync|ResetN_CNF
    Info (332115):      2.685      0.117 RR  uTco              SAT_sync|ResetN_CNF|q
    Info (332115):      2.765      0.080 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_CNF~la_lab/laboutb[8]
    Info (332115):      2.854      0.089 RR    IC  High Speed  generate_blocks[2].SAT_acc|outCNF|clrn
    Info (332115):      2.854      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      1.000      1.000                       latch edge time
    Info (332115):      3.365      2.365  R                    clock network delay
    Info (332115):      3.561      0.196                       clock pessimism removed
    Info (332115):      3.531     -0.030                       clock uncertainty
    Info (332115):      3.463     -0.068     uTsu              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.854
    Info (332115): Data Required Time :     3.463
    Info (332115): Slack              :     0.609 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.137
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.137 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.361      2.361  R                    clock network delay
    Info (332115):      2.361      0.000                       SAT_synchronizer:SAT_sync|ResetN_Clause
    Info (332115):      2.458      0.097 RR  uTco              SAT_sync|ResetN_Clause|q
    Info (332115):      2.501      0.043 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_Clause~la_lab/laboutt[2]
    Info (332115):      2.582      0.081 RR    IC  High Speed  generate_blocks[1].SAT_acc|clauseOut|clrn
    Info (332115):      2.582      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.573      2.573  R                    clock network delay
    Info (332115):      2.377     -0.196                       clock pessimism removed
    Info (332115):      2.377      0.000                       clock uncertainty
    Info (332115):      2.445      0.068      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.582
    Info (332115): Data Required Time :     2.445
    Info (332115): Slack              :     0.137 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 2994 megabytes
    Info: Processing ended: Sun Apr 09 02:12:16 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:24


