{
  "module_name": "a4xx.xml.h",
  "hash_id": "deba80764f3ce221ed714e341aca55bcc19101767b197eea62bc4f2388f5d513",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/a4xx.xml.h",
  "human_readable_source": "#ifndef A4XX_XML\n#define A4XX_XML\n\n \n\n\nenum a4xx_color_fmt {\n\tRB4_A8_UNORM = 1,\n\tRB4_R8_UNORM = 2,\n\tRB4_R8_SNORM = 3,\n\tRB4_R8_UINT = 4,\n\tRB4_R8_SINT = 5,\n\tRB4_R4G4B4A4_UNORM = 8,\n\tRB4_R5G5B5A1_UNORM = 10,\n\tRB4_R5G6B5_UNORM = 14,\n\tRB4_R8G8_UNORM = 15,\n\tRB4_R8G8_SNORM = 16,\n\tRB4_R8G8_UINT = 17,\n\tRB4_R8G8_SINT = 18,\n\tRB4_R16_UNORM = 19,\n\tRB4_R16_SNORM = 20,\n\tRB4_R16_FLOAT = 21,\n\tRB4_R16_UINT = 22,\n\tRB4_R16_SINT = 23,\n\tRB4_R8G8B8_UNORM = 25,\n\tRB4_R8G8B8A8_UNORM = 26,\n\tRB4_R8G8B8A8_SNORM = 28,\n\tRB4_R8G8B8A8_UINT = 29,\n\tRB4_R8G8B8A8_SINT = 30,\n\tRB4_R10G10B10A2_UNORM = 31,\n\tRB4_R10G10B10A2_UINT = 34,\n\tRB4_R11G11B10_FLOAT = 39,\n\tRB4_R16G16_UNORM = 40,\n\tRB4_R16G16_SNORM = 41,\n\tRB4_R16G16_FLOAT = 42,\n\tRB4_R16G16_UINT = 43,\n\tRB4_R16G16_SINT = 44,\n\tRB4_R32_FLOAT = 45,\n\tRB4_R32_UINT = 46,\n\tRB4_R32_SINT = 47,\n\tRB4_R16G16B16A16_UNORM = 52,\n\tRB4_R16G16B16A16_SNORM = 53,\n\tRB4_R16G16B16A16_FLOAT = 54,\n\tRB4_R16G16B16A16_UINT = 55,\n\tRB4_R16G16B16A16_SINT = 56,\n\tRB4_R32G32_FLOAT = 57,\n\tRB4_R32G32_UINT = 58,\n\tRB4_R32G32_SINT = 59,\n\tRB4_R32G32B32A32_FLOAT = 60,\n\tRB4_R32G32B32A32_UINT = 61,\n\tRB4_R32G32B32A32_SINT = 62,\n\tRB4_NONE = 255,\n};\n\nenum a4xx_tile_mode {\n\tTILE4_LINEAR = 0,\n\tTILE4_2 = 2,\n\tTILE4_3 = 3,\n};\n\nenum a4xx_vtx_fmt {\n\tVFMT4_32_FLOAT = 1,\n\tVFMT4_32_32_FLOAT = 2,\n\tVFMT4_32_32_32_FLOAT = 3,\n\tVFMT4_32_32_32_32_FLOAT = 4,\n\tVFMT4_16_FLOAT = 5,\n\tVFMT4_16_16_FLOAT = 6,\n\tVFMT4_16_16_16_FLOAT = 7,\n\tVFMT4_16_16_16_16_FLOAT = 8,\n\tVFMT4_32_FIXED = 9,\n\tVFMT4_32_32_FIXED = 10,\n\tVFMT4_32_32_32_FIXED = 11,\n\tVFMT4_32_32_32_32_FIXED = 12,\n\tVFMT4_11_11_10_FLOAT = 13,\n\tVFMT4_16_SINT = 16,\n\tVFMT4_16_16_SINT = 17,\n\tVFMT4_16_16_16_SINT = 18,\n\tVFMT4_16_16_16_16_SINT = 19,\n\tVFMT4_16_UINT = 20,\n\tVFMT4_16_16_UINT = 21,\n\tVFMT4_16_16_16_UINT = 22,\n\tVFMT4_16_16_16_16_UINT = 23,\n\tVFMT4_16_SNORM = 24,\n\tVFMT4_16_16_SNORM = 25,\n\tVFMT4_16_16_16_SNORM = 26,\n\tVFMT4_16_16_16_16_SNORM = 27,\n\tVFMT4_16_UNORM = 28,\n\tVFMT4_16_16_UNORM = 29,\n\tVFMT4_16_16_16_UNORM = 30,\n\tVFMT4_16_16_16_16_UNORM = 31,\n\tVFMT4_32_UINT = 32,\n\tVFMT4_32_32_UINT = 33,\n\tVFMT4_32_32_32_UINT = 34,\n\tVFMT4_32_32_32_32_UINT = 35,\n\tVFMT4_32_SINT = 36,\n\tVFMT4_32_32_SINT = 37,\n\tVFMT4_32_32_32_SINT = 38,\n\tVFMT4_32_32_32_32_SINT = 39,\n\tVFMT4_8_UINT = 40,\n\tVFMT4_8_8_UINT = 41,\n\tVFMT4_8_8_8_UINT = 42,\n\tVFMT4_8_8_8_8_UINT = 43,\n\tVFMT4_8_UNORM = 44,\n\tVFMT4_8_8_UNORM = 45,\n\tVFMT4_8_8_8_UNORM = 46,\n\tVFMT4_8_8_8_8_UNORM = 47,\n\tVFMT4_8_SINT = 48,\n\tVFMT4_8_8_SINT = 49,\n\tVFMT4_8_8_8_SINT = 50,\n\tVFMT4_8_8_8_8_SINT = 51,\n\tVFMT4_8_SNORM = 52,\n\tVFMT4_8_8_SNORM = 53,\n\tVFMT4_8_8_8_SNORM = 54,\n\tVFMT4_8_8_8_8_SNORM = 55,\n\tVFMT4_10_10_10_2_UINT = 56,\n\tVFMT4_10_10_10_2_UNORM = 57,\n\tVFMT4_10_10_10_2_SINT = 58,\n\tVFMT4_10_10_10_2_SNORM = 59,\n\tVFMT4_2_10_10_10_UINT = 60,\n\tVFMT4_2_10_10_10_UNORM = 61,\n\tVFMT4_2_10_10_10_SINT = 62,\n\tVFMT4_2_10_10_10_SNORM = 63,\n\tVFMT4_NONE = 255,\n};\n\nenum a4xx_tex_fmt {\n\tTFMT4_A8_UNORM = 3,\n\tTFMT4_8_UNORM = 4,\n\tTFMT4_8_SNORM = 5,\n\tTFMT4_8_UINT = 6,\n\tTFMT4_8_SINT = 7,\n\tTFMT4_4_4_4_4_UNORM = 8,\n\tTFMT4_5_5_5_1_UNORM = 9,\n\tTFMT4_5_6_5_UNORM = 11,\n\tTFMT4_L8_A8_UNORM = 13,\n\tTFMT4_8_8_UNORM = 14,\n\tTFMT4_8_8_SNORM = 15,\n\tTFMT4_8_8_UINT = 16,\n\tTFMT4_8_8_SINT = 17,\n\tTFMT4_16_UNORM = 18,\n\tTFMT4_16_SNORM = 19,\n\tTFMT4_16_FLOAT = 20,\n\tTFMT4_16_UINT = 21,\n\tTFMT4_16_SINT = 22,\n\tTFMT4_8_8_8_8_UNORM = 28,\n\tTFMT4_8_8_8_8_SNORM = 29,\n\tTFMT4_8_8_8_8_UINT = 30,\n\tTFMT4_8_8_8_8_SINT = 31,\n\tTFMT4_9_9_9_E5_FLOAT = 32,\n\tTFMT4_10_10_10_2_UNORM = 33,\n\tTFMT4_10_10_10_2_UINT = 34,\n\tTFMT4_11_11_10_FLOAT = 37,\n\tTFMT4_16_16_UNORM = 38,\n\tTFMT4_16_16_SNORM = 39,\n\tTFMT4_16_16_FLOAT = 40,\n\tTFMT4_16_16_UINT = 41,\n\tTFMT4_16_16_SINT = 42,\n\tTFMT4_32_FLOAT = 43,\n\tTFMT4_32_UINT = 44,\n\tTFMT4_32_SINT = 45,\n\tTFMT4_16_16_16_16_UNORM = 51,\n\tTFMT4_16_16_16_16_SNORM = 52,\n\tTFMT4_16_16_16_16_FLOAT = 53,\n\tTFMT4_16_16_16_16_UINT = 54,\n\tTFMT4_16_16_16_16_SINT = 55,\n\tTFMT4_32_32_FLOAT = 56,\n\tTFMT4_32_32_UINT = 57,\n\tTFMT4_32_32_SINT = 58,\n\tTFMT4_32_32_32_FLOAT = 59,\n\tTFMT4_32_32_32_UINT = 60,\n\tTFMT4_32_32_32_SINT = 61,\n\tTFMT4_32_32_32_32_FLOAT = 63,\n\tTFMT4_32_32_32_32_UINT = 64,\n\tTFMT4_32_32_32_32_SINT = 65,\n\tTFMT4_X8Z24_UNORM = 71,\n\tTFMT4_DXT1 = 86,\n\tTFMT4_DXT3 = 87,\n\tTFMT4_DXT5 = 88,\n\tTFMT4_RGTC1_UNORM = 90,\n\tTFMT4_RGTC1_SNORM = 91,\n\tTFMT4_RGTC2_UNORM = 94,\n\tTFMT4_RGTC2_SNORM = 95,\n\tTFMT4_BPTC_UFLOAT = 97,\n\tTFMT4_BPTC_FLOAT = 98,\n\tTFMT4_BPTC = 99,\n\tTFMT4_ATC_RGB = 100,\n\tTFMT4_ATC_RGBA_EXPLICIT = 101,\n\tTFMT4_ATC_RGBA_INTERPOLATED = 102,\n\tTFMT4_ETC2_RG11_UNORM = 103,\n\tTFMT4_ETC2_RG11_SNORM = 104,\n\tTFMT4_ETC2_R11_UNORM = 105,\n\tTFMT4_ETC2_R11_SNORM = 106,\n\tTFMT4_ETC1 = 107,\n\tTFMT4_ETC2_RGB8 = 108,\n\tTFMT4_ETC2_RGBA8 = 109,\n\tTFMT4_ETC2_RGB8A1 = 110,\n\tTFMT4_ASTC_4x4 = 111,\n\tTFMT4_ASTC_5x4 = 112,\n\tTFMT4_ASTC_5x5 = 113,\n\tTFMT4_ASTC_6x5 = 114,\n\tTFMT4_ASTC_6x6 = 115,\n\tTFMT4_ASTC_8x5 = 116,\n\tTFMT4_ASTC_8x6 = 117,\n\tTFMT4_ASTC_8x8 = 118,\n\tTFMT4_ASTC_10x5 = 119,\n\tTFMT4_ASTC_10x6 = 120,\n\tTFMT4_ASTC_10x8 = 121,\n\tTFMT4_ASTC_10x10 = 122,\n\tTFMT4_ASTC_12x10 = 123,\n\tTFMT4_ASTC_12x12 = 124,\n\tTFMT4_NONE = 255,\n};\n\nenum a4xx_depth_format {\n\tDEPTH4_NONE = 0,\n\tDEPTH4_16 = 1,\n\tDEPTH4_24_8 = 2,\n\tDEPTH4_32 = 3,\n};\n\nenum a4xx_ccu_perfcounter_select {\n\tCCU_BUSY_CYCLES = 0,\n\tCCU_RB_DEPTH_RETURN_STALL = 2,\n\tCCU_RB_COLOR_RETURN_STALL = 3,\n\tCCU_DEPTH_BLOCKS = 6,\n\tCCU_COLOR_BLOCKS = 7,\n\tCCU_DEPTH_BLOCK_HIT = 8,\n\tCCU_COLOR_BLOCK_HIT = 9,\n\tCCU_DEPTH_FLAG1_COUNT = 10,\n\tCCU_DEPTH_FLAG2_COUNT = 11,\n\tCCU_DEPTH_FLAG3_COUNT = 12,\n\tCCU_DEPTH_FLAG4_COUNT = 13,\n\tCCU_COLOR_FLAG1_COUNT = 14,\n\tCCU_COLOR_FLAG2_COUNT = 15,\n\tCCU_COLOR_FLAG3_COUNT = 16,\n\tCCU_COLOR_FLAG4_COUNT = 17,\n\tCCU_PARTIAL_BLOCK_READ = 18,\n};\n\nenum a4xx_cp_perfcounter_select {\n\tCP_ALWAYS_COUNT = 0,\n\tCP_BUSY = 1,\n\tCP_PFP_IDLE = 2,\n\tCP_PFP_BUSY_WORKING = 3,\n\tCP_PFP_STALL_CYCLES_ANY = 4,\n\tCP_PFP_STARVE_CYCLES_ANY = 5,\n\tCP_PFP_STARVED_PER_LOAD_ADDR = 6,\n\tCP_PFP_STALLED_PER_STORE_ADDR = 7,\n\tCP_PFP_PC_PROFILE = 8,\n\tCP_PFP_MATCH_PM4_PKT_PROFILE = 9,\n\tCP_PFP_COND_INDIRECT_DISCARDED = 10,\n\tCP_LONG_RESUMPTIONS = 11,\n\tCP_RESUME_CYCLES = 12,\n\tCP_RESUME_TO_BOUNDARY_CYCLES = 13,\n\tCP_LONG_PREEMPTIONS = 14,\n\tCP_PREEMPT_CYCLES = 15,\n\tCP_PREEMPT_TO_BOUNDARY_CYCLES = 16,\n\tCP_ME_FIFO_EMPTY_PFP_IDLE = 17,\n\tCP_ME_FIFO_EMPTY_PFP_BUSY = 18,\n\tCP_ME_FIFO_NOT_EMPTY_NOT_FULL = 19,\n\tCP_ME_FIFO_FULL_ME_BUSY = 20,\n\tCP_ME_FIFO_FULL_ME_NON_WORKING = 21,\n\tCP_ME_WAITING_FOR_PACKETS = 22,\n\tCP_ME_BUSY_WORKING = 23,\n\tCP_ME_STARVE_CYCLES_ANY = 24,\n\tCP_ME_STARVE_CYCLES_PER_PROFILE = 25,\n\tCP_ME_STALL_CYCLES_PER_PROFILE = 26,\n\tCP_ME_PC_PROFILE = 27,\n\tCP_RCIU_FIFO_EMPTY = 28,\n\tCP_RCIU_FIFO_NOT_EMPTY_NOT_FULL = 29,\n\tCP_RCIU_FIFO_FULL = 30,\n\tCP_RCIU_FIFO_FULL_NO_CONTEXT = 31,\n\tCP_RCIU_FIFO_FULL_AHB_MASTER = 32,\n\tCP_RCIU_FIFO_FULL_OTHER = 33,\n\tCP_AHB_IDLE = 34,\n\tCP_AHB_STALL_ON_GRANT_NO_SPLIT = 35,\n\tCP_AHB_STALL_ON_GRANT_SPLIT = 36,\n\tCP_AHB_STALL_ON_GRANT_SPLIT_PROFILE = 37,\n\tCP_AHB_BUSY_WORKING = 38,\n\tCP_AHB_BUSY_STALL_ON_HRDY = 39,\n\tCP_AHB_BUSY_STALL_ON_HRDY_PROFILE = 40,\n};\n\nenum a4xx_gras_ras_perfcounter_select {\n\tRAS_SUPER_TILES = 0,\n\tRAS_8X8_TILES = 1,\n\tRAS_4X4_TILES = 2,\n\tRAS_BUSY_CYCLES = 3,\n\tRAS_STALL_CYCLES_BY_RB = 4,\n\tRAS_STALL_CYCLES_BY_VSC = 5,\n\tRAS_STARVE_CYCLES_BY_TSE = 6,\n\tRAS_SUPERTILE_CYCLES = 7,\n\tRAS_TILE_CYCLES = 8,\n\tRAS_FULLY_COVERED_SUPER_TILES = 9,\n\tRAS_FULLY_COVERED_8X8_TILES = 10,\n\tRAS_4X4_PRIM = 11,\n\tRAS_8X4_4X8_PRIM = 12,\n\tRAS_8X8_PRIM = 13,\n};\n\nenum a4xx_gras_tse_perfcounter_select {\n\tTSE_INPUT_PRIM = 0,\n\tTSE_INPUT_NULL_PRIM = 1,\n\tTSE_TRIVAL_REJ_PRIM = 2,\n\tTSE_CLIPPED_PRIM = 3,\n\tTSE_NEW_PRIM = 4,\n\tTSE_ZERO_AREA_PRIM = 5,\n\tTSE_FACENESS_CULLED_PRIM = 6,\n\tTSE_ZERO_PIXEL_PRIM = 7,\n\tTSE_OUTPUT_NULL_PRIM = 8,\n\tTSE_OUTPUT_VISIBLE_PRIM = 9,\n\tTSE_PRE_CLIP_PRIM = 10,\n\tTSE_POST_CLIP_PRIM = 11,\n\tTSE_BUSY_CYCLES = 12,\n\tTSE_PC_STARVE = 13,\n\tTSE_RAS_STALL = 14,\n\tTSE_STALL_BARYPLANE_FIFO_FULL = 15,\n\tTSE_STALL_ZPLANE_FIFO_FULL = 16,\n};\n\nenum a4xx_hlsq_perfcounter_select {\n\tHLSQ_SP_VS_STAGE_CONSTANT = 0,\n\tHLSQ_SP_VS_STAGE_INSTRUCTIONS = 1,\n\tHLSQ_SP_FS_STAGE_CONSTANT = 2,\n\tHLSQ_SP_FS_STAGE_INSTRUCTIONS = 3,\n\tHLSQ_TP_STATE = 4,\n\tHLSQ_QUADS = 5,\n\tHLSQ_PIXELS = 6,\n\tHLSQ_VERTICES = 7,\n\tHLSQ_SP_VS_STAGE_DATA_BYTES = 13,\n\tHLSQ_SP_FS_STAGE_DATA_BYTES = 14,\n\tHLSQ_BUSY_CYCLES = 15,\n\tHLSQ_STALL_CYCLES_SP_STATE = 16,\n\tHLSQ_STALL_CYCLES_SP_VS_STAGE = 17,\n\tHLSQ_STALL_CYCLES_SP_FS_STAGE = 18,\n\tHLSQ_STALL_CYCLES_UCHE = 19,\n\tHLSQ_RBBM_LOAD_CYCLES = 20,\n\tHLSQ_DI_TO_VS_START_SP = 21,\n\tHLSQ_DI_TO_FS_START_SP = 22,\n\tHLSQ_VS_STAGE_START_TO_DONE_SP = 23,\n\tHLSQ_FS_STAGE_START_TO_DONE_SP = 24,\n\tHLSQ_SP_STATE_COPY_CYCLES_VS_STAGE = 25,\n\tHLSQ_SP_STATE_COPY_CYCLES_FS_STAGE = 26,\n\tHLSQ_UCHE_LATENCY_CYCLES = 27,\n\tHLSQ_UCHE_LATENCY_COUNT = 28,\n\tHLSQ_STARVE_CYCLES_VFD = 29,\n};\n\nenum a4xx_pc_perfcounter_select {\n\tPC_VIS_STREAMS_LOADED = 0,\n\tPC_VPC_PRIMITIVES = 2,\n\tPC_DEAD_PRIM = 3,\n\tPC_LIVE_PRIM = 4,\n\tPC_DEAD_DRAWCALLS = 5,\n\tPC_LIVE_DRAWCALLS = 6,\n\tPC_VERTEX_MISSES = 7,\n\tPC_STALL_CYCLES_VFD = 9,\n\tPC_STALL_CYCLES_TSE = 10,\n\tPC_STALL_CYCLES_UCHE = 11,\n\tPC_WORKING_CYCLES = 12,\n\tPC_IA_VERTICES = 13,\n\tPC_GS_PRIMITIVES = 14,\n\tPC_HS_INVOCATIONS = 15,\n\tPC_DS_INVOCATIONS = 16,\n\tPC_DS_PRIMITIVES = 17,\n\tPC_STARVE_CYCLES_FOR_INDEX = 20,\n\tPC_STARVE_CYCLES_FOR_TESS_FACTOR = 21,\n\tPC_STARVE_CYCLES_FOR_VIZ_STREAM = 22,\n\tPC_STALL_CYCLES_TESS = 23,\n\tPC_STARVE_CYCLES_FOR_POSITION = 24,\n\tPC_MODE0_DRAWCALL = 25,\n\tPC_MODE1_DRAWCALL = 26,\n\tPC_MODE2_DRAWCALL = 27,\n\tPC_MODE3_DRAWCALL = 28,\n\tPC_MODE4_DRAWCALL = 29,\n\tPC_PREDICATED_DEAD_DRAWCALL = 30,\n\tPC_STALL_CYCLES_BY_TSE_ONLY = 31,\n\tPC_STALL_CYCLES_BY_VPC_ONLY = 32,\n\tPC_VPC_POS_DATA_TRANSACTION = 33,\n\tPC_BUSY_CYCLES = 34,\n\tPC_STARVE_CYCLES_DI = 35,\n\tPC_STALL_CYCLES_VPC = 36,\n\tTESS_WORKING_CYCLES = 37,\n\tTESS_NUM_CYCLES_SETUP_WORKING = 38,\n\tTESS_NUM_CYCLES_PTGEN_WORKING = 39,\n\tTESS_NUM_CYCLES_CONNGEN_WORKING = 40,\n\tTESS_BUSY_CYCLES = 41,\n\tTESS_STARVE_CYCLES_PC = 42,\n\tTESS_STALL_CYCLES_PC = 43,\n};\n\nenum a4xx_pwr_perfcounter_select {\n\tPWR_CORE_CLOCK_CYCLES = 0,\n\tPWR_BUSY_CLOCK_CYCLES = 1,\n};\n\nenum a4xx_rb_perfcounter_select {\n\tRB_BUSY_CYCLES = 0,\n\tRB_BUSY_CYCLES_BINNING = 1,\n\tRB_BUSY_CYCLES_RENDERING = 2,\n\tRB_BUSY_CYCLES_RESOLVE = 3,\n\tRB_STARVE_CYCLES_BY_SP = 4,\n\tRB_STARVE_CYCLES_BY_RAS = 5,\n\tRB_STARVE_CYCLES_BY_MARB = 6,\n\tRB_STALL_CYCLES_BY_MARB = 7,\n\tRB_STALL_CYCLES_BY_HLSQ = 8,\n\tRB_RB_RB_MARB_DATA = 9,\n\tRB_SP_RB_QUAD = 10,\n\tRB_RAS_RB_Z_QUADS = 11,\n\tRB_GMEM_CH0_READ = 12,\n\tRB_GMEM_CH1_READ = 13,\n\tRB_GMEM_CH0_WRITE = 14,\n\tRB_GMEM_CH1_WRITE = 15,\n\tRB_CP_CONTEXT_DONE = 16,\n\tRB_CP_CACHE_FLUSH = 17,\n\tRB_CP_ZPASS_DONE = 18,\n\tRB_STALL_FIFO0_FULL = 19,\n\tRB_STALL_FIFO1_FULL = 20,\n\tRB_STALL_FIFO2_FULL = 21,\n\tRB_STALL_FIFO3_FULL = 22,\n\tRB_RB_HLSQ_TRANSACTIONS = 23,\n\tRB_Z_READ = 24,\n\tRB_Z_WRITE = 25,\n\tRB_C_READ = 26,\n\tRB_C_WRITE = 27,\n\tRB_C_READ_LATENCY = 28,\n\tRB_Z_READ_LATENCY = 29,\n\tRB_STALL_BY_UCHE = 30,\n\tRB_MARB_UCHE_TRANSACTIONS = 31,\n\tRB_CACHE_STALL_MISS = 32,\n\tRB_CACHE_STALL_FIFO_FULL = 33,\n\tRB_8BIT_BLENDER_UNITS_ACTIVE = 34,\n\tRB_16BIT_BLENDER_UNITS_ACTIVE = 35,\n\tRB_SAMPLER_UNITS_ACTIVE = 36,\n\tRB_TOTAL_PASS = 38,\n\tRB_Z_PASS = 39,\n\tRB_Z_FAIL = 40,\n\tRB_S_FAIL = 41,\n\tRB_POWER0 = 42,\n\tRB_POWER1 = 43,\n\tRB_POWER2 = 44,\n\tRB_POWER3 = 45,\n\tRB_POWER4 = 46,\n\tRB_POWER5 = 47,\n\tRB_POWER6 = 48,\n\tRB_POWER7 = 49,\n};\n\nenum a4xx_rbbm_perfcounter_select {\n\tRBBM_ALWAYS_ON = 0,\n\tRBBM_VBIF_BUSY = 1,\n\tRBBM_TSE_BUSY = 2,\n\tRBBM_RAS_BUSY = 3,\n\tRBBM_PC_DCALL_BUSY = 4,\n\tRBBM_PC_VSD_BUSY = 5,\n\tRBBM_VFD_BUSY = 6,\n\tRBBM_VPC_BUSY = 7,\n\tRBBM_UCHE_BUSY = 8,\n\tRBBM_VSC_BUSY = 9,\n\tRBBM_HLSQ_BUSY = 10,\n\tRBBM_ANY_RB_BUSY = 11,\n\tRBBM_ANY_TPL1_BUSY = 12,\n\tRBBM_ANY_SP_BUSY = 13,\n\tRBBM_ANY_MARB_BUSY = 14,\n\tRBBM_ANY_ARB_BUSY = 15,\n\tRBBM_AHB_STATUS_BUSY = 16,\n\tRBBM_AHB_STATUS_STALLED = 17,\n\tRBBM_AHB_STATUS_TXFR = 18,\n\tRBBM_AHB_STATUS_TXFR_SPLIT = 19,\n\tRBBM_AHB_STATUS_TXFR_ERROR = 20,\n\tRBBM_AHB_STATUS_LONG_STALL = 21,\n\tRBBM_STATUS_MASKED = 22,\n\tRBBM_CP_BUSY_GFX_CORE_IDLE = 23,\n\tRBBM_TESS_BUSY = 24,\n\tRBBM_COM_BUSY = 25,\n\tRBBM_DCOM_BUSY = 32,\n\tRBBM_ANY_CCU_BUSY = 33,\n\tRBBM_DPM_BUSY = 34,\n};\n\nenum a4xx_sp_perfcounter_select {\n\tSP_LM_LOAD_INSTRUCTIONS = 0,\n\tSP_LM_STORE_INSTRUCTIONS = 1,\n\tSP_LM_ATOMICS = 2,\n\tSP_GM_LOAD_INSTRUCTIONS = 3,\n\tSP_GM_STORE_INSTRUCTIONS = 4,\n\tSP_GM_ATOMICS = 5,\n\tSP_VS_STAGE_TEX_INSTRUCTIONS = 6,\n\tSP_VS_STAGE_CFLOW_INSTRUCTIONS = 7,\n\tSP_VS_STAGE_EFU_INSTRUCTIONS = 8,\n\tSP_VS_STAGE_FULL_ALU_INSTRUCTIONS = 9,\n\tSP_VS_STAGE_HALF_ALU_INSTRUCTIONS = 10,\n\tSP_FS_STAGE_TEX_INSTRUCTIONS = 11,\n\tSP_FS_STAGE_CFLOW_INSTRUCTIONS = 12,\n\tSP_FS_STAGE_EFU_INSTRUCTIONS = 13,\n\tSP_FS_STAGE_FULL_ALU_INSTRUCTIONS = 14,\n\tSP_FS_STAGE_HALF_ALU_INSTRUCTIONS = 15,\n\tSP_VS_INSTRUCTIONS = 17,\n\tSP_FS_INSTRUCTIONS = 18,\n\tSP_ADDR_LOCK_COUNT = 19,\n\tSP_UCHE_READ_TRANS = 20,\n\tSP_UCHE_WRITE_TRANS = 21,\n\tSP_EXPORT_VPC_TRANS = 22,\n\tSP_EXPORT_RB_TRANS = 23,\n\tSP_PIXELS_KILLED = 24,\n\tSP_ICL1_REQUESTS = 25,\n\tSP_ICL1_MISSES = 26,\n\tSP_ICL0_REQUESTS = 27,\n\tSP_ICL0_MISSES = 28,\n\tSP_ALU_WORKING_CYCLES = 29,\n\tSP_EFU_WORKING_CYCLES = 30,\n\tSP_STALL_CYCLES_BY_VPC = 31,\n\tSP_STALL_CYCLES_BY_TP = 32,\n\tSP_STALL_CYCLES_BY_UCHE = 33,\n\tSP_STALL_CYCLES_BY_RB = 34,\n\tSP_BUSY_CYCLES = 35,\n\tSP_HS_INSTRUCTIONS = 36,\n\tSP_DS_INSTRUCTIONS = 37,\n\tSP_GS_INSTRUCTIONS = 38,\n\tSP_CS_INSTRUCTIONS = 39,\n\tSP_SCHEDULER_NON_WORKING = 40,\n\tSP_WAVE_CONTEXTS = 41,\n\tSP_WAVE_CONTEXT_CYCLES = 42,\n\tSP_POWER0 = 43,\n\tSP_POWER1 = 44,\n\tSP_POWER2 = 45,\n\tSP_POWER3 = 46,\n\tSP_POWER4 = 47,\n\tSP_POWER5 = 48,\n\tSP_POWER6 = 49,\n\tSP_POWER7 = 50,\n\tSP_POWER8 = 51,\n\tSP_POWER9 = 52,\n\tSP_POWER10 = 53,\n\tSP_POWER11 = 54,\n\tSP_POWER12 = 55,\n\tSP_POWER13 = 56,\n\tSP_POWER14 = 57,\n\tSP_POWER15 = 58,\n};\n\nenum a4xx_tp_perfcounter_select {\n\tTP_L1_REQUESTS = 0,\n\tTP_L1_MISSES = 1,\n\tTP_QUADS_OFFSET = 8,\n\tTP_QUAD_SHADOW = 9,\n\tTP_QUADS_ARRAY = 10,\n\tTP_QUADS_GRADIENT = 11,\n\tTP_QUADS_1D2D = 12,\n\tTP_QUADS_3DCUBE = 13,\n\tTP_BUSY_CYCLES = 16,\n\tTP_STALL_CYCLES_BY_ARB = 17,\n\tTP_STATE_CACHE_REQUESTS = 20,\n\tTP_STATE_CACHE_MISSES = 21,\n\tTP_POWER0 = 22,\n\tTP_POWER1 = 23,\n\tTP_POWER2 = 24,\n\tTP_POWER3 = 25,\n\tTP_POWER4 = 26,\n\tTP_POWER5 = 27,\n\tTP_POWER6 = 28,\n\tTP_POWER7 = 29,\n};\n\nenum a4xx_uche_perfcounter_select {\n\tUCHE_VBIF_READ_BEATS_TP = 0,\n\tUCHE_VBIF_READ_BEATS_VFD = 1,\n\tUCHE_VBIF_READ_BEATS_HLSQ = 2,\n\tUCHE_VBIF_READ_BEATS_MARB = 3,\n\tUCHE_VBIF_READ_BEATS_SP = 4,\n\tUCHE_READ_REQUESTS_TP = 5,\n\tUCHE_READ_REQUESTS_VFD = 6,\n\tUCHE_READ_REQUESTS_HLSQ = 7,\n\tUCHE_READ_REQUESTS_MARB = 8,\n\tUCHE_READ_REQUESTS_SP = 9,\n\tUCHE_WRITE_REQUESTS_MARB = 10,\n\tUCHE_WRITE_REQUESTS_SP = 11,\n\tUCHE_TAG_CHECK_FAILS = 12,\n\tUCHE_EVICTS = 13,\n\tUCHE_FLUSHES = 14,\n\tUCHE_VBIF_LATENCY_CYCLES = 15,\n\tUCHE_VBIF_LATENCY_SAMPLES = 16,\n\tUCHE_BUSY_CYCLES = 17,\n\tUCHE_VBIF_READ_BEATS_PC = 18,\n\tUCHE_READ_REQUESTS_PC = 19,\n\tUCHE_WRITE_REQUESTS_VPC = 20,\n\tUCHE_STALL_BY_VBIF = 21,\n\tUCHE_WRITE_REQUESTS_VSC = 22,\n\tUCHE_POWER0 = 23,\n\tUCHE_POWER1 = 24,\n\tUCHE_POWER2 = 25,\n\tUCHE_POWER3 = 26,\n\tUCHE_POWER4 = 27,\n\tUCHE_POWER5 = 28,\n\tUCHE_POWER6 = 29,\n\tUCHE_POWER7 = 30,\n};\n\nenum a4xx_vbif_perfcounter_select {\n\tAXI_READ_REQUESTS_ID_0 = 0,\n\tAXI_READ_REQUESTS_ID_1 = 1,\n\tAXI_READ_REQUESTS_ID_2 = 2,\n\tAXI_READ_REQUESTS_ID_3 = 3,\n\tAXI_READ_REQUESTS_ID_4 = 4,\n\tAXI_READ_REQUESTS_ID_5 = 5,\n\tAXI_READ_REQUESTS_ID_6 = 6,\n\tAXI_READ_REQUESTS_ID_7 = 7,\n\tAXI_READ_REQUESTS_ID_8 = 8,\n\tAXI_READ_REQUESTS_ID_9 = 9,\n\tAXI_READ_REQUESTS_ID_10 = 10,\n\tAXI_READ_REQUESTS_ID_11 = 11,\n\tAXI_READ_REQUESTS_ID_12 = 12,\n\tAXI_READ_REQUESTS_ID_13 = 13,\n\tAXI_READ_REQUESTS_ID_14 = 14,\n\tAXI_READ_REQUESTS_ID_15 = 15,\n\tAXI0_READ_REQUESTS_TOTAL = 16,\n\tAXI1_READ_REQUESTS_TOTAL = 17,\n\tAXI2_READ_REQUESTS_TOTAL = 18,\n\tAXI3_READ_REQUESTS_TOTAL = 19,\n\tAXI_READ_REQUESTS_TOTAL = 20,\n\tAXI_WRITE_REQUESTS_ID_0 = 21,\n\tAXI_WRITE_REQUESTS_ID_1 = 22,\n\tAXI_WRITE_REQUESTS_ID_2 = 23,\n\tAXI_WRITE_REQUESTS_ID_3 = 24,\n\tAXI_WRITE_REQUESTS_ID_4 = 25,\n\tAXI_WRITE_REQUESTS_ID_5 = 26,\n\tAXI_WRITE_REQUESTS_ID_6 = 27,\n\tAXI_WRITE_REQUESTS_ID_7 = 28,\n\tAXI_WRITE_REQUESTS_ID_8 = 29,\n\tAXI_WRITE_REQUESTS_ID_9 = 30,\n\tAXI_WRITE_REQUESTS_ID_10 = 31,\n\tAXI_WRITE_REQUESTS_ID_11 = 32,\n\tAXI_WRITE_REQUESTS_ID_12 = 33,\n\tAXI_WRITE_REQUESTS_ID_13 = 34,\n\tAXI_WRITE_REQUESTS_ID_14 = 35,\n\tAXI_WRITE_REQUESTS_ID_15 = 36,\n\tAXI0_WRITE_REQUESTS_TOTAL = 37,\n\tAXI1_WRITE_REQUESTS_TOTAL = 38,\n\tAXI2_WRITE_REQUESTS_TOTAL = 39,\n\tAXI3_WRITE_REQUESTS_TOTAL = 40,\n\tAXI_WRITE_REQUESTS_TOTAL = 41,\n\tAXI_TOTAL_REQUESTS = 42,\n\tAXI_READ_DATA_BEATS_ID_0 = 43,\n\tAXI_READ_DATA_BEATS_ID_1 = 44,\n\tAXI_READ_DATA_BEATS_ID_2 = 45,\n\tAXI_READ_DATA_BEATS_ID_3 = 46,\n\tAXI_READ_DATA_BEATS_ID_4 = 47,\n\tAXI_READ_DATA_BEATS_ID_5 = 48,\n\tAXI_READ_DATA_BEATS_ID_6 = 49,\n\tAXI_READ_DATA_BEATS_ID_7 = 50,\n\tAXI_READ_DATA_BEATS_ID_8 = 51,\n\tAXI_READ_DATA_BEATS_ID_9 = 52,\n\tAXI_READ_DATA_BEATS_ID_10 = 53,\n\tAXI_READ_DATA_BEATS_ID_11 = 54,\n\tAXI_READ_DATA_BEATS_ID_12 = 55,\n\tAXI_READ_DATA_BEATS_ID_13 = 56,\n\tAXI_READ_DATA_BEATS_ID_14 = 57,\n\tAXI_READ_DATA_BEATS_ID_15 = 58,\n\tAXI0_READ_DATA_BEATS_TOTAL = 59,\n\tAXI1_READ_DATA_BEATS_TOTAL = 60,\n\tAXI2_READ_DATA_BEATS_TOTAL = 61,\n\tAXI3_READ_DATA_BEATS_TOTAL = 62,\n\tAXI_READ_DATA_BEATS_TOTAL = 63,\n\tAXI_WRITE_DATA_BEATS_ID_0 = 64,\n\tAXI_WRITE_DATA_BEATS_ID_1 = 65,\n\tAXI_WRITE_DATA_BEATS_ID_2 = 66,\n\tAXI_WRITE_DATA_BEATS_ID_3 = 67,\n\tAXI_WRITE_DATA_BEATS_ID_4 = 68,\n\tAXI_WRITE_DATA_BEATS_ID_5 = 69,\n\tAXI_WRITE_DATA_BEATS_ID_6 = 70,\n\tAXI_WRITE_DATA_BEATS_ID_7 = 71,\n\tAXI_WRITE_DATA_BEATS_ID_8 = 72,\n\tAXI_WRITE_DATA_BEATS_ID_9 = 73,\n\tAXI_WRITE_DATA_BEATS_ID_10 = 74,\n\tAXI_WRITE_DATA_BEATS_ID_11 = 75,\n\tAXI_WRITE_DATA_BEATS_ID_12 = 76,\n\tAXI_WRITE_DATA_BEATS_ID_13 = 77,\n\tAXI_WRITE_DATA_BEATS_ID_14 = 78,\n\tAXI_WRITE_DATA_BEATS_ID_15 = 79,\n\tAXI0_WRITE_DATA_BEATS_TOTAL = 80,\n\tAXI1_WRITE_DATA_BEATS_TOTAL = 81,\n\tAXI2_WRITE_DATA_BEATS_TOTAL = 82,\n\tAXI3_WRITE_DATA_BEATS_TOTAL = 83,\n\tAXI_WRITE_DATA_BEATS_TOTAL = 84,\n\tAXI_DATA_BEATS_TOTAL = 85,\n\tCYCLES_HELD_OFF_ID_0 = 86,\n\tCYCLES_HELD_OFF_ID_1 = 87,\n\tCYCLES_HELD_OFF_ID_2 = 88,\n\tCYCLES_HELD_OFF_ID_3 = 89,\n\tCYCLES_HELD_OFF_ID_4 = 90,\n\tCYCLES_HELD_OFF_ID_5 = 91,\n\tCYCLES_HELD_OFF_ID_6 = 92,\n\tCYCLES_HELD_OFF_ID_7 = 93,\n\tCYCLES_HELD_OFF_ID_8 = 94,\n\tCYCLES_HELD_OFF_ID_9 = 95,\n\tCYCLES_HELD_OFF_ID_10 = 96,\n\tCYCLES_HELD_OFF_ID_11 = 97,\n\tCYCLES_HELD_OFF_ID_12 = 98,\n\tCYCLES_HELD_OFF_ID_13 = 99,\n\tCYCLES_HELD_OFF_ID_14 = 100,\n\tCYCLES_HELD_OFF_ID_15 = 101,\n\tAXI_READ_REQUEST_HELD_OFF = 102,\n\tAXI_WRITE_REQUEST_HELD_OFF = 103,\n\tAXI_REQUEST_HELD_OFF = 104,\n\tAXI_WRITE_DATA_HELD_OFF = 105,\n\tOCMEM_AXI_READ_REQUEST_HELD_OFF = 106,\n\tOCMEM_AXI_WRITE_REQUEST_HELD_OFF = 107,\n\tOCMEM_AXI_REQUEST_HELD_OFF = 108,\n\tOCMEM_AXI_WRITE_DATA_HELD_OFF = 109,\n\tELAPSED_CYCLES_DDR = 110,\n\tELAPSED_CYCLES_OCMEM = 111,\n};\n\nenum a4xx_vfd_perfcounter_select {\n\tVFD_UCHE_BYTE_FETCHED = 0,\n\tVFD_UCHE_TRANS = 1,\n\tVFD_FETCH_INSTRUCTIONS = 3,\n\tVFD_BUSY_CYCLES = 5,\n\tVFD_STALL_CYCLES_UCHE = 6,\n\tVFD_STALL_CYCLES_HLSQ = 7,\n\tVFD_STALL_CYCLES_VPC_BYPASS = 8,\n\tVFD_STALL_CYCLES_VPC_ALLOC = 9,\n\tVFD_MODE_0_FIBERS = 13,\n\tVFD_MODE_1_FIBERS = 14,\n\tVFD_MODE_2_FIBERS = 15,\n\tVFD_MODE_3_FIBERS = 16,\n\tVFD_MODE_4_FIBERS = 17,\n\tVFD_BFIFO_STALL = 18,\n\tVFD_NUM_VERTICES_TOTAL = 19,\n\tVFD_PACKER_FULL = 20,\n\tVFD_UCHE_REQUEST_FIFO_FULL = 21,\n\tVFD_STARVE_CYCLES_PC = 22,\n\tVFD_STARVE_CYCLES_UCHE = 23,\n};\n\nenum a4xx_vpc_perfcounter_select {\n\tVPC_SP_LM_COMPONENTS = 2,\n\tVPC_SP0_LM_BYTES = 3,\n\tVPC_SP1_LM_BYTES = 4,\n\tVPC_SP2_LM_BYTES = 5,\n\tVPC_SP3_LM_BYTES = 6,\n\tVPC_WORKING_CYCLES = 7,\n\tVPC_STALL_CYCLES_LM = 8,\n\tVPC_STARVE_CYCLES_RAS = 9,\n\tVPC_STREAMOUT_CYCLES = 10,\n\tVPC_UCHE_TRANSACTIONS = 12,\n\tVPC_STALL_CYCLES_UCHE = 13,\n\tVPC_BUSY_CYCLES = 14,\n\tVPC_STARVE_CYCLES_SP = 15,\n};\n\nenum a4xx_vsc_perfcounter_select {\n\tVSC_BUSY_CYCLES = 0,\n\tVSC_WORKING_CYCLES = 1,\n\tVSC_STALL_CYCLES_UCHE = 2,\n\tVSC_STARVE_CYCLES_RAS = 3,\n\tVSC_EOT_NUM = 4,\n};\n\nenum a4xx_tex_filter {\n\tA4XX_TEX_NEAREST = 0,\n\tA4XX_TEX_LINEAR = 1,\n\tA4XX_TEX_ANISO = 2,\n};\n\nenum a4xx_tex_clamp {\n\tA4XX_TEX_REPEAT = 0,\n\tA4XX_TEX_CLAMP_TO_EDGE = 1,\n\tA4XX_TEX_MIRROR_REPEAT = 2,\n\tA4XX_TEX_CLAMP_TO_BORDER = 3,\n\tA4XX_TEX_MIRROR_CLAMP = 4,\n};\n\nenum a4xx_tex_aniso {\n\tA4XX_TEX_ANISO_1 = 0,\n\tA4XX_TEX_ANISO_2 = 1,\n\tA4XX_TEX_ANISO_4 = 2,\n\tA4XX_TEX_ANISO_8 = 3,\n\tA4XX_TEX_ANISO_16 = 4,\n};\n\nenum a4xx_tex_swiz {\n\tA4XX_TEX_X = 0,\n\tA4XX_TEX_Y = 1,\n\tA4XX_TEX_Z = 2,\n\tA4XX_TEX_W = 3,\n\tA4XX_TEX_ZERO = 4,\n\tA4XX_TEX_ONE = 5,\n};\n\nenum a4xx_tex_type {\n\tA4XX_TEX_1D = 0,\n\tA4XX_TEX_2D = 1,\n\tA4XX_TEX_CUBE = 2,\n\tA4XX_TEX_3D = 3,\n\tA4XX_TEX_BUFFER = 4,\n};\n\n#define A4XX_CGC_HLSQ_EARLY_CYC__MASK\t\t\t\t0x00700000\n#define A4XX_CGC_HLSQ_EARLY_CYC__SHIFT\t\t\t\t20\nstatic inline uint32_t A4XX_CGC_HLSQ_EARLY_CYC(uint32_t val)\n{\n\treturn ((val) << A4XX_CGC_HLSQ_EARLY_CYC__SHIFT) & A4XX_CGC_HLSQ_EARLY_CYC__MASK;\n}\n#define A4XX_INT0_RBBM_GPU_IDLE\t\t\t\t\t0x00000001\n#define A4XX_INT0_RBBM_AHB_ERROR\t\t\t\t0x00000002\n#define A4XX_INT0_RBBM_REG_TIMEOUT\t\t\t\t0x00000004\n#define A4XX_INT0_RBBM_ME_MS_TIMEOUT\t\t\t\t0x00000008\n#define A4XX_INT0_RBBM_PFP_MS_TIMEOUT\t\t\t\t0x00000010\n#define A4XX_INT0_RBBM_ATB_BUS_OVERFLOW\t\t\t\t0x00000020\n#define A4XX_INT0_VFD_ERROR\t\t\t\t\t0x00000040\n#define A4XX_INT0_CP_SW_INT\t\t\t\t\t0x00000080\n#define A4XX_INT0_CP_T0_PACKET_IN_IB\t\t\t\t0x00000100\n#define A4XX_INT0_CP_OPCODE_ERROR\t\t\t\t0x00000200\n#define A4XX_INT0_CP_RESERVED_BIT_ERROR\t\t\t\t0x00000400\n#define A4XX_INT0_CP_HW_FAULT\t\t\t\t\t0x00000800\n#define A4XX_INT0_CP_DMA\t\t\t\t\t0x00001000\n#define A4XX_INT0_CP_IB2_INT\t\t\t\t\t0x00002000\n#define A4XX_INT0_CP_IB1_INT\t\t\t\t\t0x00004000\n#define A4XX_INT0_CP_RB_INT\t\t\t\t\t0x00008000\n#define A4XX_INT0_CP_REG_PROTECT_FAULT\t\t\t\t0x00010000\n#define A4XX_INT0_CP_RB_DONE_TS\t\t\t\t\t0x00020000\n#define A4XX_INT0_CP_VS_DONE_TS\t\t\t\t\t0x00040000\n#define A4XX_INT0_CP_PS_DONE_TS\t\t\t\t\t0x00080000\n#define A4XX_INT0_CACHE_FLUSH_TS\t\t\t\t0x00100000\n#define A4XX_INT0_CP_AHB_ERROR_HALT\t\t\t\t0x00200000\n#define A4XX_INT0_MISC_HANG_DETECT\t\t\t\t0x01000000\n#define A4XX_INT0_UCHE_OOB_ACCESS\t\t\t\t0x02000000\n#define REG_A4XX_RB_GMEM_BASE_ADDR\t\t\t\t0x00000cc0\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_0\t\t\t\t0x00000cc7\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_1\t\t\t\t0x00000cc8\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_2\t\t\t\t0x00000cc9\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_3\t\t\t\t0x00000cca\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_4\t\t\t\t0x00000ccb\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_5\t\t\t\t0x00000ccc\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_6\t\t\t\t0x00000ccd\n\n#define REG_A4XX_RB_PERFCTR_RB_SEL_7\t\t\t\t0x00000cce\n\n#define REG_A4XX_RB_PERFCTR_CCU_SEL_0\t\t\t\t0x00000ccf\n\n#define REG_A4XX_RB_PERFCTR_CCU_SEL_1\t\t\t\t0x00000cd0\n\n#define REG_A4XX_RB_PERFCTR_CCU_SEL_2\t\t\t\t0x00000cd1\n\n#define REG_A4XX_RB_PERFCTR_CCU_SEL_3\t\t\t\t0x00000cd2\n\n#define REG_A4XX_RB_FRAME_BUFFER_DIMENSION\t\t\t0x00000ce0\n#define A4XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__MASK\t\t0x00003fff\n#define A4XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_FRAME_BUFFER_DIMENSION_WIDTH(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__SHIFT) & A4XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__MASK;\n}\n#define A4XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__MASK\t\t0x3fff0000\n#define A4XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__SHIFT\t\t16\nstatic inline uint32_t A4XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__SHIFT) & A4XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__MASK;\n}\n\n#define REG_A4XX_RB_CLEAR_COLOR_DW0\t\t\t\t0x000020cc\n\n#define REG_A4XX_RB_CLEAR_COLOR_DW1\t\t\t\t0x000020cd\n\n#define REG_A4XX_RB_CLEAR_COLOR_DW2\t\t\t\t0x000020ce\n\n#define REG_A4XX_RB_CLEAR_COLOR_DW3\t\t\t\t0x000020cf\n\n#define REG_A4XX_RB_MODE_CONTROL\t\t\t\t0x000020a0\n#define A4XX_RB_MODE_CONTROL_WIDTH__MASK\t\t\t0x0000003f\n#define A4XX_RB_MODE_CONTROL_WIDTH__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_MODE_CONTROL_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_MODE_CONTROL_WIDTH__SHIFT) & A4XX_RB_MODE_CONTROL_WIDTH__MASK;\n}\n#define A4XX_RB_MODE_CONTROL_HEIGHT__MASK\t\t\t0x00003f00\n#define A4XX_RB_MODE_CONTROL_HEIGHT__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_RB_MODE_CONTROL_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_MODE_CONTROL_HEIGHT__SHIFT) & A4XX_RB_MODE_CONTROL_HEIGHT__MASK;\n}\n#define A4XX_RB_MODE_CONTROL_ENABLE_GMEM\t\t\t0x00010000\n\n#define REG_A4XX_RB_RENDER_CONTROL\t\t\t\t0x000020a1\n#define A4XX_RB_RENDER_CONTROL_BINNING_PASS\t\t\t0x00000001\n#define A4XX_RB_RENDER_CONTROL_DISABLE_COLOR_PIPE\t\t0x00000020\n\n#define REG_A4XX_RB_MSAA_CONTROL\t\t\t\t0x000020a2\n#define A4XX_RB_MSAA_CONTROL_DISABLE\t\t\t\t0x00001000\n#define A4XX_RB_MSAA_CONTROL_SAMPLES__MASK\t\t\t0x0000e000\n#define A4XX_RB_MSAA_CONTROL_SAMPLES__SHIFT\t\t\t13\nstatic inline uint32_t A4XX_RB_MSAA_CONTROL_SAMPLES(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_MSAA_CONTROL_SAMPLES__SHIFT) & A4XX_RB_MSAA_CONTROL_SAMPLES__MASK;\n}\n\n#define REG_A4XX_RB_RENDER_CONTROL2\t\t\t\t0x000020a3\n#define A4XX_RB_RENDER_CONTROL2_COORD_MASK__MASK\t\t0x0000000f\n#define A4XX_RB_RENDER_CONTROL2_COORD_MASK__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_RENDER_CONTROL2_COORD_MASK(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_CONTROL2_COORD_MASK__SHIFT) & A4XX_RB_RENDER_CONTROL2_COORD_MASK__MASK;\n}\n#define A4XX_RB_RENDER_CONTROL2_SAMPLEMASK\t\t\t0x00000010\n#define A4XX_RB_RENDER_CONTROL2_FACENESS\t\t\t0x00000020\n#define A4XX_RB_RENDER_CONTROL2_SAMPLEID\t\t\t0x00000040\n#define A4XX_RB_RENDER_CONTROL2_MSAA_SAMPLES__MASK\t\t0x00000380\n#define A4XX_RB_RENDER_CONTROL2_MSAA_SAMPLES__SHIFT\t\t7\nstatic inline uint32_t A4XX_RB_RENDER_CONTROL2_MSAA_SAMPLES(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_CONTROL2_MSAA_SAMPLES__SHIFT) & A4XX_RB_RENDER_CONTROL2_MSAA_SAMPLES__MASK;\n}\n#define A4XX_RB_RENDER_CONTROL2_SAMPLEID_HR\t\t\t0x00000800\n#define A4XX_RB_RENDER_CONTROL2_IJ_PERSP_PIXEL\t\t\t0x00001000\n#define A4XX_RB_RENDER_CONTROL2_IJ_PERSP_CENTROID\t\t0x00002000\n#define A4XX_RB_RENDER_CONTROL2_IJ_PERSP_SAMPLE\t\t\t0x00004000\n#define A4XX_RB_RENDER_CONTROL2_SIZE\t\t\t\t0x00008000\n\nstatic inline uint32_t REG_A4XX_RB_MRT(uint32_t i0) { return 0x000020a4 + 0x5*i0; }\n\nstatic inline uint32_t REG_A4XX_RB_MRT_CONTROL(uint32_t i0) { return 0x000020a4 + 0x5*i0; }\n#define A4XX_RB_MRT_CONTROL_READ_DEST_ENABLE\t\t\t0x00000008\n#define A4XX_RB_MRT_CONTROL_BLEND\t\t\t\t0x00000010\n#define A4XX_RB_MRT_CONTROL_BLEND2\t\t\t\t0x00000020\n#define A4XX_RB_MRT_CONTROL_ROP_ENABLE\t\t\t\t0x00000040\n#define A4XX_RB_MRT_CONTROL_ROP_CODE__MASK\t\t\t0x00000f00\n#define A4XX_RB_MRT_CONTROL_ROP_CODE__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_RB_MRT_CONTROL_ROP_CODE(enum a3xx_rop_code val)\n{\n\treturn ((val) << A4XX_RB_MRT_CONTROL_ROP_CODE__SHIFT) & A4XX_RB_MRT_CONTROL_ROP_CODE__MASK;\n}\n#define A4XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK\t\t0x0f000000\n#define A4XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT\t\t24\nstatic inline uint32_t A4XX_RB_MRT_CONTROL_COMPONENT_ENABLE(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT) & A4XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_RB_MRT_BUF_INFO(uint32_t i0) { return 0x000020a5 + 0x5*i0; }\n#define A4XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK\t\t\t0x0000003f\n#define A4XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_MRT_BUF_INFO_COLOR_FORMAT(enum a4xx_color_fmt val)\n{\n\treturn ((val) << A4XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT) & A4XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK;\n}\n#define A4XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK\t\t0x000000c0\n#define A4XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT\t\t6\nstatic inline uint32_t A4XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(enum a4xx_tile_mode val)\n{\n\treturn ((val) << A4XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT) & A4XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK;\n}\n#define A4XX_RB_MRT_BUF_INFO_DITHER_MODE__MASK\t\t\t0x00000600\n#define A4XX_RB_MRT_BUF_INFO_DITHER_MODE__SHIFT\t\t\t9\nstatic inline uint32_t A4XX_RB_MRT_BUF_INFO_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A4XX_RB_MRT_BUF_INFO_DITHER_MODE__SHIFT) & A4XX_RB_MRT_BUF_INFO_DITHER_MODE__MASK;\n}\n#define A4XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK\t\t\t0x00001800\n#define A4XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT\t\t\t11\nstatic inline uint32_t A4XX_RB_MRT_BUF_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A4XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT) & A4XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK;\n}\n#define A4XX_RB_MRT_BUF_INFO_COLOR_SRGB\t\t\t\t0x00002000\n#define A4XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__MASK\t\t0xffffc000\n#define A4XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__SHIFT\t\t14\nstatic inline uint32_t A4XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH(uint32_t val)\n{\n\treturn ((val >> 4) << A4XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__SHIFT) & A4XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_RB_MRT_BASE(uint32_t i0) { return 0x000020a6 + 0x5*i0; }\n\nstatic inline uint32_t REG_A4XX_RB_MRT_CONTROL3(uint32_t i0) { return 0x000020a7 + 0x5*i0; }\n#define A4XX_RB_MRT_CONTROL3_STRIDE__MASK\t\t\t0x03fffff8\n#define A4XX_RB_MRT_CONTROL3_STRIDE__SHIFT\t\t\t3\nstatic inline uint32_t A4XX_RB_MRT_CONTROL3_STRIDE(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_MRT_CONTROL3_STRIDE__SHIFT) & A4XX_RB_MRT_CONTROL3_STRIDE__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_RB_MRT_BLEND_CONTROL(uint32_t i0) { return 0x000020a8 + 0x5*i0; }\n#define A4XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK\t\t0x0000001f\n#define A4XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A4XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT) & A4XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK;\n}\n#define A4XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK\t0x000000e0\n#define A4XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT\t5\nstatic inline uint32_t A4XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A4XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT) & A4XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK;\n}\n#define A4XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK\t\t0x00001f00\n#define A4XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT\t8\nstatic inline uint32_t A4XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A4XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT) & A4XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK;\n}\n#define A4XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK\t0x001f0000\n#define A4XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT\t16\nstatic inline uint32_t A4XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A4XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT) & A4XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK;\n}\n#define A4XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK\t0x00e00000\n#define A4XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT\t21\nstatic inline uint32_t A4XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A4XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT) & A4XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK;\n}\n#define A4XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK\t0x1f000000\n#define A4XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT\t24\nstatic inline uint32_t A4XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A4XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT) & A4XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_RED\t\t\t\t\t0x000020f0\n#define A4XX_RB_BLEND_RED_UINT__MASK\t\t\t\t0x000000ff\n#define A4XX_RB_BLEND_RED_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_RED_UINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_RED_UINT__SHIFT) & A4XX_RB_BLEND_RED_UINT__MASK;\n}\n#define A4XX_RB_BLEND_RED_SINT__MASK\t\t\t\t0x0000ff00\n#define A4XX_RB_BLEND_RED_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_RB_BLEND_RED_SINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_RED_SINT__SHIFT) & A4XX_RB_BLEND_RED_SINT__MASK;\n}\n#define A4XX_RB_BLEND_RED_FLOAT__MASK\t\t\t\t0xffff0000\n#define A4XX_RB_BLEND_RED_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A4XX_RB_BLEND_RED_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A4XX_RB_BLEND_RED_FLOAT__SHIFT) & A4XX_RB_BLEND_RED_FLOAT__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_RED_F32\t\t\t\t0x000020f1\n#define A4XX_RB_BLEND_RED_F32__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_BLEND_RED_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_RED_F32(float val)\n{\n\treturn ((fui(val)) << A4XX_RB_BLEND_RED_F32__SHIFT) & A4XX_RB_BLEND_RED_F32__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_GREEN\t\t\t\t\t0x000020f2\n#define A4XX_RB_BLEND_GREEN_UINT__MASK\t\t\t\t0x000000ff\n#define A4XX_RB_BLEND_GREEN_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_GREEN_UINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_GREEN_UINT__SHIFT) & A4XX_RB_BLEND_GREEN_UINT__MASK;\n}\n#define A4XX_RB_BLEND_GREEN_SINT__MASK\t\t\t\t0x0000ff00\n#define A4XX_RB_BLEND_GREEN_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_RB_BLEND_GREEN_SINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_GREEN_SINT__SHIFT) & A4XX_RB_BLEND_GREEN_SINT__MASK;\n}\n#define A4XX_RB_BLEND_GREEN_FLOAT__MASK\t\t\t\t0xffff0000\n#define A4XX_RB_BLEND_GREEN_FLOAT__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_RB_BLEND_GREEN_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A4XX_RB_BLEND_GREEN_FLOAT__SHIFT) & A4XX_RB_BLEND_GREEN_FLOAT__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_GREEN_F32\t\t\t\t0x000020f3\n#define A4XX_RB_BLEND_GREEN_F32__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_BLEND_GREEN_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_GREEN_F32(float val)\n{\n\treturn ((fui(val)) << A4XX_RB_BLEND_GREEN_F32__SHIFT) & A4XX_RB_BLEND_GREEN_F32__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_BLUE\t\t\t\t\t0x000020f4\n#define A4XX_RB_BLEND_BLUE_UINT__MASK\t\t\t\t0x000000ff\n#define A4XX_RB_BLEND_BLUE_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_BLUE_UINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_BLUE_UINT__SHIFT) & A4XX_RB_BLEND_BLUE_UINT__MASK;\n}\n#define A4XX_RB_BLEND_BLUE_SINT__MASK\t\t\t\t0x0000ff00\n#define A4XX_RB_BLEND_BLUE_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_RB_BLEND_BLUE_SINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_BLUE_SINT__SHIFT) & A4XX_RB_BLEND_BLUE_SINT__MASK;\n}\n#define A4XX_RB_BLEND_BLUE_FLOAT__MASK\t\t\t\t0xffff0000\n#define A4XX_RB_BLEND_BLUE_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A4XX_RB_BLEND_BLUE_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A4XX_RB_BLEND_BLUE_FLOAT__SHIFT) & A4XX_RB_BLEND_BLUE_FLOAT__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_BLUE_F32\t\t\t\t0x000020f5\n#define A4XX_RB_BLEND_BLUE_F32__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_BLEND_BLUE_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_BLUE_F32(float val)\n{\n\treturn ((fui(val)) << A4XX_RB_BLEND_BLUE_F32__SHIFT) & A4XX_RB_BLEND_BLUE_F32__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_ALPHA\t\t\t\t\t0x000020f6\n#define A4XX_RB_BLEND_ALPHA_UINT__MASK\t\t\t\t0x000000ff\n#define A4XX_RB_BLEND_ALPHA_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_ALPHA_UINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_ALPHA_UINT__SHIFT) & A4XX_RB_BLEND_ALPHA_UINT__MASK;\n}\n#define A4XX_RB_BLEND_ALPHA_SINT__MASK\t\t\t\t0x0000ff00\n#define A4XX_RB_BLEND_ALPHA_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_RB_BLEND_ALPHA_SINT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BLEND_ALPHA_SINT__SHIFT) & A4XX_RB_BLEND_ALPHA_SINT__MASK;\n}\n#define A4XX_RB_BLEND_ALPHA_FLOAT__MASK\t\t\t\t0xffff0000\n#define A4XX_RB_BLEND_ALPHA_FLOAT__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_RB_BLEND_ALPHA_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A4XX_RB_BLEND_ALPHA_FLOAT__SHIFT) & A4XX_RB_BLEND_ALPHA_FLOAT__MASK;\n}\n\n#define REG_A4XX_RB_BLEND_ALPHA_F32\t\t\t\t0x000020f7\n#define A4XX_RB_BLEND_ALPHA_F32__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_BLEND_ALPHA_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BLEND_ALPHA_F32(float val)\n{\n\treturn ((fui(val)) << A4XX_RB_BLEND_ALPHA_F32__SHIFT) & A4XX_RB_BLEND_ALPHA_F32__MASK;\n}\n\n#define REG_A4XX_RB_ALPHA_CONTROL\t\t\t\t0x000020f8\n#define A4XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK\t\t\t0x000000ff\n#define A4XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_ALPHA_CONTROL_ALPHA_REF(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT) & A4XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK;\n}\n#define A4XX_RB_ALPHA_CONTROL_ALPHA_TEST\t\t\t0x00000100\n#define A4XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK\t\t0x00000e00\n#define A4XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT\t\t9\nstatic inline uint32_t A4XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A4XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT) & A4XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK;\n}\n\n#define REG_A4XX_RB_FS_OUTPUT\t\t\t\t\t0x000020f9\n#define A4XX_RB_FS_OUTPUT_ENABLE_BLEND__MASK\t\t\t0x000000ff\n#define A4XX_RB_FS_OUTPUT_ENABLE_BLEND__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_FS_OUTPUT_ENABLE_BLEND(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_FS_OUTPUT_ENABLE_BLEND__SHIFT) & A4XX_RB_FS_OUTPUT_ENABLE_BLEND__MASK;\n}\n#define A4XX_RB_FS_OUTPUT_INDEPENDENT_BLEND\t\t\t0x00000100\n#define A4XX_RB_FS_OUTPUT_SAMPLE_MASK__MASK\t\t\t0xffff0000\n#define A4XX_RB_FS_OUTPUT_SAMPLE_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_RB_FS_OUTPUT_SAMPLE_MASK(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_FS_OUTPUT_SAMPLE_MASK__SHIFT) & A4XX_RB_FS_OUTPUT_SAMPLE_MASK__MASK;\n}\n\n#define REG_A4XX_RB_SAMPLE_COUNT_CONTROL\t\t\t0x000020fa\n#define A4XX_RB_SAMPLE_COUNT_CONTROL_COPY\t\t\t0x00000002\n#define A4XX_RB_SAMPLE_COUNT_CONTROL_ADDR__MASK\t\t\t0xfffffffc\n#define A4XX_RB_SAMPLE_COUNT_CONTROL_ADDR__SHIFT\t\t2\nstatic inline uint32_t A4XX_RB_SAMPLE_COUNT_CONTROL_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << A4XX_RB_SAMPLE_COUNT_CONTROL_ADDR__SHIFT) & A4XX_RB_SAMPLE_COUNT_CONTROL_ADDR__MASK;\n}\n\n#define REG_A4XX_RB_RENDER_COMPONENTS\t\t\t\t0x000020fb\n#define A4XX_RB_RENDER_COMPONENTS_RT0__MASK\t\t\t0x0000000f\n#define A4XX_RB_RENDER_COMPONENTS_RT0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT0(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT0__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT0__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT1__MASK\t\t\t0x000000f0\n#define A4XX_RB_RENDER_COMPONENTS_RT1__SHIFT\t\t\t4\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT1(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT1__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT1__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT2__MASK\t\t\t0x00000f00\n#define A4XX_RB_RENDER_COMPONENTS_RT2__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT2(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT2__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT2__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT3__MASK\t\t\t0x0000f000\n#define A4XX_RB_RENDER_COMPONENTS_RT3__SHIFT\t\t\t12\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT3(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT3__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT3__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT4__MASK\t\t\t0x000f0000\n#define A4XX_RB_RENDER_COMPONENTS_RT4__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT4(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT4__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT4__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT5__MASK\t\t\t0x00f00000\n#define A4XX_RB_RENDER_COMPONENTS_RT5__SHIFT\t\t\t20\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT5(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT5__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT5__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT6__MASK\t\t\t0x0f000000\n#define A4XX_RB_RENDER_COMPONENTS_RT6__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT6(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT6__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT6__MASK;\n}\n#define A4XX_RB_RENDER_COMPONENTS_RT7__MASK\t\t\t0xf0000000\n#define A4XX_RB_RENDER_COMPONENTS_RT7__SHIFT\t\t\t28\nstatic inline uint32_t A4XX_RB_RENDER_COMPONENTS_RT7(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_RENDER_COMPONENTS_RT7__SHIFT) & A4XX_RB_RENDER_COMPONENTS_RT7__MASK;\n}\n\n#define REG_A4XX_RB_COPY_CONTROL\t\t\t\t0x000020fc\n#define A4XX_RB_COPY_CONTROL_MSAA_RESOLVE__MASK\t\t\t0x00000003\n#define A4XX_RB_COPY_CONTROL_MSAA_RESOLVE__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_COPY_CONTROL_MSAA_RESOLVE(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A4XX_RB_COPY_CONTROL_MSAA_RESOLVE__SHIFT) & A4XX_RB_COPY_CONTROL_MSAA_RESOLVE__MASK;\n}\n#define A4XX_RB_COPY_CONTROL_MODE__MASK\t\t\t\t0x00000070\n#define A4XX_RB_COPY_CONTROL_MODE__SHIFT\t\t\t4\nstatic inline uint32_t A4XX_RB_COPY_CONTROL_MODE(enum adreno_rb_copy_control_mode val)\n{\n\treturn ((val) << A4XX_RB_COPY_CONTROL_MODE__SHIFT) & A4XX_RB_COPY_CONTROL_MODE__MASK;\n}\n#define A4XX_RB_COPY_CONTROL_FASTCLEAR__MASK\t\t\t0x00000f00\n#define A4XX_RB_COPY_CONTROL_FASTCLEAR__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_RB_COPY_CONTROL_FASTCLEAR(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_COPY_CONTROL_FASTCLEAR__SHIFT) & A4XX_RB_COPY_CONTROL_FASTCLEAR__MASK;\n}\n#define A4XX_RB_COPY_CONTROL_GMEM_BASE__MASK\t\t\t0xffffc000\n#define A4XX_RB_COPY_CONTROL_GMEM_BASE__SHIFT\t\t\t14\nstatic inline uint32_t A4XX_RB_COPY_CONTROL_GMEM_BASE(uint32_t val)\n{\n\treturn ((val >> 14) << A4XX_RB_COPY_CONTROL_GMEM_BASE__SHIFT) & A4XX_RB_COPY_CONTROL_GMEM_BASE__MASK;\n}\n\n#define REG_A4XX_RB_COPY_DEST_BASE\t\t\t\t0x000020fd\n#define A4XX_RB_COPY_DEST_BASE_BASE__MASK\t\t\t0xffffffe0\n#define A4XX_RB_COPY_DEST_BASE_BASE__SHIFT\t\t\t5\nstatic inline uint32_t A4XX_RB_COPY_DEST_BASE_BASE(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_COPY_DEST_BASE_BASE__SHIFT) & A4XX_RB_COPY_DEST_BASE_BASE__MASK;\n}\n\n#define REG_A4XX_RB_COPY_DEST_PITCH\t\t\t\t0x000020fe\n#define A4XX_RB_COPY_DEST_PITCH_PITCH__MASK\t\t\t0xffffffff\n#define A4XX_RB_COPY_DEST_PITCH_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_COPY_DEST_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_COPY_DEST_PITCH_PITCH__SHIFT) & A4XX_RB_COPY_DEST_PITCH_PITCH__MASK;\n}\n\n#define REG_A4XX_RB_COPY_DEST_INFO\t\t\t\t0x000020ff\n#define A4XX_RB_COPY_DEST_INFO_FORMAT__MASK\t\t\t0x000000fc\n#define A4XX_RB_COPY_DEST_INFO_FORMAT__SHIFT\t\t\t2\nstatic inline uint32_t A4XX_RB_COPY_DEST_INFO_FORMAT(enum a4xx_color_fmt val)\n{\n\treturn ((val) << A4XX_RB_COPY_DEST_INFO_FORMAT__SHIFT) & A4XX_RB_COPY_DEST_INFO_FORMAT__MASK;\n}\n#define A4XX_RB_COPY_DEST_INFO_SWAP__MASK\t\t\t0x00000300\n#define A4XX_RB_COPY_DEST_INFO_SWAP__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_RB_COPY_DEST_INFO_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A4XX_RB_COPY_DEST_INFO_SWAP__SHIFT) & A4XX_RB_COPY_DEST_INFO_SWAP__MASK;\n}\n#define A4XX_RB_COPY_DEST_INFO_DITHER_MODE__MASK\t\t0x00000c00\n#define A4XX_RB_COPY_DEST_INFO_DITHER_MODE__SHIFT\t\t10\nstatic inline uint32_t A4XX_RB_COPY_DEST_INFO_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A4XX_RB_COPY_DEST_INFO_DITHER_MODE__SHIFT) & A4XX_RB_COPY_DEST_INFO_DITHER_MODE__MASK;\n}\n#define A4XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__MASK\t\t0x0003c000\n#define A4XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__SHIFT\t\t14\nstatic inline uint32_t A4XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__SHIFT) & A4XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__MASK;\n}\n#define A4XX_RB_COPY_DEST_INFO_ENDIAN__MASK\t\t\t0x001c0000\n#define A4XX_RB_COPY_DEST_INFO_ENDIAN__SHIFT\t\t\t18\nstatic inline uint32_t A4XX_RB_COPY_DEST_INFO_ENDIAN(enum adreno_rb_surface_endian val)\n{\n\treturn ((val) << A4XX_RB_COPY_DEST_INFO_ENDIAN__SHIFT) & A4XX_RB_COPY_DEST_INFO_ENDIAN__MASK;\n}\n#define A4XX_RB_COPY_DEST_INFO_TILE__MASK\t\t\t0x03000000\n#define A4XX_RB_COPY_DEST_INFO_TILE__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_RB_COPY_DEST_INFO_TILE(enum a4xx_tile_mode val)\n{\n\treturn ((val) << A4XX_RB_COPY_DEST_INFO_TILE__SHIFT) & A4XX_RB_COPY_DEST_INFO_TILE__MASK;\n}\n\n#define REG_A4XX_RB_FS_OUTPUT_REG\t\t\t\t0x00002100\n#define A4XX_RB_FS_OUTPUT_REG_MRT__MASK\t\t\t\t0x0000000f\n#define A4XX_RB_FS_OUTPUT_REG_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_FS_OUTPUT_REG_MRT(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_FS_OUTPUT_REG_MRT__SHIFT) & A4XX_RB_FS_OUTPUT_REG_MRT__MASK;\n}\n#define A4XX_RB_FS_OUTPUT_REG_FRAG_WRITES_Z\t\t\t0x00000020\n\n#define REG_A4XX_RB_DEPTH_CONTROL\t\t\t\t0x00002101\n#define A4XX_RB_DEPTH_CONTROL_FRAG_WRITES_Z\t\t\t0x00000001\n#define A4XX_RB_DEPTH_CONTROL_Z_TEST_ENABLE\t\t\t0x00000002\n#define A4XX_RB_DEPTH_CONTROL_Z_WRITE_ENABLE\t\t\t0x00000004\n#define A4XX_RB_DEPTH_CONTROL_ZFUNC__MASK\t\t\t0x00000070\n#define A4XX_RB_DEPTH_CONTROL_ZFUNC__SHIFT\t\t\t4\nstatic inline uint32_t A4XX_RB_DEPTH_CONTROL_ZFUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A4XX_RB_DEPTH_CONTROL_ZFUNC__SHIFT) & A4XX_RB_DEPTH_CONTROL_ZFUNC__MASK;\n}\n#define A4XX_RB_DEPTH_CONTROL_Z_CLAMP_ENABLE\t\t\t0x00000080\n#define A4XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE\t\t\t0x00010000\n#define A4XX_RB_DEPTH_CONTROL_FORCE_FRAGZ_TO_FS\t\t\t0x00020000\n#define A4XX_RB_DEPTH_CONTROL_Z_READ_ENABLE\t\t\t0x80000000\n\n#define REG_A4XX_RB_DEPTH_CLEAR\t\t\t\t\t0x00002102\n\n#define REG_A4XX_RB_DEPTH_INFO\t\t\t\t\t0x00002103\n#define A4XX_RB_DEPTH_INFO_DEPTH_FORMAT__MASK\t\t\t0x00000003\n#define A4XX_RB_DEPTH_INFO_DEPTH_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_RB_DEPTH_INFO_DEPTH_FORMAT(enum a4xx_depth_format val)\n{\n\treturn ((val) << A4XX_RB_DEPTH_INFO_DEPTH_FORMAT__SHIFT) & A4XX_RB_DEPTH_INFO_DEPTH_FORMAT__MASK;\n}\n#define A4XX_RB_DEPTH_INFO_DEPTH_BASE__MASK\t\t\t0xfffff000\n#define A4XX_RB_DEPTH_INFO_DEPTH_BASE__SHIFT\t\t\t12\nstatic inline uint32_t A4XX_RB_DEPTH_INFO_DEPTH_BASE(uint32_t val)\n{\n\treturn ((val >> 12) << A4XX_RB_DEPTH_INFO_DEPTH_BASE__SHIFT) & A4XX_RB_DEPTH_INFO_DEPTH_BASE__MASK;\n}\n\n#define REG_A4XX_RB_DEPTH_PITCH\t\t\t\t\t0x00002104\n#define A4XX_RB_DEPTH_PITCH__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_DEPTH_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_DEPTH_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_DEPTH_PITCH__SHIFT) & A4XX_RB_DEPTH_PITCH__MASK;\n}\n\n#define REG_A4XX_RB_DEPTH_PITCH2\t\t\t\t0x00002105\n#define A4XX_RB_DEPTH_PITCH2__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_DEPTH_PITCH2__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_DEPTH_PITCH2(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_DEPTH_PITCH2__SHIFT) & A4XX_RB_DEPTH_PITCH2__MASK;\n}\n\n#define REG_A4XX_RB_STENCIL_CONTROL\t\t\t\t0x00002106\n#define A4XX_RB_STENCIL_CONTROL_STENCIL_ENABLE\t\t\t0x00000001\n#define A4XX_RB_STENCIL_CONTROL_STENCIL_ENABLE_BF\t\t0x00000002\n#define A4XX_RB_STENCIL_CONTROL_STENCIL_READ\t\t\t0x00000004\n#define A4XX_RB_STENCIL_CONTROL_FUNC__MASK\t\t\t0x00000700\n#define A4XX_RB_STENCIL_CONTROL_FUNC__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_FUNC__SHIFT) & A4XX_RB_STENCIL_CONTROL_FUNC__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_FAIL__MASK\t\t\t0x00003800\n#define A4XX_RB_STENCIL_CONTROL_FAIL__SHIFT\t\t\t11\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_FAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_FAIL__SHIFT) & A4XX_RB_STENCIL_CONTROL_FAIL__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_ZPASS__MASK\t\t\t0x0001c000\n#define A4XX_RB_STENCIL_CONTROL_ZPASS__SHIFT\t\t\t14\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_ZPASS(enum adreno_stencil_op val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_ZPASS__SHIFT) & A4XX_RB_STENCIL_CONTROL_ZPASS__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_ZFAIL__MASK\t\t\t0x000e0000\n#define A4XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT\t\t\t17\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_ZFAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT) & A4XX_RB_STENCIL_CONTROL_ZFAIL__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_FUNC_BF__MASK\t\t\t0x00700000\n#define A4XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT\t\t\t20\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_FUNC_BF(enum adreno_compare_func val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT) & A4XX_RB_STENCIL_CONTROL_FUNC_BF__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_FAIL_BF__MASK\t\t\t0x03800000\n#define A4XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT\t\t\t23\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_FAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT) & A4XX_RB_STENCIL_CONTROL_FAIL_BF__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK\t\t\t0x1c000000\n#define A4XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT\t\t\t26\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_ZPASS_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT) & A4XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK;\n}\n#define A4XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK\t\t\t0xe0000000\n#define A4XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT\t\t\t29\nstatic inline uint32_t A4XX_RB_STENCIL_CONTROL_ZFAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A4XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT) & A4XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK;\n}\n\n#define REG_A4XX_RB_STENCIL_CONTROL2\t\t\t\t0x00002107\n#define A4XX_RB_STENCIL_CONTROL2_STENCIL_BUFFER\t\t\t0x00000001\n\n#define REG_A4XX_RB_STENCIL_INFO\t\t\t\t0x00002108\n#define A4XX_RB_STENCIL_INFO_SEPARATE_STENCIL\t\t\t0x00000001\n#define A4XX_RB_STENCIL_INFO_STENCIL_BASE__MASK\t\t\t0xfffff000\n#define A4XX_RB_STENCIL_INFO_STENCIL_BASE__SHIFT\t\t12\nstatic inline uint32_t A4XX_RB_STENCIL_INFO_STENCIL_BASE(uint32_t val)\n{\n\treturn ((val >> 12) << A4XX_RB_STENCIL_INFO_STENCIL_BASE__SHIFT) & A4XX_RB_STENCIL_INFO_STENCIL_BASE__MASK;\n}\n\n#define REG_A4XX_RB_STENCIL_PITCH\t\t\t\t0x00002109\n#define A4XX_RB_STENCIL_PITCH__MASK\t\t\t\t0xffffffff\n#define A4XX_RB_STENCIL_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_STENCIL_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_RB_STENCIL_PITCH__SHIFT) & A4XX_RB_STENCIL_PITCH__MASK;\n}\n\n#define REG_A4XX_RB_STENCILREFMASK\t\t\t\t0x0000210b\n#define A4XX_RB_STENCILREFMASK_STENCILREF__MASK\t\t\t0x000000ff\n#define A4XX_RB_STENCILREFMASK_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_STENCILREFMASK_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_STENCILREFMASK_STENCILREF__SHIFT) & A4XX_RB_STENCILREFMASK_STENCILREF__MASK;\n}\n#define A4XX_RB_STENCILREFMASK_STENCILMASK__MASK\t\t0x0000ff00\n#define A4XX_RB_STENCILREFMASK_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A4XX_RB_STENCILREFMASK_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_STENCILREFMASK_STENCILMASK__SHIFT) & A4XX_RB_STENCILREFMASK_STENCILMASK__MASK;\n}\n#define A4XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK\t\t0x00ff0000\n#define A4XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT\t\t16\nstatic inline uint32_t A4XX_RB_STENCILREFMASK_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT) & A4XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A4XX_RB_STENCILREFMASK_BF\t\t\t\t0x0000210c\n#define A4XX_RB_STENCILREFMASK_BF_STENCILREF__MASK\t\t0x000000ff\n#define A4XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A4XX_RB_STENCILREFMASK_BF_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT) & A4XX_RB_STENCILREFMASK_BF_STENCILREF__MASK;\n}\n#define A4XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK\t\t0x0000ff00\n#define A4XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A4XX_RB_STENCILREFMASK_BF_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT) & A4XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK;\n}\n#define A4XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK\t0x00ff0000\n#define A4XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT\t16\nstatic inline uint32_t A4XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT) & A4XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A4XX_RB_BIN_OFFSET\t\t\t\t\t0x0000210d\n#define A4XX_RB_BIN_OFFSET_WINDOW_OFFSET_DISABLE\t\t0x80000000\n#define A4XX_RB_BIN_OFFSET_X__MASK\t\t\t\t0x00007fff\n#define A4XX_RB_BIN_OFFSET_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_RB_BIN_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BIN_OFFSET_X__SHIFT) & A4XX_RB_BIN_OFFSET_X__MASK;\n}\n#define A4XX_RB_BIN_OFFSET_Y__MASK\t\t\t\t0x7fff0000\n#define A4XX_RB_BIN_OFFSET_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A4XX_RB_BIN_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_RB_BIN_OFFSET_Y__SHIFT) & A4XX_RB_BIN_OFFSET_Y__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_RB_VPORT_Z_CLAMP(uint32_t i0) { return 0x00002120 + 0x2*i0; }\n\nstatic inline uint32_t REG_A4XX_RB_VPORT_Z_CLAMP_MIN(uint32_t i0) { return 0x00002120 + 0x2*i0; }\n\nstatic inline uint32_t REG_A4XX_RB_VPORT_Z_CLAMP_MAX(uint32_t i0) { return 0x00002121 + 0x2*i0; }\n\n#define REG_A4XX_RBBM_HW_VERSION\t\t\t\t0x00000000\n\n#define REG_A4XX_RBBM_HW_CONFIGURATION\t\t\t\t0x00000002\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_TP(uint32_t i0) { return 0x00000004 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_TP_REG(uint32_t i0) { return 0x00000004 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL2_TP(uint32_t i0) { return 0x00000008 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL2_TP_REG(uint32_t i0) { return 0x00000008 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_HYST_TP(uint32_t i0) { return 0x0000000c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_HYST_TP_REG(uint32_t i0) { return 0x0000000c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_DELAY_TP(uint32_t i0) { return 0x00000010 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_DELAY_TP_REG(uint32_t i0) { return 0x00000010 + 0x1*i0; }\n\n#define REG_A4XX_RBBM_CLOCK_CTL_UCHE \t\t\t\t0x00000014\n\n#define REG_A4XX_RBBM_CLOCK_CTL2_UCHE\t\t\t\t0x00000015\n\n#define REG_A4XX_RBBM_CLOCK_CTL3_UCHE\t\t\t\t0x00000016\n\n#define REG_A4XX_RBBM_CLOCK_CTL4_UCHE\t\t\t\t0x00000017\n\n#define REG_A4XX_RBBM_CLOCK_HYST_UCHE\t\t\t\t0x00000018\n\n#define REG_A4XX_RBBM_CLOCK_DELAY_UCHE\t\t\t\t0x00000019\n\n#define REG_A4XX_RBBM_CLOCK_MODE_GPC\t\t\t\t0x0000001a\n\n#define REG_A4XX_RBBM_CLOCK_DELAY_GPC\t\t\t\t0x0000001b\n\n#define REG_A4XX_RBBM_CLOCK_HYST_GPC\t\t\t\t0x0000001c\n\n#define REG_A4XX_RBBM_CLOCK_CTL_TSE_RAS_RBBM\t\t\t0x0000001d\n\n#define REG_A4XX_RBBM_CLOCK_HYST_TSE_RAS_RBBM\t\t\t0x0000001e\n\n#define REG_A4XX_RBBM_CLOCK_DELAY_TSE_RAS_RBBM\t\t\t0x0000001f\n\n#define REG_A4XX_RBBM_CLOCK_CTL\t\t\t\t\t0x00000020\n\n#define REG_A4XX_RBBM_SP_HYST_CNT\t\t\t\t0x00000021\n\n#define REG_A4XX_RBBM_SW_RESET_CMD\t\t\t\t0x00000022\n\n#define REG_A4XX_RBBM_AHB_CTL0\t\t\t\t\t0x00000023\n\n#define REG_A4XX_RBBM_AHB_CTL1\t\t\t\t\t0x00000024\n\n#define REG_A4XX_RBBM_AHB_CMD\t\t\t\t\t0x00000025\n\n#define REG_A4XX_RBBM_RB_SUB_BLOCK_SEL_CTL\t\t\t0x00000026\n\n#define REG_A4XX_RBBM_RAM_ACC_63_32\t\t\t\t0x00000028\n\n#define REG_A4XX_RBBM_WAIT_IDLE_CLOCKS_CTL\t\t\t0x0000002b\n\n#define REG_A4XX_RBBM_INTERFACE_HANG_INT_CTL\t\t\t0x0000002f\n\n#define REG_A4XX_RBBM_INTERFACE_HANG_MASK_CTL4\t\t\t0x00000034\n\n#define REG_A4XX_RBBM_INT_CLEAR_CMD\t\t\t\t0x00000036\n\n#define REG_A4XX_RBBM_INT_0_MASK\t\t\t\t0x00000037\n\n#define REG_A4XX_RBBM_RBBM_CTL\t\t\t\t\t0x0000003e\n\n#define REG_A4XX_RBBM_AHB_DEBUG_CTL\t\t\t\t0x0000003f\n\n#define REG_A4XX_RBBM_VBIF_DEBUG_CTL\t\t\t\t0x00000041\n\n#define REG_A4XX_RBBM_CLOCK_CTL2\t\t\t\t0x00000042\n\n#define REG_A4XX_RBBM_BLOCK_SW_RESET_CMD\t\t\t0x00000045\n\n#define REG_A4XX_RBBM_RESET_CYCLES\t\t\t\t0x00000047\n\n#define REG_A4XX_RBBM_EXT_TRACE_BUS_CTL\t\t\t\t0x00000049\n\n#define REG_A4XX_RBBM_CFG_DEBBUS_SEL_A\t\t\t\t0x0000004a\n\n#define REG_A4XX_RBBM_CFG_DEBBUS_SEL_B\t\t\t\t0x0000004b\n\n#define REG_A4XX_RBBM_CFG_DEBBUS_SEL_C\t\t\t\t0x0000004c\n\n#define REG_A4XX_RBBM_CFG_DEBBUS_SEL_D\t\t\t\t0x0000004d\n\n#define REG_A4XX_RBBM_POWER_CNTL_IP\t\t\t\t0x00000098\n#define A4XX_RBBM_POWER_CNTL_IP_SW_COLLAPSE\t\t\t0x00000001\n#define A4XX_RBBM_POWER_CNTL_IP_SP_TP_PWR_ON\t\t\t0x00100000\n\n#define REG_A4XX_RBBM_PERFCTR_CP_0_LO\t\t\t\t0x0000009c\n\n#define REG_A4XX_RBBM_PERFCTR_CP_0_HI\t\t\t\t0x0000009d\n\n#define REG_A4XX_RBBM_PERFCTR_CP_1_LO\t\t\t\t0x0000009e\n\n#define REG_A4XX_RBBM_PERFCTR_CP_1_HI\t\t\t\t0x0000009f\n\n#define REG_A4XX_RBBM_PERFCTR_CP_2_LO\t\t\t\t0x000000a0\n\n#define REG_A4XX_RBBM_PERFCTR_CP_2_HI\t\t\t\t0x000000a1\n\n#define REG_A4XX_RBBM_PERFCTR_CP_3_LO\t\t\t\t0x000000a2\n\n#define REG_A4XX_RBBM_PERFCTR_CP_3_HI\t\t\t\t0x000000a3\n\n#define REG_A4XX_RBBM_PERFCTR_CP_4_LO\t\t\t\t0x000000a4\n\n#define REG_A4XX_RBBM_PERFCTR_CP_4_HI\t\t\t\t0x000000a5\n\n#define REG_A4XX_RBBM_PERFCTR_CP_5_LO\t\t\t\t0x000000a6\n\n#define REG_A4XX_RBBM_PERFCTR_CP_5_HI\t\t\t\t0x000000a7\n\n#define REG_A4XX_RBBM_PERFCTR_CP_6_LO\t\t\t\t0x000000a8\n\n#define REG_A4XX_RBBM_PERFCTR_CP_6_HI\t\t\t\t0x000000a9\n\n#define REG_A4XX_RBBM_PERFCTR_CP_7_LO\t\t\t\t0x000000aa\n\n#define REG_A4XX_RBBM_PERFCTR_CP_7_HI\t\t\t\t0x000000ab\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_0_LO\t\t\t\t0x000000ac\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_0_HI\t\t\t\t0x000000ad\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_1_LO\t\t\t\t0x000000ae\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_1_HI\t\t\t\t0x000000af\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_2_LO\t\t\t\t0x000000b0\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_2_HI\t\t\t\t0x000000b1\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_3_LO\t\t\t\t0x000000b2\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_3_HI\t\t\t\t0x000000b3\n\n#define REG_A4XX_RBBM_PERFCTR_PC_0_LO\t\t\t\t0x000000b4\n\n#define REG_A4XX_RBBM_PERFCTR_PC_0_HI\t\t\t\t0x000000b5\n\n#define REG_A4XX_RBBM_PERFCTR_PC_1_LO\t\t\t\t0x000000b6\n\n#define REG_A4XX_RBBM_PERFCTR_PC_1_HI\t\t\t\t0x000000b7\n\n#define REG_A4XX_RBBM_PERFCTR_PC_2_LO\t\t\t\t0x000000b8\n\n#define REG_A4XX_RBBM_PERFCTR_PC_2_HI\t\t\t\t0x000000b9\n\n#define REG_A4XX_RBBM_PERFCTR_PC_3_LO\t\t\t\t0x000000ba\n\n#define REG_A4XX_RBBM_PERFCTR_PC_3_HI\t\t\t\t0x000000bb\n\n#define REG_A4XX_RBBM_PERFCTR_PC_4_LO\t\t\t\t0x000000bc\n\n#define REG_A4XX_RBBM_PERFCTR_PC_4_HI\t\t\t\t0x000000bd\n\n#define REG_A4XX_RBBM_PERFCTR_PC_5_LO\t\t\t\t0x000000be\n\n#define REG_A4XX_RBBM_PERFCTR_PC_5_HI\t\t\t\t0x000000bf\n\n#define REG_A4XX_RBBM_PERFCTR_PC_6_LO\t\t\t\t0x000000c0\n\n#define REG_A4XX_RBBM_PERFCTR_PC_6_HI\t\t\t\t0x000000c1\n\n#define REG_A4XX_RBBM_PERFCTR_PC_7_LO\t\t\t\t0x000000c2\n\n#define REG_A4XX_RBBM_PERFCTR_PC_7_HI\t\t\t\t0x000000c3\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_0_LO\t\t\t\t0x000000c4\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_0_HI\t\t\t\t0x000000c5\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_1_LO\t\t\t\t0x000000c6\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_1_HI\t\t\t\t0x000000c7\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_2_LO\t\t\t\t0x000000c8\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_2_HI\t\t\t\t0x000000c9\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_3_LO\t\t\t\t0x000000ca\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_3_HI\t\t\t\t0x000000cb\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_4_LO\t\t\t\t0x000000cc\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_4_HI\t\t\t\t0x000000cd\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_5_LO\t\t\t\t0x000000ce\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_5_HI\t\t\t\t0x000000cf\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_6_LO\t\t\t\t0x000000d0\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_6_HI\t\t\t\t0x000000d1\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_7_LO\t\t\t\t0x000000d2\n\n#define REG_A4XX_RBBM_PERFCTR_VFD_7_HI\t\t\t\t0x000000d3\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_0_LO\t\t\t\t0x000000d4\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_0_HI\t\t\t\t0x000000d5\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_1_LO\t\t\t\t0x000000d6\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_1_HI\t\t\t\t0x000000d7\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_2_LO\t\t\t\t0x000000d8\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_2_HI\t\t\t\t0x000000d9\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_3_LO\t\t\t\t0x000000da\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_3_HI\t\t\t\t0x000000db\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_4_LO\t\t\t\t0x000000dc\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_4_HI\t\t\t\t0x000000dd\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_5_LO\t\t\t\t0x000000de\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_5_HI\t\t\t\t0x000000df\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_6_LO\t\t\t\t0x000000e0\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_6_HI\t\t\t\t0x000000e1\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_7_LO\t\t\t\t0x000000e2\n\n#define REG_A4XX_RBBM_PERFCTR_HLSQ_7_HI\t\t\t\t0x000000e3\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_0_LO\t\t\t\t0x000000e4\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_0_HI\t\t\t\t0x000000e5\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_1_LO\t\t\t\t0x000000e6\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_1_HI\t\t\t\t0x000000e7\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_2_LO\t\t\t\t0x000000e8\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_2_HI\t\t\t\t0x000000e9\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_3_LO\t\t\t\t0x000000ea\n\n#define REG_A4XX_RBBM_PERFCTR_VPC_3_HI\t\t\t\t0x000000eb\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_0_LO\t\t\t\t0x000000ec\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_0_HI\t\t\t\t0x000000ed\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_1_LO\t\t\t\t0x000000ee\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_1_HI\t\t\t\t0x000000ef\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_2_LO\t\t\t\t0x000000f0\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_2_HI\t\t\t\t0x000000f1\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_3_LO\t\t\t\t0x000000f2\n\n#define REG_A4XX_RBBM_PERFCTR_CCU_3_HI\t\t\t\t0x000000f3\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_0_LO\t\t\t\t0x000000f4\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_0_HI\t\t\t\t0x000000f5\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_1_LO\t\t\t\t0x000000f6\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_1_HI\t\t\t\t0x000000f7\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_2_LO\t\t\t\t0x000000f8\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_2_HI\t\t\t\t0x000000f9\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_3_LO\t\t\t\t0x000000fa\n\n#define REG_A4XX_RBBM_PERFCTR_TSE_3_HI\t\t\t\t0x000000fb\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_0_LO\t\t\t\t0x000000fc\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_0_HI\t\t\t\t0x000000fd\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_1_LO\t\t\t\t0x000000fe\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_1_HI\t\t\t\t0x000000ff\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_2_LO\t\t\t\t0x00000100\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_2_HI\t\t\t\t0x00000101\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_3_LO\t\t\t\t0x00000102\n\n#define REG_A4XX_RBBM_PERFCTR_RAS_3_HI\t\t\t\t0x00000103\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_0_LO\t\t\t\t0x00000104\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_0_HI\t\t\t\t0x00000105\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_1_LO\t\t\t\t0x00000106\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_1_HI\t\t\t\t0x00000107\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_2_LO\t\t\t\t0x00000108\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_2_HI\t\t\t\t0x00000109\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_3_LO\t\t\t\t0x0000010a\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_3_HI\t\t\t\t0x0000010b\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_4_LO\t\t\t\t0x0000010c\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_4_HI\t\t\t\t0x0000010d\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_5_LO\t\t\t\t0x0000010e\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_5_HI\t\t\t\t0x0000010f\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_6_LO\t\t\t\t0x00000110\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_6_HI\t\t\t\t0x00000111\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_7_LO\t\t\t\t0x00000112\n\n#define REG_A4XX_RBBM_PERFCTR_UCHE_7_HI\t\t\t\t0x00000113\n\n#define REG_A4XX_RBBM_PERFCTR_TP_0_LO\t\t\t\t0x00000114\n\n#define REG_A4XX_RBBM_PERFCTR_TP_0_HI\t\t\t\t0x00000115\n\n#define REG_A4XX_RBBM_PERFCTR_TP_1_LO\t\t\t\t0x00000116\n\n#define REG_A4XX_RBBM_PERFCTR_TP_1_HI\t\t\t\t0x00000117\n\n#define REG_A4XX_RBBM_PERFCTR_TP_2_LO\t\t\t\t0x00000118\n\n#define REG_A4XX_RBBM_PERFCTR_TP_2_HI\t\t\t\t0x00000119\n\n#define REG_A4XX_RBBM_PERFCTR_TP_3_LO\t\t\t\t0x0000011a\n\n#define REG_A4XX_RBBM_PERFCTR_TP_3_HI\t\t\t\t0x0000011b\n\n#define REG_A4XX_RBBM_PERFCTR_TP_4_LO\t\t\t\t0x0000011c\n\n#define REG_A4XX_RBBM_PERFCTR_TP_4_HI\t\t\t\t0x0000011d\n\n#define REG_A4XX_RBBM_PERFCTR_TP_5_LO\t\t\t\t0x0000011e\n\n#define REG_A4XX_RBBM_PERFCTR_TP_5_HI\t\t\t\t0x0000011f\n\n#define REG_A4XX_RBBM_PERFCTR_TP_6_LO\t\t\t\t0x00000120\n\n#define REG_A4XX_RBBM_PERFCTR_TP_6_HI\t\t\t\t0x00000121\n\n#define REG_A4XX_RBBM_PERFCTR_TP_7_LO\t\t\t\t0x00000122\n\n#define REG_A4XX_RBBM_PERFCTR_TP_7_HI\t\t\t\t0x00000123\n\n#define REG_A4XX_RBBM_PERFCTR_SP_0_LO\t\t\t\t0x00000124\n\n#define REG_A4XX_RBBM_PERFCTR_SP_0_HI\t\t\t\t0x00000125\n\n#define REG_A4XX_RBBM_PERFCTR_SP_1_LO\t\t\t\t0x00000126\n\n#define REG_A4XX_RBBM_PERFCTR_SP_1_HI\t\t\t\t0x00000127\n\n#define REG_A4XX_RBBM_PERFCTR_SP_2_LO\t\t\t\t0x00000128\n\n#define REG_A4XX_RBBM_PERFCTR_SP_2_HI\t\t\t\t0x00000129\n\n#define REG_A4XX_RBBM_PERFCTR_SP_3_LO\t\t\t\t0x0000012a\n\n#define REG_A4XX_RBBM_PERFCTR_SP_3_HI\t\t\t\t0x0000012b\n\n#define REG_A4XX_RBBM_PERFCTR_SP_4_LO\t\t\t\t0x0000012c\n\n#define REG_A4XX_RBBM_PERFCTR_SP_4_HI\t\t\t\t0x0000012d\n\n#define REG_A4XX_RBBM_PERFCTR_SP_5_LO\t\t\t\t0x0000012e\n\n#define REG_A4XX_RBBM_PERFCTR_SP_5_HI\t\t\t\t0x0000012f\n\n#define REG_A4XX_RBBM_PERFCTR_SP_6_LO\t\t\t\t0x00000130\n\n#define REG_A4XX_RBBM_PERFCTR_SP_6_HI\t\t\t\t0x00000131\n\n#define REG_A4XX_RBBM_PERFCTR_SP_7_LO\t\t\t\t0x00000132\n\n#define REG_A4XX_RBBM_PERFCTR_SP_7_HI\t\t\t\t0x00000133\n\n#define REG_A4XX_RBBM_PERFCTR_SP_8_LO\t\t\t\t0x00000134\n\n#define REG_A4XX_RBBM_PERFCTR_SP_8_HI\t\t\t\t0x00000135\n\n#define REG_A4XX_RBBM_PERFCTR_SP_9_LO\t\t\t\t0x00000136\n\n#define REG_A4XX_RBBM_PERFCTR_SP_9_HI\t\t\t\t0x00000137\n\n#define REG_A4XX_RBBM_PERFCTR_SP_10_LO\t\t\t\t0x00000138\n\n#define REG_A4XX_RBBM_PERFCTR_SP_10_HI\t\t\t\t0x00000139\n\n#define REG_A4XX_RBBM_PERFCTR_SP_11_LO\t\t\t\t0x0000013a\n\n#define REG_A4XX_RBBM_PERFCTR_SP_11_HI\t\t\t\t0x0000013b\n\n#define REG_A4XX_RBBM_PERFCTR_RB_0_LO\t\t\t\t0x0000013c\n\n#define REG_A4XX_RBBM_PERFCTR_RB_0_HI\t\t\t\t0x0000013d\n\n#define REG_A4XX_RBBM_PERFCTR_RB_1_LO\t\t\t\t0x0000013e\n\n#define REG_A4XX_RBBM_PERFCTR_RB_1_HI\t\t\t\t0x0000013f\n\n#define REG_A4XX_RBBM_PERFCTR_RB_2_LO\t\t\t\t0x00000140\n\n#define REG_A4XX_RBBM_PERFCTR_RB_2_HI\t\t\t\t0x00000141\n\n#define REG_A4XX_RBBM_PERFCTR_RB_3_LO\t\t\t\t0x00000142\n\n#define REG_A4XX_RBBM_PERFCTR_RB_3_HI\t\t\t\t0x00000143\n\n#define REG_A4XX_RBBM_PERFCTR_RB_4_LO\t\t\t\t0x00000144\n\n#define REG_A4XX_RBBM_PERFCTR_RB_4_HI\t\t\t\t0x00000145\n\n#define REG_A4XX_RBBM_PERFCTR_RB_5_LO\t\t\t\t0x00000146\n\n#define REG_A4XX_RBBM_PERFCTR_RB_5_HI\t\t\t\t0x00000147\n\n#define REG_A4XX_RBBM_PERFCTR_RB_6_LO\t\t\t\t0x00000148\n\n#define REG_A4XX_RBBM_PERFCTR_RB_6_HI\t\t\t\t0x00000149\n\n#define REG_A4XX_RBBM_PERFCTR_RB_7_LO\t\t\t\t0x0000014a\n\n#define REG_A4XX_RBBM_PERFCTR_RB_7_HI\t\t\t\t0x0000014b\n\n#define REG_A4XX_RBBM_PERFCTR_VSC_0_LO\t\t\t\t0x0000014c\n\n#define REG_A4XX_RBBM_PERFCTR_VSC_0_HI\t\t\t\t0x0000014d\n\n#define REG_A4XX_RBBM_PERFCTR_VSC_1_LO\t\t\t\t0x0000014e\n\n#define REG_A4XX_RBBM_PERFCTR_VSC_1_HI\t\t\t\t0x0000014f\n\n#define REG_A4XX_RBBM_PERFCTR_PWR_0_LO\t\t\t\t0x00000166\n\n#define REG_A4XX_RBBM_PERFCTR_PWR_0_HI\t\t\t\t0x00000167\n\n#define REG_A4XX_RBBM_PERFCTR_PWR_1_LO\t\t\t\t0x00000168\n\n#define REG_A4XX_RBBM_PERFCTR_PWR_1_HI\t\t\t\t0x00000169\n\n#define REG_A4XX_RBBM_ALWAYSON_COUNTER_LO\t\t\t0x0000016e\n\n#define REG_A4XX_RBBM_ALWAYSON_COUNTER_HI\t\t\t0x0000016f\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_SP(uint32_t i0) { return 0x00000068 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_SP_REG(uint32_t i0) { return 0x00000068 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL2_SP(uint32_t i0) { return 0x0000006c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL2_SP_REG(uint32_t i0) { return 0x0000006c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_HYST_SP(uint32_t i0) { return 0x00000070 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_HYST_SP_REG(uint32_t i0) { return 0x00000070 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_DELAY_SP(uint32_t i0) { return 0x00000074 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_DELAY_SP_REG(uint32_t i0) { return 0x00000074 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_RB(uint32_t i0) { return 0x00000078 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_RB_REG(uint32_t i0) { return 0x00000078 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL2_RB(uint32_t i0) { return 0x0000007c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL2_RB_REG(uint32_t i0) { return 0x0000007c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_MARB_CCU(uint32_t i0) { return 0x00000082 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_CTL_MARB_CCU_REG(uint32_t i0) { return 0x00000082 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_HYST_RB_MARB_CCU(uint32_t i0) { return 0x00000086 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_HYST_RB_MARB_CCU_REG(uint32_t i0) { return 0x00000086 + 0x1*i0; }\n\n#define REG_A4XX_RBBM_CLOCK_HYST_COM_DCOM\t\t\t0x00000080\n\n#define REG_A4XX_RBBM_CLOCK_CTL_COM_DCOM\t\t\t0x00000081\n\n#define REG_A4XX_RBBM_CLOCK_CTL_HLSQ\t\t\t\t0x0000008a\n\n#define REG_A4XX_RBBM_CLOCK_HYST_HLSQ\t\t\t\t0x0000008b\n\n#define REG_A4XX_RBBM_CLOCK_DELAY_HLSQ\t\t\t\t0x0000008c\n\n#define REG_A4XX_RBBM_CLOCK_DELAY_COM_DCOM\t\t\t0x0000008d\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_DELAY_RB_MARB_CCU_L1(uint32_t i0) { return 0x0000008e + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_RBBM_CLOCK_DELAY_RB_MARB_CCU_L1_REG(uint32_t i0) { return 0x0000008e + 0x1*i0; }\n\n#define REG_A4XX_RBBM_SP_REGFILE_SLEEP_CNTL_0\t\t\t0x00000099\n\n#define REG_A4XX_RBBM_SP_REGFILE_SLEEP_CNTL_1\t\t\t0x0000009a\n\n#define REG_A4XX_RBBM_PERFCTR_CTL\t\t\t\t0x00000170\n\n#define REG_A4XX_RBBM_PERFCTR_LOAD_CMD0\t\t\t\t0x00000171\n\n#define REG_A4XX_RBBM_PERFCTR_LOAD_CMD1\t\t\t\t0x00000172\n\n#define REG_A4XX_RBBM_PERFCTR_LOAD_CMD2\t\t\t\t0x00000173\n\n#define REG_A4XX_RBBM_PERFCTR_LOAD_VALUE_LO\t\t\t0x00000174\n\n#define REG_A4XX_RBBM_PERFCTR_LOAD_VALUE_HI\t\t\t0x00000175\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_SEL_0\t\t\t0x00000176\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_SEL_1\t\t\t0x00000177\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_SEL_2\t\t\t0x00000178\n\n#define REG_A4XX_RBBM_PERFCTR_RBBM_SEL_3\t\t\t0x00000179\n\n#define REG_A4XX_RBBM_GPU_BUSY_MASKED\t\t\t\t0x0000017a\n\n#define REG_A4XX_RBBM_INT_0_STATUS\t\t\t\t0x0000017d\n\n#define REG_A4XX_RBBM_CLOCK_STATUS\t\t\t\t0x00000182\n\n#define REG_A4XX_RBBM_AHB_STATUS\t\t\t\t0x00000189\n\n#define REG_A4XX_RBBM_AHB_ME_SPLIT_STATUS\t\t\t0x0000018c\n\n#define REG_A4XX_RBBM_AHB_PFP_SPLIT_STATUS\t\t\t0x0000018d\n\n#define REG_A4XX_RBBM_AHB_ERROR_STATUS\t\t\t\t0x0000018f\n\n#define REG_A4XX_RBBM_STATUS\t\t\t\t\t0x00000191\n#define A4XX_RBBM_STATUS_HI_BUSY\t\t\t\t0x00000001\n#define A4XX_RBBM_STATUS_CP_ME_BUSY\t\t\t\t0x00000002\n#define A4XX_RBBM_STATUS_CP_PFP_BUSY\t\t\t\t0x00000004\n#define A4XX_RBBM_STATUS_CP_NRT_BUSY\t\t\t\t0x00004000\n#define A4XX_RBBM_STATUS_VBIF_BUSY\t\t\t\t0x00008000\n#define A4XX_RBBM_STATUS_TSE_BUSY\t\t\t\t0x00010000\n#define A4XX_RBBM_STATUS_RAS_BUSY\t\t\t\t0x00020000\n#define A4XX_RBBM_STATUS_RB_BUSY\t\t\t\t0x00040000\n#define A4XX_RBBM_STATUS_PC_DCALL_BUSY\t\t\t\t0x00080000\n#define A4XX_RBBM_STATUS_PC_VSD_BUSY\t\t\t\t0x00100000\n#define A4XX_RBBM_STATUS_VFD_BUSY\t\t\t\t0x00200000\n#define A4XX_RBBM_STATUS_VPC_BUSY\t\t\t\t0x00400000\n#define A4XX_RBBM_STATUS_UCHE_BUSY\t\t\t\t0x00800000\n#define A4XX_RBBM_STATUS_SP_BUSY\t\t\t\t0x01000000\n#define A4XX_RBBM_STATUS_TPL1_BUSY\t\t\t\t0x02000000\n#define A4XX_RBBM_STATUS_MARB_BUSY\t\t\t\t0x04000000\n#define A4XX_RBBM_STATUS_VSC_BUSY\t\t\t\t0x08000000\n#define A4XX_RBBM_STATUS_ARB_BUSY\t\t\t\t0x10000000\n#define A4XX_RBBM_STATUS_HLSQ_BUSY\t\t\t\t0x20000000\n#define A4XX_RBBM_STATUS_GPU_BUSY_NOHC\t\t\t\t0x40000000\n#define A4XX_RBBM_STATUS_GPU_BUSY\t\t\t\t0x80000000\n\n#define REG_A4XX_RBBM_INTERFACE_RRDY_STATUS5\t\t\t0x0000019f\n\n#define REG_A4XX_RBBM_POWER_STATUS\t\t\t\t0x000001b0\n#define A4XX_RBBM_POWER_STATUS_SP_TP_PWR_ON\t\t\t0x00100000\n\n#define REG_A4XX_RBBM_WAIT_IDLE_CLOCKS_CTL2\t\t\t0x000001b8\n\n#define REG_A4XX_CP_SCRATCH_UMASK\t\t\t\t0x00000228\n\n#define REG_A4XX_CP_SCRATCH_ADDR\t\t\t\t0x00000229\n\n#define REG_A4XX_CP_RB_BASE\t\t\t\t\t0x00000200\n\n#define REG_A4XX_CP_RB_CNTL\t\t\t\t\t0x00000201\n\n#define REG_A4XX_CP_RB_WPTR\t\t\t\t\t0x00000205\n\n#define REG_A4XX_CP_RB_RPTR_ADDR\t\t\t\t0x00000203\n\n#define REG_A4XX_CP_RB_RPTR\t\t\t\t\t0x00000204\n\n#define REG_A4XX_CP_IB1_BASE\t\t\t\t\t0x00000206\n\n#define REG_A4XX_CP_IB1_BUFSZ\t\t\t\t\t0x00000207\n\n#define REG_A4XX_CP_IB2_BASE\t\t\t\t\t0x00000208\n\n#define REG_A4XX_CP_IB2_BUFSZ\t\t\t\t\t0x00000209\n\n#define REG_A4XX_CP_ME_NRT_ADDR\t\t\t\t\t0x0000020c\n\n#define REG_A4XX_CP_ME_NRT_DATA\t\t\t\t\t0x0000020d\n\n#define REG_A4XX_CP_ME_RB_DONE_DATA\t\t\t\t0x00000217\n\n#define REG_A4XX_CP_QUEUE_THRESH2\t\t\t\t0x00000219\n\n#define REG_A4XX_CP_MERCIU_SIZE\t\t\t\t\t0x0000021b\n\n#define REG_A4XX_CP_ROQ_ADDR\t\t\t\t\t0x0000021c\n\n#define REG_A4XX_CP_ROQ_DATA\t\t\t\t\t0x0000021d\n\n#define REG_A4XX_CP_MEQ_ADDR\t\t\t\t\t0x0000021e\n\n#define REG_A4XX_CP_MEQ_DATA\t\t\t\t\t0x0000021f\n\n#define REG_A4XX_CP_MERCIU_ADDR\t\t\t\t\t0x00000220\n\n#define REG_A4XX_CP_MERCIU_DATA\t\t\t\t\t0x00000221\n\n#define REG_A4XX_CP_MERCIU_DATA2\t\t\t\t0x00000222\n\n#define REG_A4XX_CP_PFP_UCODE_ADDR\t\t\t\t0x00000223\n\n#define REG_A4XX_CP_PFP_UCODE_DATA\t\t\t\t0x00000224\n\n#define REG_A4XX_CP_ME_RAM_WADDR\t\t\t\t0x00000225\n\n#define REG_A4XX_CP_ME_RAM_RADDR\t\t\t\t0x00000226\n\n#define REG_A4XX_CP_ME_RAM_DATA\t\t\t\t\t0x00000227\n\n#define REG_A4XX_CP_PREEMPT\t\t\t\t\t0x0000022a\n\n#define REG_A4XX_CP_CNTL\t\t\t\t\t0x0000022c\n\n#define REG_A4XX_CP_ME_CNTL\t\t\t\t\t0x0000022d\n\n#define REG_A4XX_CP_DEBUG\t\t\t\t\t0x0000022e\n\n#define REG_A4XX_CP_DEBUG_ECO_CONTROL\t\t\t\t0x00000231\n\n#define REG_A4XX_CP_DRAW_STATE_ADDR\t\t\t\t0x00000232\n\nstatic inline uint32_t REG_A4XX_CP_PROTECT(uint32_t i0) { return 0x00000240 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_CP_PROTECT_REG(uint32_t i0) { return 0x00000240 + 0x1*i0; }\n#define A4XX_CP_PROTECT_REG_BASE_ADDR__MASK\t\t\t0x0001ffff\n#define A4XX_CP_PROTECT_REG_BASE_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_CP_PROTECT_REG_BASE_ADDR(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_PROTECT_REG_BASE_ADDR__SHIFT) & A4XX_CP_PROTECT_REG_BASE_ADDR__MASK;\n}\n#define A4XX_CP_PROTECT_REG_MASK_LEN__MASK\t\t\t0x1f000000\n#define A4XX_CP_PROTECT_REG_MASK_LEN__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_CP_PROTECT_REG_MASK_LEN(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_PROTECT_REG_MASK_LEN__SHIFT) & A4XX_CP_PROTECT_REG_MASK_LEN__MASK;\n}\n#define A4XX_CP_PROTECT_REG_TRAP_WRITE__MASK\t\t\t0x20000000\n#define A4XX_CP_PROTECT_REG_TRAP_WRITE__SHIFT\t\t\t29\nstatic inline uint32_t A4XX_CP_PROTECT_REG_TRAP_WRITE(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_PROTECT_REG_TRAP_WRITE__SHIFT) & A4XX_CP_PROTECT_REG_TRAP_WRITE__MASK;\n}\n#define A4XX_CP_PROTECT_REG_TRAP_READ__MASK\t\t\t0x40000000\n#define A4XX_CP_PROTECT_REG_TRAP_READ__SHIFT\t\t\t30\nstatic inline uint32_t A4XX_CP_PROTECT_REG_TRAP_READ(uint32_t val)\n{\n\treturn ((val) << A4XX_CP_PROTECT_REG_TRAP_READ__SHIFT) & A4XX_CP_PROTECT_REG_TRAP_READ__MASK;\n}\n\n#define REG_A4XX_CP_PROTECT_CTRL\t\t\t\t0x00000250\n\n#define REG_A4XX_CP_ST_BASE\t\t\t\t\t0x000004c0\n\n#define REG_A4XX_CP_STQ_AVAIL\t\t\t\t\t0x000004ce\n\n#define REG_A4XX_CP_MERCIU_STAT\t\t\t\t\t0x000004d0\n\n#define REG_A4XX_CP_WFI_PEND_CTR\t\t\t\t0x000004d2\n\n#define REG_A4XX_CP_HW_FAULT\t\t\t\t\t0x000004d8\n\n#define REG_A4XX_CP_PROTECT_STATUS\t\t\t\t0x000004da\n\n#define REG_A4XX_CP_EVENTS_IN_FLIGHT\t\t\t\t0x000004dd\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_0\t\t\t\t0x00000500\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_1\t\t\t\t0x00000501\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_2\t\t\t\t0x00000502\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_3\t\t\t\t0x00000503\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_4\t\t\t\t0x00000504\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_5\t\t\t\t0x00000505\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_6\t\t\t\t0x00000506\n\n#define REG_A4XX_CP_PERFCTR_CP_SEL_7\t\t\t\t0x00000507\n\n#define REG_A4XX_CP_PERFCOMBINER_SELECT\t\t\t\t0x0000050b\n\nstatic inline uint32_t REG_A4XX_CP_SCRATCH(uint32_t i0) { return 0x00000578 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_CP_SCRATCH_REG(uint32_t i0) { return 0x00000578 + 0x1*i0; }\n\n#define REG_A4XX_SP_VS_STATUS\t\t\t\t\t0x00000ec0\n\n#define REG_A4XX_SP_MODE_CONTROL\t\t\t\t0x00000ec3\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_0\t\t\t\t0x00000ec4\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_1\t\t\t\t0x00000ec5\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_2\t\t\t\t0x00000ec6\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_3\t\t\t\t0x00000ec7\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_4\t\t\t\t0x00000ec8\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_5\t\t\t\t0x00000ec9\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_6\t\t\t\t0x00000eca\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_7\t\t\t\t0x00000ecb\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_8\t\t\t\t0x00000ecc\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_9\t\t\t\t0x00000ecd\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_10\t\t\t\t0x00000ece\n\n#define REG_A4XX_SP_PERFCTR_SP_SEL_11\t\t\t\t0x00000ecf\n\n#define REG_A4XX_SP_SP_CTRL_REG\t\t\t\t\t0x000022c0\n#define A4XX_SP_SP_CTRL_REG_BINNING_PASS\t\t\t0x00080000\n\n#define REG_A4XX_SP_INSTR_CACHE_CTRL\t\t\t\t0x000022c1\n#define A4XX_SP_INSTR_CACHE_CTRL_VS_BUFFER\t\t\t0x00000080\n#define A4XX_SP_INSTR_CACHE_CTRL_FS_BUFFER\t\t\t0x00000100\n#define A4XX_SP_INSTR_CACHE_CTRL_INSTR_BUFFER\t\t\t0x00000400\n\n#define REG_A4XX_SP_VS_CTRL_REG0\t\t\t\t0x000022c4\n#define A4XX_SP_VS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A4XX_SP_VS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG0_THREADMODE__SHIFT) & A4XX_SP_VS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A4XX_SP_VS_CTRL_REG0_VARYING\t\t\t\t0x00000002\n#define A4XX_SP_VS_CTRL_REG0_CACHEINVALID\t\t\t0x00000004\n#define A4XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A4XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A4XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A4XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A4XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A4XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A4XX_SP_VS_CTRL_REG0_INOUTREGOVERLAP__MASK\t\t0x000c0000\n#define A4XX_SP_VS_CTRL_REG0_INOUTREGOVERLAP__SHIFT\t\t18\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG0_INOUTREGOVERLAP(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG0_INOUTREGOVERLAP__SHIFT) & A4XX_SP_VS_CTRL_REG0_INOUTREGOVERLAP__MASK;\n}\n#define A4XX_SP_VS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A4XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT) & A4XX_SP_VS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A4XX_SP_VS_CTRL_REG0_SUPERTHREADMODE\t\t\t0x00200000\n#define A4XX_SP_VS_CTRL_REG0_PIXLODENABLE\t\t\t0x00400000\n\n#define REG_A4XX_SP_VS_CTRL_REG1\t\t\t\t0x000022c5\n#define A4XX_SP_VS_CTRL_REG1_CONSTLENGTH__MASK\t\t\t0x000000ff\n#define A4XX_SP_VS_CTRL_REG1_CONSTLENGTH__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG1_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG1_CONSTLENGTH__SHIFT) & A4XX_SP_VS_CTRL_REG1_CONSTLENGTH__MASK;\n}\n#define A4XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__MASK\t\t0x7f000000\n#define A4XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__SHIFT\t\t24\nstatic inline uint32_t A4XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__SHIFT) & A4XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__MASK;\n}\n\n#define REG_A4XX_SP_VS_PARAM_REG\t\t\t\t0x000022c6\n#define A4XX_SP_VS_PARAM_REG_POSREGID__MASK\t\t\t0x000000ff\n#define A4XX_SP_VS_PARAM_REG_POSREGID__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_VS_PARAM_REG_POSREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_PARAM_REG_POSREGID__SHIFT) & A4XX_SP_VS_PARAM_REG_POSREGID__MASK;\n}\n#define A4XX_SP_VS_PARAM_REG_PSIZEREGID__MASK\t\t\t0x0000ff00\n#define A4XX_SP_VS_PARAM_REG_PSIZEREGID__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_SP_VS_PARAM_REG_PSIZEREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_PARAM_REG_PSIZEREGID__SHIFT) & A4XX_SP_VS_PARAM_REG_PSIZEREGID__MASK;\n}\n#define A4XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__MASK\t\t0xfff00000\n#define A4XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__SHIFT\t\t20\nstatic inline uint32_t A4XX_SP_VS_PARAM_REG_TOTALVSOUTVAR(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__SHIFT) & A4XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_VS_OUT(uint32_t i0) { return 0x000022c7 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_VS_OUT_REG(uint32_t i0) { return 0x000022c7 + 0x1*i0; }\n#define A4XX_SP_VS_OUT_REG_A_REGID__MASK\t\t\t0x000001ff\n#define A4XX_SP_VS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_VS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_OUT_REG_A_REGID__SHIFT) & A4XX_SP_VS_OUT_REG_A_REGID__MASK;\n}\n#define A4XX_SP_VS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00001e00\n#define A4XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT\t\t\t9\nstatic inline uint32_t A4XX_SP_VS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT) & A4XX_SP_VS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A4XX_SP_VS_OUT_REG_B_REGID__MASK\t\t\t0x01ff0000\n#define A4XX_SP_VS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_SP_VS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_OUT_REG_B_REGID__SHIFT) & A4XX_SP_VS_OUT_REG_B_REGID__MASK;\n}\n#define A4XX_SP_VS_OUT_REG_B_COMPMASK__MASK\t\t\t0x1e000000\n#define A4XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT\t\t\t25\nstatic inline uint32_t A4XX_SP_VS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT) & A4XX_SP_VS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_VS_VPC_DST(uint32_t i0) { return 0x000022d8 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_VS_VPC_DST_REG(uint32_t i0) { return 0x000022d8 + 0x1*i0; }\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_VS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT) & A4XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_SP_VS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT) & A4XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_SP_VS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT) & A4XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A4XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_SP_VS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT) & A4XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A4XX_SP_VS_OBJ_OFFSET_REG\t\t\t\t0x000022e0\n#define A4XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A4XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A4XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A4XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A4XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A4XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A4XX_SP_VS_OBJ_START\t\t\t\t0x000022e1\n\n#define REG_A4XX_SP_VS_PVT_MEM_PARAM\t\t\t\t0x000022e2\n\n#define REG_A4XX_SP_VS_PVT_MEM_ADDR\t\t\t\t0x000022e3\n\n#define REG_A4XX_SP_VS_LENGTH_REG\t\t\t\t0x000022e5\n\n#define REG_A4XX_SP_FS_CTRL_REG0\t\t\t\t0x000022e8\n#define A4XX_SP_FS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A4XX_SP_FS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_FS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A4XX_SP_FS_CTRL_REG0_THREADMODE__SHIFT) & A4XX_SP_FS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A4XX_SP_FS_CTRL_REG0_VARYING\t\t\t\t0x00000002\n#define A4XX_SP_FS_CTRL_REG0_CACHEINVALID\t\t\t0x00000004\n#define A4XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A4XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A4XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A4XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A4XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A4XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A4XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A4XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A4XX_SP_FS_CTRL_REG0_INOUTREGOVERLAP__MASK\t\t0x000c0000\n#define A4XX_SP_FS_CTRL_REG0_INOUTREGOVERLAP__SHIFT\t\t18\nstatic inline uint32_t A4XX_SP_FS_CTRL_REG0_INOUTREGOVERLAP(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_CTRL_REG0_INOUTREGOVERLAP__SHIFT) & A4XX_SP_FS_CTRL_REG0_INOUTREGOVERLAP__MASK;\n}\n#define A4XX_SP_FS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A4XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A4XX_SP_FS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A4XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT) & A4XX_SP_FS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A4XX_SP_FS_CTRL_REG0_SUPERTHREADMODE\t\t\t0x00200000\n#define A4XX_SP_FS_CTRL_REG0_PIXLODENABLE\t\t\t0x00400000\n\n#define REG_A4XX_SP_FS_CTRL_REG1\t\t\t\t0x000022e9\n#define A4XX_SP_FS_CTRL_REG1_CONSTLENGTH__MASK\t\t\t0x000000ff\n#define A4XX_SP_FS_CTRL_REG1_CONSTLENGTH__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_FS_CTRL_REG1_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_CTRL_REG1_CONSTLENGTH__SHIFT) & A4XX_SP_FS_CTRL_REG1_CONSTLENGTH__MASK;\n}\n#define A4XX_SP_FS_CTRL_REG1_FACENESS\t\t\t\t0x00080000\n#define A4XX_SP_FS_CTRL_REG1_VARYING\t\t\t\t0x00100000\n#define A4XX_SP_FS_CTRL_REG1_FRAGCOORD\t\t\t\t0x00200000\n\n#define REG_A4XX_SP_FS_OBJ_OFFSET_REG\t\t\t\t0x000022ea\n#define A4XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A4XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A4XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A4XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A4XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A4XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A4XX_SP_FS_OBJ_START\t\t\t\t0x000022eb\n\n#define REG_A4XX_SP_FS_PVT_MEM_PARAM\t\t\t\t0x000022ec\n\n#define REG_A4XX_SP_FS_PVT_MEM_ADDR\t\t\t\t0x000022ed\n\n#define REG_A4XX_SP_FS_LENGTH_REG\t\t\t\t0x000022ef\n\n#define REG_A4XX_SP_FS_OUTPUT_REG\t\t\t\t0x000022f0\n#define A4XX_SP_FS_OUTPUT_REG_MRT__MASK\t\t\t\t0x0000000f\n#define A4XX_SP_FS_OUTPUT_REG_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_FS_OUTPUT_REG_MRT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_OUTPUT_REG_MRT__SHIFT) & A4XX_SP_FS_OUTPUT_REG_MRT__MASK;\n}\n#define A4XX_SP_FS_OUTPUT_REG_DEPTH_ENABLE\t\t\t0x00000080\n#define A4XX_SP_FS_OUTPUT_REG_DEPTH_REGID__MASK\t\t\t0x0000ff00\n#define A4XX_SP_FS_OUTPUT_REG_DEPTH_REGID__SHIFT\t\t8\nstatic inline uint32_t A4XX_SP_FS_OUTPUT_REG_DEPTH_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_OUTPUT_REG_DEPTH_REGID__SHIFT) & A4XX_SP_FS_OUTPUT_REG_DEPTH_REGID__MASK;\n}\n#define A4XX_SP_FS_OUTPUT_REG_SAMPLEMASK_REGID__MASK\t\t0xff000000\n#define A4XX_SP_FS_OUTPUT_REG_SAMPLEMASK_REGID__SHIFT\t\t24\nstatic inline uint32_t A4XX_SP_FS_OUTPUT_REG_SAMPLEMASK_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_OUTPUT_REG_SAMPLEMASK_REGID__SHIFT) & A4XX_SP_FS_OUTPUT_REG_SAMPLEMASK_REGID__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_FS_MRT(uint32_t i0) { return 0x000022f1 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_FS_MRT_REG(uint32_t i0) { return 0x000022f1 + 0x1*i0; }\n#define A4XX_SP_FS_MRT_REG_REGID__MASK\t\t\t\t0x000000ff\n#define A4XX_SP_FS_MRT_REG_REGID__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_SP_FS_MRT_REG_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_FS_MRT_REG_REGID__SHIFT) & A4XX_SP_FS_MRT_REG_REGID__MASK;\n}\n#define A4XX_SP_FS_MRT_REG_HALF_PRECISION\t\t\t0x00000100\n#define A4XX_SP_FS_MRT_REG_COLOR_SINT\t\t\t\t0x00000400\n#define A4XX_SP_FS_MRT_REG_COLOR_UINT\t\t\t\t0x00000800\n#define A4XX_SP_FS_MRT_REG_MRTFORMAT__MASK\t\t\t0x0003f000\n#define A4XX_SP_FS_MRT_REG_MRTFORMAT__SHIFT\t\t\t12\nstatic inline uint32_t A4XX_SP_FS_MRT_REG_MRTFORMAT(enum a4xx_color_fmt val)\n{\n\treturn ((val) << A4XX_SP_FS_MRT_REG_MRTFORMAT__SHIFT) & A4XX_SP_FS_MRT_REG_MRTFORMAT__MASK;\n}\n#define A4XX_SP_FS_MRT_REG_COLOR_SRGB\t\t\t\t0x00040000\n\n#define REG_A4XX_SP_CS_CTRL_REG0\t\t\t\t0x00002300\n#define A4XX_SP_CS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A4XX_SP_CS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_CS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A4XX_SP_CS_CTRL_REG0_THREADMODE__SHIFT) & A4XX_SP_CS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A4XX_SP_CS_CTRL_REG0_VARYING\t\t\t\t0x00000002\n#define A4XX_SP_CS_CTRL_REG0_CACHEINVALID\t\t\t0x00000004\n#define A4XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A4XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A4XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A4XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A4XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A4XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A4XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A4XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A4XX_SP_CS_CTRL_REG0_INOUTREGOVERLAP__MASK\t\t0x000c0000\n#define A4XX_SP_CS_CTRL_REG0_INOUTREGOVERLAP__SHIFT\t\t18\nstatic inline uint32_t A4XX_SP_CS_CTRL_REG0_INOUTREGOVERLAP(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_CS_CTRL_REG0_INOUTREGOVERLAP__SHIFT) & A4XX_SP_CS_CTRL_REG0_INOUTREGOVERLAP__MASK;\n}\n#define A4XX_SP_CS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A4XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A4XX_SP_CS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A4XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT) & A4XX_SP_CS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A4XX_SP_CS_CTRL_REG0_SUPERTHREADMODE\t\t\t0x00200000\n#define A4XX_SP_CS_CTRL_REG0_PIXLODENABLE\t\t\t0x00400000\n\n#define REG_A4XX_SP_CS_OBJ_OFFSET_REG\t\t\t\t0x00002301\n\n#define REG_A4XX_SP_CS_OBJ_START\t\t\t\t0x00002302\n\n#define REG_A4XX_SP_CS_PVT_MEM_PARAM\t\t\t\t0x00002303\n\n#define REG_A4XX_SP_CS_PVT_MEM_ADDR\t\t\t\t0x00002304\n\n#define REG_A4XX_SP_CS_PVT_MEM_SIZE\t\t\t\t0x00002305\n\n#define REG_A4XX_SP_CS_LENGTH_REG\t\t\t\t0x00002306\n\n#define REG_A4XX_SP_HS_OBJ_OFFSET_REG\t\t\t\t0x0000230d\n#define A4XX_SP_HS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A4XX_SP_HS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A4XX_SP_HS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_HS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_SP_HS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_SP_HS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A4XX_SP_HS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A4XX_SP_HS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_HS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A4XX_SP_HS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A4XX_SP_HS_OBJ_START\t\t\t\t0x0000230e\n\n#define REG_A4XX_SP_HS_PVT_MEM_PARAM\t\t\t\t0x0000230f\n\n#define REG_A4XX_SP_HS_PVT_MEM_ADDR\t\t\t\t0x00002310\n\n#define REG_A4XX_SP_HS_LENGTH_REG\t\t\t\t0x00002312\n\n#define REG_A4XX_SP_DS_PARAM_REG\t\t\t\t0x0000231a\n#define A4XX_SP_DS_PARAM_REG_POSREGID__MASK\t\t\t0x000000ff\n#define A4XX_SP_DS_PARAM_REG_POSREGID__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_DS_PARAM_REG_POSREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_PARAM_REG_POSREGID__SHIFT) & A4XX_SP_DS_PARAM_REG_POSREGID__MASK;\n}\n#define A4XX_SP_DS_PARAM_REG_TOTALGSOUTVAR__MASK\t\t0xfff00000\n#define A4XX_SP_DS_PARAM_REG_TOTALGSOUTVAR__SHIFT\t\t20\nstatic inline uint32_t A4XX_SP_DS_PARAM_REG_TOTALGSOUTVAR(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_PARAM_REG_TOTALGSOUTVAR__SHIFT) & A4XX_SP_DS_PARAM_REG_TOTALGSOUTVAR__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_DS_OUT(uint32_t i0) { return 0x0000231b + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_DS_OUT_REG(uint32_t i0) { return 0x0000231b + 0x1*i0; }\n#define A4XX_SP_DS_OUT_REG_A_REGID__MASK\t\t\t0x000001ff\n#define A4XX_SP_DS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_DS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_OUT_REG_A_REGID__SHIFT) & A4XX_SP_DS_OUT_REG_A_REGID__MASK;\n}\n#define A4XX_SP_DS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00001e00\n#define A4XX_SP_DS_OUT_REG_A_COMPMASK__SHIFT\t\t\t9\nstatic inline uint32_t A4XX_SP_DS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_OUT_REG_A_COMPMASK__SHIFT) & A4XX_SP_DS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A4XX_SP_DS_OUT_REG_B_REGID__MASK\t\t\t0x01ff0000\n#define A4XX_SP_DS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_SP_DS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_OUT_REG_B_REGID__SHIFT) & A4XX_SP_DS_OUT_REG_B_REGID__MASK;\n}\n#define A4XX_SP_DS_OUT_REG_B_COMPMASK__MASK\t\t\t0x1e000000\n#define A4XX_SP_DS_OUT_REG_B_COMPMASK__SHIFT\t\t\t25\nstatic inline uint32_t A4XX_SP_DS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_OUT_REG_B_COMPMASK__SHIFT) & A4XX_SP_DS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_DS_VPC_DST(uint32_t i0) { return 0x0000232c + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_DS_VPC_DST_REG(uint32_t i0) { return 0x0000232c + 0x1*i0; }\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_DS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_VPC_DST_REG_OUTLOC0__SHIFT) & A4XX_SP_DS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_SP_DS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_VPC_DST_REG_OUTLOC1__SHIFT) & A4XX_SP_DS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_SP_DS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_VPC_DST_REG_OUTLOC2__SHIFT) & A4XX_SP_DS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A4XX_SP_DS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_SP_DS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_VPC_DST_REG_OUTLOC3__SHIFT) & A4XX_SP_DS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A4XX_SP_DS_OBJ_OFFSET_REG\t\t\t\t0x00002334\n#define A4XX_SP_DS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A4XX_SP_DS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A4XX_SP_DS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_SP_DS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_SP_DS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A4XX_SP_DS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A4XX_SP_DS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_DS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A4XX_SP_DS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A4XX_SP_DS_OBJ_START\t\t\t\t0x00002335\n\n#define REG_A4XX_SP_DS_PVT_MEM_PARAM\t\t\t\t0x00002336\n\n#define REG_A4XX_SP_DS_PVT_MEM_ADDR\t\t\t\t0x00002337\n\n#define REG_A4XX_SP_DS_LENGTH_REG\t\t\t\t0x00002339\n\n#define REG_A4XX_SP_GS_PARAM_REG\t\t\t\t0x00002341\n#define A4XX_SP_GS_PARAM_REG_POSREGID__MASK\t\t\t0x000000ff\n#define A4XX_SP_GS_PARAM_REG_POSREGID__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_GS_PARAM_REG_POSREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_PARAM_REG_POSREGID__SHIFT) & A4XX_SP_GS_PARAM_REG_POSREGID__MASK;\n}\n#define A4XX_SP_GS_PARAM_REG_PRIMREGID__MASK\t\t\t0x0000ff00\n#define A4XX_SP_GS_PARAM_REG_PRIMREGID__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_SP_GS_PARAM_REG_PRIMREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_PARAM_REG_PRIMREGID__SHIFT) & A4XX_SP_GS_PARAM_REG_PRIMREGID__MASK;\n}\n#define A4XX_SP_GS_PARAM_REG_TOTALGSOUTVAR__MASK\t\t0xfff00000\n#define A4XX_SP_GS_PARAM_REG_TOTALGSOUTVAR__SHIFT\t\t20\nstatic inline uint32_t A4XX_SP_GS_PARAM_REG_TOTALGSOUTVAR(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_PARAM_REG_TOTALGSOUTVAR__SHIFT) & A4XX_SP_GS_PARAM_REG_TOTALGSOUTVAR__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_GS_OUT(uint32_t i0) { return 0x00002342 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_GS_OUT_REG(uint32_t i0) { return 0x00002342 + 0x1*i0; }\n#define A4XX_SP_GS_OUT_REG_A_REGID__MASK\t\t\t0x000001ff\n#define A4XX_SP_GS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_GS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_OUT_REG_A_REGID__SHIFT) & A4XX_SP_GS_OUT_REG_A_REGID__MASK;\n}\n#define A4XX_SP_GS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00001e00\n#define A4XX_SP_GS_OUT_REG_A_COMPMASK__SHIFT\t\t\t9\nstatic inline uint32_t A4XX_SP_GS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_OUT_REG_A_COMPMASK__SHIFT) & A4XX_SP_GS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A4XX_SP_GS_OUT_REG_B_REGID__MASK\t\t\t0x01ff0000\n#define A4XX_SP_GS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_SP_GS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_OUT_REG_B_REGID__SHIFT) & A4XX_SP_GS_OUT_REG_B_REGID__MASK;\n}\n#define A4XX_SP_GS_OUT_REG_B_COMPMASK__MASK\t\t\t0x1e000000\n#define A4XX_SP_GS_OUT_REG_B_COMPMASK__SHIFT\t\t\t25\nstatic inline uint32_t A4XX_SP_GS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_OUT_REG_B_COMPMASK__SHIFT) & A4XX_SP_GS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_SP_GS_VPC_DST(uint32_t i0) { return 0x00002353 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_SP_GS_VPC_DST_REG(uint32_t i0) { return 0x00002353 + 0x1*i0; }\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_SP_GS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_VPC_DST_REG_OUTLOC0__SHIFT) & A4XX_SP_GS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_SP_GS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_VPC_DST_REG_OUTLOC1__SHIFT) & A4XX_SP_GS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_SP_GS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_VPC_DST_REG_OUTLOC2__SHIFT) & A4XX_SP_GS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A4XX_SP_GS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_SP_GS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_VPC_DST_REG_OUTLOC3__SHIFT) & A4XX_SP_GS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A4XX_SP_GS_OBJ_OFFSET_REG\t\t\t\t0x0000235b\n#define A4XX_SP_GS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A4XX_SP_GS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A4XX_SP_GS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_SP_GS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_SP_GS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A4XX_SP_GS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A4XX_SP_GS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_SP_GS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A4XX_SP_GS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A4XX_SP_GS_OBJ_START\t\t\t\t0x0000235c\n\n#define REG_A4XX_SP_GS_PVT_MEM_PARAM\t\t\t\t0x0000235d\n\n#define REG_A4XX_SP_GS_PVT_MEM_ADDR\t\t\t\t0x0000235e\n\n#define REG_A4XX_SP_GS_LENGTH_REG\t\t\t\t0x00002360\n\n#define REG_A4XX_VPC_DEBUG_RAM_SEL\t\t\t\t0x00000e60\n\n#define REG_A4XX_VPC_DEBUG_RAM_READ\t\t\t\t0x00000e61\n\n#define REG_A4XX_VPC_DEBUG_ECO_CONTROL\t\t\t\t0x00000e64\n\n#define REG_A4XX_VPC_PERFCTR_VPC_SEL_0\t\t\t\t0x00000e65\n\n#define REG_A4XX_VPC_PERFCTR_VPC_SEL_1\t\t\t\t0x00000e66\n\n#define REG_A4XX_VPC_PERFCTR_VPC_SEL_2\t\t\t\t0x00000e67\n\n#define REG_A4XX_VPC_PERFCTR_VPC_SEL_3\t\t\t\t0x00000e68\n\n#define REG_A4XX_VPC_ATTR\t\t\t\t\t0x00002140\n#define A4XX_VPC_ATTR_TOTALATTR__MASK\t\t\t\t0x000001ff\n#define A4XX_VPC_ATTR_TOTALATTR__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_VPC_ATTR_TOTALATTR(uint32_t val)\n{\n\treturn ((val) << A4XX_VPC_ATTR_TOTALATTR__SHIFT) & A4XX_VPC_ATTR_TOTALATTR__MASK;\n}\n#define A4XX_VPC_ATTR_PSIZE\t\t\t\t\t0x00000200\n#define A4XX_VPC_ATTR_THRDASSIGN__MASK\t\t\t\t0x00003000\n#define A4XX_VPC_ATTR_THRDASSIGN__SHIFT\t\t\t\t12\nstatic inline uint32_t A4XX_VPC_ATTR_THRDASSIGN(uint32_t val)\n{\n\treturn ((val) << A4XX_VPC_ATTR_THRDASSIGN__SHIFT) & A4XX_VPC_ATTR_THRDASSIGN__MASK;\n}\n#define A4XX_VPC_ATTR_ENABLE\t\t\t\t\t0x02000000\n\n#define REG_A4XX_VPC_PACK\t\t\t\t\t0x00002141\n#define A4XX_VPC_PACK_NUMBYPASSVAR__MASK\t\t\t0x000000ff\n#define A4XX_VPC_PACK_NUMBYPASSVAR__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VPC_PACK_NUMBYPASSVAR(uint32_t val)\n{\n\treturn ((val) << A4XX_VPC_PACK_NUMBYPASSVAR__SHIFT) & A4XX_VPC_PACK_NUMBYPASSVAR__MASK;\n}\n#define A4XX_VPC_PACK_NUMFPNONPOSVAR__MASK\t\t\t0x0000ff00\n#define A4XX_VPC_PACK_NUMFPNONPOSVAR__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_VPC_PACK_NUMFPNONPOSVAR(uint32_t val)\n{\n\treturn ((val) << A4XX_VPC_PACK_NUMFPNONPOSVAR__SHIFT) & A4XX_VPC_PACK_NUMFPNONPOSVAR__MASK;\n}\n#define A4XX_VPC_PACK_NUMNONPOSVSVAR__MASK\t\t\t0x00ff0000\n#define A4XX_VPC_PACK_NUMNONPOSVSVAR__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_VPC_PACK_NUMNONPOSVSVAR(uint32_t val)\n{\n\treturn ((val) << A4XX_VPC_PACK_NUMNONPOSVSVAR__SHIFT) & A4XX_VPC_PACK_NUMNONPOSVSVAR__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_VPC_VARYING_INTERP(uint32_t i0) { return 0x00002142 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VPC_VARYING_INTERP_MODE(uint32_t i0) { return 0x00002142 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VPC_VARYING_PS_REPL(uint32_t i0) { return 0x0000214a + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VPC_VARYING_PS_REPL_MODE(uint32_t i0) { return 0x0000214a + 0x1*i0; }\n\n#define REG_A4XX_VPC_SO_FLUSH_WADDR_3\t\t\t\t0x0000216e\n\n#define REG_A4XX_VSC_BIN_SIZE\t\t\t\t\t0x00000c00\n#define A4XX_VSC_BIN_SIZE_WIDTH__MASK\t\t\t\t0x0000001f\n#define A4XX_VSC_BIN_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_VSC_BIN_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_VSC_BIN_SIZE_WIDTH__SHIFT) & A4XX_VSC_BIN_SIZE_WIDTH__MASK;\n}\n#define A4XX_VSC_BIN_SIZE_HEIGHT__MASK\t\t\t\t0x000003e0\n#define A4XX_VSC_BIN_SIZE_HEIGHT__SHIFT\t\t\t\t5\nstatic inline uint32_t A4XX_VSC_BIN_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_VSC_BIN_SIZE_HEIGHT__SHIFT) & A4XX_VSC_BIN_SIZE_HEIGHT__MASK;\n}\n\n#define REG_A4XX_VSC_SIZE_ADDRESS\t\t\t\t0x00000c01\n\n#define REG_A4XX_VSC_SIZE_ADDRESS2\t\t\t\t0x00000c02\n\n#define REG_A4XX_VSC_DEBUG_ECO_CONTROL\t\t\t\t0x00000c03\n\nstatic inline uint32_t REG_A4XX_VSC_PIPE_CONFIG(uint32_t i0) { return 0x00000c08 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VSC_PIPE_CONFIG_REG(uint32_t i0) { return 0x00000c08 + 0x1*i0; }\n#define A4XX_VSC_PIPE_CONFIG_REG_X__MASK\t\t\t0x000003ff\n#define A4XX_VSC_PIPE_CONFIG_REG_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VSC_PIPE_CONFIG_REG_X(uint32_t val)\n{\n\treturn ((val) << A4XX_VSC_PIPE_CONFIG_REG_X__SHIFT) & A4XX_VSC_PIPE_CONFIG_REG_X__MASK;\n}\n#define A4XX_VSC_PIPE_CONFIG_REG_Y__MASK\t\t\t0x000ffc00\n#define A4XX_VSC_PIPE_CONFIG_REG_Y__SHIFT\t\t\t10\nstatic inline uint32_t A4XX_VSC_PIPE_CONFIG_REG_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_VSC_PIPE_CONFIG_REG_Y__SHIFT) & A4XX_VSC_PIPE_CONFIG_REG_Y__MASK;\n}\n#define A4XX_VSC_PIPE_CONFIG_REG_W__MASK\t\t\t0x00f00000\n#define A4XX_VSC_PIPE_CONFIG_REG_W__SHIFT\t\t\t20\nstatic inline uint32_t A4XX_VSC_PIPE_CONFIG_REG_W(uint32_t val)\n{\n\treturn ((val) << A4XX_VSC_PIPE_CONFIG_REG_W__SHIFT) & A4XX_VSC_PIPE_CONFIG_REG_W__MASK;\n}\n#define A4XX_VSC_PIPE_CONFIG_REG_H__MASK\t\t\t0x0f000000\n#define A4XX_VSC_PIPE_CONFIG_REG_H__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_VSC_PIPE_CONFIG_REG_H(uint32_t val)\n{\n\treturn ((val) << A4XX_VSC_PIPE_CONFIG_REG_H__SHIFT) & A4XX_VSC_PIPE_CONFIG_REG_H__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_VSC_PIPE_DATA_ADDRESS(uint32_t i0) { return 0x00000c10 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VSC_PIPE_DATA_ADDRESS_REG(uint32_t i0) { return 0x00000c10 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VSC_PIPE_DATA_LENGTH(uint32_t i0) { return 0x00000c18 + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VSC_PIPE_DATA_LENGTH_REG(uint32_t i0) { return 0x00000c18 + 0x1*i0; }\n\n#define REG_A4XX_VSC_PIPE_PARTIAL_POSN_1\t\t\t0x00000c41\n\n#define REG_A4XX_VSC_PERFCTR_VSC_SEL_0\t\t\t\t0x00000c50\n\n#define REG_A4XX_VSC_PERFCTR_VSC_SEL_1\t\t\t\t0x00000c51\n\n#define REG_A4XX_VFD_DEBUG_CONTROL\t\t\t\t0x00000e40\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_0\t\t\t\t0x00000e43\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_1\t\t\t\t0x00000e44\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_2\t\t\t\t0x00000e45\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_3\t\t\t\t0x00000e46\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_4\t\t\t\t0x00000e47\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_5\t\t\t\t0x00000e48\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_6\t\t\t\t0x00000e49\n\n#define REG_A4XX_VFD_PERFCTR_VFD_SEL_7\t\t\t\t0x00000e4a\n\n#define REG_A4XX_VGT_CL_INITIATOR\t\t\t\t0x000021d0\n\n#define REG_A4XX_VGT_EVENT_INITIATOR\t\t\t\t0x000021d9\n\n#define REG_A4XX_VFD_CONTROL_0\t\t\t\t\t0x00002200\n#define A4XX_VFD_CONTROL_0_TOTALATTRTOVS__MASK\t\t\t0x000000ff\n#define A4XX_VFD_CONTROL_0_TOTALATTRTOVS__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VFD_CONTROL_0_TOTALATTRTOVS(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_0_TOTALATTRTOVS__SHIFT) & A4XX_VFD_CONTROL_0_TOTALATTRTOVS__MASK;\n}\n#define A4XX_VFD_CONTROL_0_BYPASSATTROVS__MASK\t\t\t0x0001fe00\n#define A4XX_VFD_CONTROL_0_BYPASSATTROVS__SHIFT\t\t\t9\nstatic inline uint32_t A4XX_VFD_CONTROL_0_BYPASSATTROVS(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_0_BYPASSATTROVS__SHIFT) & A4XX_VFD_CONTROL_0_BYPASSATTROVS__MASK;\n}\n#define A4XX_VFD_CONTROL_0_STRMDECINSTRCNT__MASK\t\t0x03f00000\n#define A4XX_VFD_CONTROL_0_STRMDECINSTRCNT__SHIFT\t\t20\nstatic inline uint32_t A4XX_VFD_CONTROL_0_STRMDECINSTRCNT(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_0_STRMDECINSTRCNT__SHIFT) & A4XX_VFD_CONTROL_0_STRMDECINSTRCNT__MASK;\n}\n#define A4XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__MASK\t\t0xfc000000\n#define A4XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__SHIFT\t\t26\nstatic inline uint32_t A4XX_VFD_CONTROL_0_STRMFETCHINSTRCNT(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__SHIFT) & A4XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__MASK;\n}\n\n#define REG_A4XX_VFD_CONTROL_1\t\t\t\t\t0x00002201\n#define A4XX_VFD_CONTROL_1_MAXSTORAGE__MASK\t\t\t0x0000ffff\n#define A4XX_VFD_CONTROL_1_MAXSTORAGE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VFD_CONTROL_1_MAXSTORAGE(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_1_MAXSTORAGE__SHIFT) & A4XX_VFD_CONTROL_1_MAXSTORAGE__MASK;\n}\n#define A4XX_VFD_CONTROL_1_REGID4VTX__MASK\t\t\t0x00ff0000\n#define A4XX_VFD_CONTROL_1_REGID4VTX__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_VFD_CONTROL_1_REGID4VTX(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_1_REGID4VTX__SHIFT) & A4XX_VFD_CONTROL_1_REGID4VTX__MASK;\n}\n#define A4XX_VFD_CONTROL_1_REGID4INST__MASK\t\t\t0xff000000\n#define A4XX_VFD_CONTROL_1_REGID4INST__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_VFD_CONTROL_1_REGID4INST(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_1_REGID4INST__SHIFT) & A4XX_VFD_CONTROL_1_REGID4INST__MASK;\n}\n\n#define REG_A4XX_VFD_CONTROL_2\t\t\t\t\t0x00002202\n\n#define REG_A4XX_VFD_CONTROL_3\t\t\t\t\t0x00002203\n#define A4XX_VFD_CONTROL_3_REGID_VTXCNT__MASK\t\t\t0x0000ff00\n#define A4XX_VFD_CONTROL_3_REGID_VTXCNT__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_VFD_CONTROL_3_REGID_VTXCNT(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_3_REGID_VTXCNT__SHIFT) & A4XX_VFD_CONTROL_3_REGID_VTXCNT__MASK;\n}\n#define A4XX_VFD_CONTROL_3_REGID_TESSX__MASK\t\t\t0x00ff0000\n#define A4XX_VFD_CONTROL_3_REGID_TESSX__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_VFD_CONTROL_3_REGID_TESSX(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_3_REGID_TESSX__SHIFT) & A4XX_VFD_CONTROL_3_REGID_TESSX__MASK;\n}\n#define A4XX_VFD_CONTROL_3_REGID_TESSY__MASK\t\t\t0xff000000\n#define A4XX_VFD_CONTROL_3_REGID_TESSY__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_VFD_CONTROL_3_REGID_TESSY(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_CONTROL_3_REGID_TESSY__SHIFT) & A4XX_VFD_CONTROL_3_REGID_TESSY__MASK;\n}\n\n#define REG_A4XX_VFD_CONTROL_4\t\t\t\t\t0x00002204\n\n#define REG_A4XX_VFD_INDEX_OFFSET\t\t\t\t0x00002208\n\nstatic inline uint32_t REG_A4XX_VFD_FETCH(uint32_t i0) { return 0x0000220a + 0x4*i0; }\n\nstatic inline uint32_t REG_A4XX_VFD_FETCH_INSTR_0(uint32_t i0) { return 0x0000220a + 0x4*i0; }\n#define A4XX_VFD_FETCH_INSTR_0_FETCHSIZE__MASK\t\t\t0x0000007f\n#define A4XX_VFD_FETCH_INSTR_0_FETCHSIZE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VFD_FETCH_INSTR_0_FETCHSIZE(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_FETCH_INSTR_0_FETCHSIZE__SHIFT) & A4XX_VFD_FETCH_INSTR_0_FETCHSIZE__MASK;\n}\n#define A4XX_VFD_FETCH_INSTR_0_BUFSTRIDE__MASK\t\t\t0x0001ff80\n#define A4XX_VFD_FETCH_INSTR_0_BUFSTRIDE__SHIFT\t\t\t7\nstatic inline uint32_t A4XX_VFD_FETCH_INSTR_0_BUFSTRIDE(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_FETCH_INSTR_0_BUFSTRIDE__SHIFT) & A4XX_VFD_FETCH_INSTR_0_BUFSTRIDE__MASK;\n}\n#define A4XX_VFD_FETCH_INSTR_0_SWITCHNEXT\t\t\t0x00080000\n#define A4XX_VFD_FETCH_INSTR_0_INSTANCED\t\t\t0x00100000\n\nstatic inline uint32_t REG_A4XX_VFD_FETCH_INSTR_1(uint32_t i0) { return 0x0000220b + 0x4*i0; }\n\nstatic inline uint32_t REG_A4XX_VFD_FETCH_INSTR_2(uint32_t i0) { return 0x0000220c + 0x4*i0; }\n#define A4XX_VFD_FETCH_INSTR_2_SIZE__MASK\t\t\t0xffffffff\n#define A4XX_VFD_FETCH_INSTR_2_SIZE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VFD_FETCH_INSTR_2_SIZE(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_FETCH_INSTR_2_SIZE__SHIFT) & A4XX_VFD_FETCH_INSTR_2_SIZE__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_VFD_FETCH_INSTR_3(uint32_t i0) { return 0x0000220d + 0x4*i0; }\n#define A4XX_VFD_FETCH_INSTR_3_STEPRATE__MASK\t\t\t0x000001ff\n#define A4XX_VFD_FETCH_INSTR_3_STEPRATE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VFD_FETCH_INSTR_3_STEPRATE(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_FETCH_INSTR_3_STEPRATE__SHIFT) & A4XX_VFD_FETCH_INSTR_3_STEPRATE__MASK;\n}\n\nstatic inline uint32_t REG_A4XX_VFD_DECODE(uint32_t i0) { return 0x0000228a + 0x1*i0; }\n\nstatic inline uint32_t REG_A4XX_VFD_DECODE_INSTR(uint32_t i0) { return 0x0000228a + 0x1*i0; }\n#define A4XX_VFD_DECODE_INSTR_WRITEMASK__MASK\t\t\t0x0000000f\n#define A4XX_VFD_DECODE_INSTR_WRITEMASK__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_VFD_DECODE_INSTR_WRITEMASK(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_DECODE_INSTR_WRITEMASK__SHIFT) & A4XX_VFD_DECODE_INSTR_WRITEMASK__MASK;\n}\n#define A4XX_VFD_DECODE_INSTR_CONSTFILL\t\t\t\t0x00000010\n#define A4XX_VFD_DECODE_INSTR_FORMAT__MASK\t\t\t0x00000fc0\n#define A4XX_VFD_DECODE_INSTR_FORMAT__SHIFT\t\t\t6\nstatic inline uint32_t A4XX_VFD_DECODE_INSTR_FORMAT(enum a4xx_vtx_fmt val)\n{\n\treturn ((val) << A4XX_VFD_DECODE_INSTR_FORMAT__SHIFT) & A4XX_VFD_DECODE_INSTR_FORMAT__MASK;\n}\n#define A4XX_VFD_DECODE_INSTR_REGID__MASK\t\t\t0x000ff000\n#define A4XX_VFD_DECODE_INSTR_REGID__SHIFT\t\t\t12\nstatic inline uint32_t A4XX_VFD_DECODE_INSTR_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_DECODE_INSTR_REGID__SHIFT) & A4XX_VFD_DECODE_INSTR_REGID__MASK;\n}\n#define A4XX_VFD_DECODE_INSTR_INT\t\t\t\t0x00100000\n#define A4XX_VFD_DECODE_INSTR_SWAP__MASK\t\t\t0x00c00000\n#define A4XX_VFD_DECODE_INSTR_SWAP__SHIFT\t\t\t22\nstatic inline uint32_t A4XX_VFD_DECODE_INSTR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A4XX_VFD_DECODE_INSTR_SWAP__SHIFT) & A4XX_VFD_DECODE_INSTR_SWAP__MASK;\n}\n#define A4XX_VFD_DECODE_INSTR_SHIFTCNT__MASK\t\t\t0x1f000000\n#define A4XX_VFD_DECODE_INSTR_SHIFTCNT__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_VFD_DECODE_INSTR_SHIFTCNT(uint32_t val)\n{\n\treturn ((val) << A4XX_VFD_DECODE_INSTR_SHIFTCNT__SHIFT) & A4XX_VFD_DECODE_INSTR_SHIFTCNT__MASK;\n}\n#define A4XX_VFD_DECODE_INSTR_LASTCOMPVALID\t\t\t0x20000000\n#define A4XX_VFD_DECODE_INSTR_SWITCHNEXT\t\t\t0x40000000\n\n#define REG_A4XX_TPL1_DEBUG_ECO_CONTROL\t\t\t\t0x00000f00\n\n#define REG_A4XX_TPL1_TP_MODE_CONTROL\t\t\t\t0x00000f03\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_0\t\t\t\t0x00000f04\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_1\t\t\t\t0x00000f05\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_2\t\t\t\t0x00000f06\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_3\t\t\t\t0x00000f07\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_4\t\t\t\t0x00000f08\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_5\t\t\t\t0x00000f09\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_6\t\t\t\t0x00000f0a\n\n#define REG_A4XX_TPL1_PERFCTR_TP_SEL_7\t\t\t\t0x00000f0b\n\n#define REG_A4XX_TPL1_TP_TEX_OFFSET\t\t\t\t0x00002380\n\n#define REG_A4XX_TPL1_TP_TEX_COUNT\t\t\t\t0x00002381\n#define A4XX_TPL1_TP_TEX_COUNT_VS__MASK\t\t\t\t0x000000ff\n#define A4XX_TPL1_TP_TEX_COUNT_VS__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_TPL1_TP_TEX_COUNT_VS(uint32_t val)\n{\n\treturn ((val) << A4XX_TPL1_TP_TEX_COUNT_VS__SHIFT) & A4XX_TPL1_TP_TEX_COUNT_VS__MASK;\n}\n#define A4XX_TPL1_TP_TEX_COUNT_HS__MASK\t\t\t\t0x0000ff00\n#define A4XX_TPL1_TP_TEX_COUNT_HS__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_TPL1_TP_TEX_COUNT_HS(uint32_t val)\n{\n\treturn ((val) << A4XX_TPL1_TP_TEX_COUNT_HS__SHIFT) & A4XX_TPL1_TP_TEX_COUNT_HS__MASK;\n}\n#define A4XX_TPL1_TP_TEX_COUNT_DS__MASK\t\t\t\t0x00ff0000\n#define A4XX_TPL1_TP_TEX_COUNT_DS__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_TPL1_TP_TEX_COUNT_DS(uint32_t val)\n{\n\treturn ((val) << A4XX_TPL1_TP_TEX_COUNT_DS__SHIFT) & A4XX_TPL1_TP_TEX_COUNT_DS__MASK;\n}\n#define A4XX_TPL1_TP_TEX_COUNT_GS__MASK\t\t\t\t0xff000000\n#define A4XX_TPL1_TP_TEX_COUNT_GS__SHIFT\t\t\t24\nstatic inline uint32_t A4XX_TPL1_TP_TEX_COUNT_GS(uint32_t val)\n{\n\treturn ((val) << A4XX_TPL1_TP_TEX_COUNT_GS__SHIFT) & A4XX_TPL1_TP_TEX_COUNT_GS__MASK;\n}\n\n#define REG_A4XX_TPL1_TP_VS_BORDER_COLOR_BASE_ADDR\t\t0x00002384\n\n#define REG_A4XX_TPL1_TP_HS_BORDER_COLOR_BASE_ADDR\t\t0x00002387\n\n#define REG_A4XX_TPL1_TP_DS_BORDER_COLOR_BASE_ADDR\t\t0x0000238a\n\n#define REG_A4XX_TPL1_TP_GS_BORDER_COLOR_BASE_ADDR\t\t0x0000238d\n\n#define REG_A4XX_TPL1_TP_FS_TEX_COUNT\t\t\t\t0x000023a0\n#define A4XX_TPL1_TP_FS_TEX_COUNT_FS__MASK\t\t\t0x000000ff\n#define A4XX_TPL1_TP_FS_TEX_COUNT_FS__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_TPL1_TP_FS_TEX_COUNT_FS(uint32_t val)\n{\n\treturn ((val) << A4XX_TPL1_TP_FS_TEX_COUNT_FS__SHIFT) & A4XX_TPL1_TP_FS_TEX_COUNT_FS__MASK;\n}\n#define A4XX_TPL1_TP_FS_TEX_COUNT_CS__MASK\t\t\t0x0000ff00\n#define A4XX_TPL1_TP_FS_TEX_COUNT_CS__SHIFT\t\t\t8\nstatic inline uint32_t A4XX_TPL1_TP_FS_TEX_COUNT_CS(uint32_t val)\n{\n\treturn ((val) << A4XX_TPL1_TP_FS_TEX_COUNT_CS__SHIFT) & A4XX_TPL1_TP_FS_TEX_COUNT_CS__MASK;\n}\n\n#define REG_A4XX_TPL1_TP_FS_BORDER_COLOR_BASE_ADDR\t\t0x000023a1\n\n#define REG_A4XX_TPL1_TP_CS_BORDER_COLOR_BASE_ADDR\t\t0x000023a4\n\n#define REG_A4XX_TPL1_TP_CS_SAMPLER_BASE_ADDR\t\t\t0x000023a5\n\n#define REG_A4XX_TPL1_TP_CS_TEXMEMOBJ_BASE_ADDR\t\t\t0x000023a6\n\n#define REG_A4XX_GRAS_TSE_STATUS\t\t\t\t0x00000c80\n\n#define REG_A4XX_GRAS_DEBUG_ECO_CONTROL\t\t\t\t0x00000c81\n\n#define REG_A4XX_GRAS_PERFCTR_TSE_SEL_0\t\t\t\t0x00000c88\n\n#define REG_A4XX_GRAS_PERFCTR_TSE_SEL_1\t\t\t\t0x00000c89\n\n#define REG_A4XX_GRAS_PERFCTR_TSE_SEL_2\t\t\t\t0x00000c8a\n\n#define REG_A4XX_GRAS_PERFCTR_TSE_SEL_3\t\t\t\t0x00000c8b\n\n#define REG_A4XX_GRAS_PERFCTR_RAS_SEL_0\t\t\t\t0x00000c8c\n\n#define REG_A4XX_GRAS_PERFCTR_RAS_SEL_1\t\t\t\t0x00000c8d\n\n#define REG_A4XX_GRAS_PERFCTR_RAS_SEL_2\t\t\t\t0x00000c8e\n\n#define REG_A4XX_GRAS_PERFCTR_RAS_SEL_3\t\t\t\t0x00000c8f\n\n#define REG_A4XX_GRAS_CL_CLIP_CNTL\t\t\t\t0x00002000\n#define A4XX_GRAS_CL_CLIP_CNTL_CLIP_DISABLE\t\t\t0x00008000\n#define A4XX_GRAS_CL_CLIP_CNTL_ZNEAR_CLIP_DISABLE\t\t0x00010000\n#define A4XX_GRAS_CL_CLIP_CNTL_ZFAR_CLIP_DISABLE\t\t0x00020000\n#define A4XX_GRAS_CL_CLIP_CNTL_ZERO_GB_SCALE_Z\t\t\t0x00400000\n\n#define REG_A4XX_GRAS_CNTL\t\t\t\t\t0x00002003\n#define A4XX_GRAS_CNTL_IJ_PERSP\t\t\t\t\t0x00000001\n#define A4XX_GRAS_CNTL_IJ_LINEAR\t\t\t\t0x00000002\n\n#define REG_A4XX_GRAS_CL_GB_CLIP_ADJ\t\t\t\t0x00002004\n#define A4XX_GRAS_CL_GB_CLIP_ADJ_HORZ__MASK\t\t\t0x000003ff\n#define A4XX_GRAS_CL_GB_CLIP_ADJ_HORZ__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_GB_CLIP_ADJ_HORZ(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_CL_GB_CLIP_ADJ_HORZ__SHIFT) & A4XX_GRAS_CL_GB_CLIP_ADJ_HORZ__MASK;\n}\n#define A4XX_GRAS_CL_GB_CLIP_ADJ_VERT__MASK\t\t\t0x000ffc00\n#define A4XX_GRAS_CL_GB_CLIP_ADJ_VERT__SHIFT\t\t\t10\nstatic inline uint32_t A4XX_GRAS_CL_GB_CLIP_ADJ_VERT(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_CL_GB_CLIP_ADJ_VERT__SHIFT) & A4XX_GRAS_CL_GB_CLIP_ADJ_VERT__MASK;\n}\n\n#define REG_A4XX_GRAS_CL_VPORT_XOFFSET_0\t\t\t0x00002008\n#define A4XX_GRAS_CL_VPORT_XOFFSET_0__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_VPORT_XOFFSET_0(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT) & A4XX_GRAS_CL_VPORT_XOFFSET_0__MASK;\n}\n\n#define REG_A4XX_GRAS_CL_VPORT_XSCALE_0\t\t\t\t0x00002009\n#define A4XX_GRAS_CL_VPORT_XSCALE_0__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_CL_VPORT_XSCALE_0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_VPORT_XSCALE_0(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_CL_VPORT_XSCALE_0__SHIFT) & A4XX_GRAS_CL_VPORT_XSCALE_0__MASK;\n}\n\n#define REG_A4XX_GRAS_CL_VPORT_YOFFSET_0\t\t\t0x0000200a\n#define A4XX_GRAS_CL_VPORT_YOFFSET_0__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_VPORT_YOFFSET_0(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT) & A4XX_GRAS_CL_VPORT_YOFFSET_0__MASK;\n}\n\n#define REG_A4XX_GRAS_CL_VPORT_YSCALE_0\t\t\t\t0x0000200b\n#define A4XX_GRAS_CL_VPORT_YSCALE_0__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_CL_VPORT_YSCALE_0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_VPORT_YSCALE_0(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_CL_VPORT_YSCALE_0__SHIFT) & A4XX_GRAS_CL_VPORT_YSCALE_0__MASK;\n}\n\n#define REG_A4XX_GRAS_CL_VPORT_ZOFFSET_0\t\t\t0x0000200c\n#define A4XX_GRAS_CL_VPORT_ZOFFSET_0__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_VPORT_ZOFFSET_0(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT) & A4XX_GRAS_CL_VPORT_ZOFFSET_0__MASK;\n}\n\n#define REG_A4XX_GRAS_CL_VPORT_ZSCALE_0\t\t\t\t0x0000200d\n#define A4XX_GRAS_CL_VPORT_ZSCALE_0__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_CL_VPORT_ZSCALE_0(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT) & A4XX_GRAS_CL_VPORT_ZSCALE_0__MASK;\n}\n\n#define REG_A4XX_GRAS_SU_POINT_MINMAX\t\t\t\t0x00002070\n#define A4XX_GRAS_SU_POINT_MINMAX_MIN__MASK\t\t\t0x0000ffff\n#define A4XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SU_POINT_MINMAX_MIN(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A4XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT) & A4XX_GRAS_SU_POINT_MINMAX_MIN__MASK;\n}\n#define A4XX_GRAS_SU_POINT_MINMAX_MAX__MASK\t\t\t0xffff0000\n#define A4XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SU_POINT_MINMAX_MAX(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A4XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT) & A4XX_GRAS_SU_POINT_MINMAX_MAX__MASK;\n}\n\n#define REG_A4XX_GRAS_SU_POINT_SIZE\t\t\t\t0x00002071\n#define A4XX_GRAS_SU_POINT_SIZE__MASK\t\t\t\t0xffffffff\n#define A4XX_GRAS_SU_POINT_SIZE__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SU_POINT_SIZE(float val)\n{\n\treturn ((((int32_t)(val * 16.0))) << A4XX_GRAS_SU_POINT_SIZE__SHIFT) & A4XX_GRAS_SU_POINT_SIZE__MASK;\n}\n\n#define REG_A4XX_GRAS_ALPHA_CONTROL\t\t\t\t0x00002073\n#define A4XX_GRAS_ALPHA_CONTROL_ALPHA_TEST_ENABLE\t\t0x00000004\n#define A4XX_GRAS_ALPHA_CONTROL_FORCE_FRAGZ_TO_FS\t\t0x00000008\n\n#define REG_A4XX_GRAS_SU_POLY_OFFSET_SCALE\t\t\t0x00002074\n#define A4XX_GRAS_SU_POLY_OFFSET_SCALE__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SU_POLY_OFFSET_SCALE(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT) & A4XX_GRAS_SU_POLY_OFFSET_SCALE__MASK;\n}\n\n#define REG_A4XX_GRAS_SU_POLY_OFFSET_OFFSET\t\t\t0x00002075\n#define A4XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SU_POLY_OFFSET_OFFSET(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT) & A4XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A4XX_GRAS_SU_POLY_OFFSET_CLAMP\t\t\t0x00002076\n#define A4XX_GRAS_SU_POLY_OFFSET_CLAMP__MASK\t\t\t0xffffffff\n#define A4XX_GRAS_SU_POLY_OFFSET_CLAMP__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SU_POLY_OFFSET_CLAMP(float val)\n{\n\treturn ((fui(val)) << A4XX_GRAS_SU_POLY_OFFSET_CLAMP__SHIFT) & A4XX_GRAS_SU_POLY_OFFSET_CLAMP__MASK;\n}\n\n#define REG_A4XX_GRAS_DEPTH_CONTROL\t\t\t\t0x00002077\n#define A4XX_GRAS_DEPTH_CONTROL_FORMAT__MASK\t\t\t0x00000003\n#define A4XX_GRAS_DEPTH_CONTROL_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_DEPTH_CONTROL_FORMAT(enum a4xx_depth_format val)\n{\n\treturn ((val) << A4XX_GRAS_DEPTH_CONTROL_FORMAT__SHIFT) & A4XX_GRAS_DEPTH_CONTROL_FORMAT__MASK;\n}\n\n#define REG_A4XX_GRAS_SU_MODE_CONTROL\t\t\t\t0x00002078\n#define A4XX_GRAS_SU_MODE_CONTROL_CULL_FRONT\t\t\t0x00000001\n#define A4XX_GRAS_SU_MODE_CONTROL_CULL_BACK\t\t\t0x00000002\n#define A4XX_GRAS_SU_MODE_CONTROL_FRONT_CW\t\t\t0x00000004\n#define A4XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__MASK\t\t0x000007f8\n#define A4XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__SHIFT\t\t3\nstatic inline uint32_t A4XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH(float val)\n{\n\treturn ((((int32_t)(val * 4.0))) << A4XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__SHIFT) & A4XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__MASK;\n}\n#define A4XX_GRAS_SU_MODE_CONTROL_POLY_OFFSET\t\t\t0x00000800\n#define A4XX_GRAS_SU_MODE_CONTROL_MSAA_ENABLE\t\t\t0x00002000\n#define A4XX_GRAS_SU_MODE_CONTROL_RENDERING_PASS\t\t0x00100000\n\n#define REG_A4XX_GRAS_SC_CONTROL\t\t\t\t0x0000207b\n#define A4XX_GRAS_SC_CONTROL_RENDER_MODE__MASK\t\t\t0x0000000c\n#define A4XX_GRAS_SC_CONTROL_RENDER_MODE__SHIFT\t\t\t2\nstatic inline uint32_t A4XX_GRAS_SC_CONTROL_RENDER_MODE(enum a3xx_render_mode val)\n{\n\treturn ((val) << A4XX_GRAS_SC_CONTROL_RENDER_MODE__SHIFT) & A4XX_GRAS_SC_CONTROL_RENDER_MODE__MASK;\n}\n#define A4XX_GRAS_SC_CONTROL_MSAA_SAMPLES__MASK\t\t\t0x00000380\n#define A4XX_GRAS_SC_CONTROL_MSAA_SAMPLES__SHIFT\t\t7\nstatic inline uint32_t A4XX_GRAS_SC_CONTROL_MSAA_SAMPLES(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_CONTROL_MSAA_SAMPLES__SHIFT) & A4XX_GRAS_SC_CONTROL_MSAA_SAMPLES__MASK;\n}\n#define A4XX_GRAS_SC_CONTROL_MSAA_DISABLE\t\t\t0x00000800\n#define A4XX_GRAS_SC_CONTROL_RASTER_MODE__MASK\t\t\t0x0000f000\n#define A4XX_GRAS_SC_CONTROL_RASTER_MODE__SHIFT\t\t\t12\nstatic inline uint32_t A4XX_GRAS_SC_CONTROL_RASTER_MODE(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_CONTROL_RASTER_MODE__SHIFT) & A4XX_GRAS_SC_CONTROL_RASTER_MODE__MASK;\n}\n\n#define REG_A4XX_GRAS_SC_SCREEN_SCISSOR_TL\t\t\t0x0000207c\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SC_SCREEN_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_SCREEN_SCISSOR_TL_X__SHIFT) & A4XX_GRAS_SC_SCREEN_SCISSOR_TL_X__MASK;\n}\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__SHIFT) & A4XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A4XX_GRAS_SC_SCREEN_SCISSOR_BR\t\t\t0x0000207d\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SC_SCREEN_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_SCREEN_SCISSOR_BR_X__SHIFT) & A4XX_GRAS_SC_SCREEN_SCISSOR_BR_X__MASK;\n}\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A4XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__SHIFT) & A4XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A4XX_GRAS_SC_WINDOW_SCISSOR_BR\t\t\t0x0000209c\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SC_WINDOW_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A4XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK;\n}\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A4XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A4XX_GRAS_SC_WINDOW_SCISSOR_TL\t\t\t0x0000209d\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SC_WINDOW_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A4XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK;\n}\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A4XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A4XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A4XX_GRAS_SC_EXTENT_WINDOW_BR\t\t\t0x0000209e\n#define A4XX_GRAS_SC_EXTENT_WINDOW_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A4XX_GRAS_SC_EXTENT_WINDOW_BR_X__MASK\t\t\t0x00007fff\n#define A4XX_GRAS_SC_EXTENT_WINDOW_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SC_EXTENT_WINDOW_BR_X(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_EXTENT_WINDOW_BR_X__SHIFT) & A4XX_GRAS_SC_EXTENT_WINDOW_BR_X__MASK;\n}\n#define A4XX_GRAS_SC_EXTENT_WINDOW_BR_Y__MASK\t\t\t0x7fff0000\n#define A4XX_GRAS_SC_EXTENT_WINDOW_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SC_EXTENT_WINDOW_BR_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_EXTENT_WINDOW_BR_Y__SHIFT) & A4XX_GRAS_SC_EXTENT_WINDOW_BR_Y__MASK;\n}\n\n#define REG_A4XX_GRAS_SC_EXTENT_WINDOW_TL\t\t\t0x0000209f\n#define A4XX_GRAS_SC_EXTENT_WINDOW_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A4XX_GRAS_SC_EXTENT_WINDOW_TL_X__MASK\t\t\t0x00007fff\n#define A4XX_GRAS_SC_EXTENT_WINDOW_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_GRAS_SC_EXTENT_WINDOW_TL_X(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_EXTENT_WINDOW_TL_X__SHIFT) & A4XX_GRAS_SC_EXTENT_WINDOW_TL_X__MASK;\n}\n#define A4XX_GRAS_SC_EXTENT_WINDOW_TL_Y__MASK\t\t\t0x7fff0000\n#define A4XX_GRAS_SC_EXTENT_WINDOW_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_GRAS_SC_EXTENT_WINDOW_TL_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_GRAS_SC_EXTENT_WINDOW_TL_Y__SHIFT) & A4XX_GRAS_SC_EXTENT_WINDOW_TL_Y__MASK;\n}\n\n#define REG_A4XX_UCHE_CACHE_MODE_CONTROL\t\t\t0x00000e80\n\n#define REG_A4XX_UCHE_TRAP_BASE_LO\t\t\t\t0x00000e83\n\n#define REG_A4XX_UCHE_TRAP_BASE_HI\t\t\t\t0x00000e84\n\n#define REG_A4XX_UCHE_CACHE_STATUS\t\t\t\t0x00000e88\n\n#define REG_A4XX_UCHE_INVALIDATE0\t\t\t\t0x00000e8a\n\n#define REG_A4XX_UCHE_INVALIDATE1\t\t\t\t0x00000e8b\n\n#define REG_A4XX_UCHE_CACHE_WAYS_VFD\t\t\t\t0x00000e8c\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_0\t\t\t0x00000e8e\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_1\t\t\t0x00000e8f\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_2\t\t\t0x00000e90\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_3\t\t\t0x00000e91\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_4\t\t\t0x00000e92\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_5\t\t\t0x00000e93\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_6\t\t\t0x00000e94\n\n#define REG_A4XX_UCHE_PERFCTR_UCHE_SEL_7\t\t\t0x00000e95\n\n#define REG_A4XX_HLSQ_TIMEOUT_THRESHOLD\t\t\t\t0x00000e00\n\n#define REG_A4XX_HLSQ_DEBUG_ECO_CONTROL\t\t\t\t0x00000e04\n\n#define REG_A4XX_HLSQ_MODE_CONTROL\t\t\t\t0x00000e05\n\n#define REG_A4XX_HLSQ_PERF_PIPE_MASK\t\t\t\t0x00000e0e\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_0\t\t\t0x00000e06\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_1\t\t\t0x00000e07\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_2\t\t\t0x00000e08\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_3\t\t\t0x00000e09\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_4\t\t\t0x00000e0a\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_5\t\t\t0x00000e0b\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_6\t\t\t0x00000e0c\n\n#define REG_A4XX_HLSQ_PERFCTR_HLSQ_SEL_7\t\t\t0x00000e0d\n\n#define REG_A4XX_HLSQ_CONTROL_0_REG\t\t\t\t0x000023c0\n#define A4XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK\t\t0x00000010\n#define A4XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT\t\t4\nstatic inline uint32_t A4XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT) & A4XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK;\n}\n#define A4XX_HLSQ_CONTROL_0_REG_FSSUPERTHREADENABLE\t\t0x00000040\n#define A4XX_HLSQ_CONTROL_0_REG_SPSHADERRESTART\t\t\t0x00000200\n#define A4XX_HLSQ_CONTROL_0_REG_RESERVED2\t\t\t0x00000400\n#define A4XX_HLSQ_CONTROL_0_REG_CHUNKDISABLE\t\t\t0x04000000\n#define A4XX_HLSQ_CONTROL_0_REG_CONSTMODE__MASK\t\t\t0x08000000\n#define A4XX_HLSQ_CONTROL_0_REG_CONSTMODE__SHIFT\t\t27\nstatic inline uint32_t A4XX_HLSQ_CONTROL_0_REG_CONSTMODE(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_0_REG_CONSTMODE__SHIFT) & A4XX_HLSQ_CONTROL_0_REG_CONSTMODE__MASK;\n}\n#define A4XX_HLSQ_CONTROL_0_REG_LAZYUPDATEDISABLE\t\t0x10000000\n#define A4XX_HLSQ_CONTROL_0_REG_SPCONSTFULLUPDATE\t\t0x20000000\n#define A4XX_HLSQ_CONTROL_0_REG_TPFULLUPDATE\t\t\t0x40000000\n#define A4XX_HLSQ_CONTROL_0_REG_SINGLECONTEXT\t\t\t0x80000000\n\n#define REG_A4XX_HLSQ_CONTROL_1_REG\t\t\t\t0x000023c1\n#define A4XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__MASK\t\t0x00000040\n#define A4XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__SHIFT\t\t6\nstatic inline uint32_t A4XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__SHIFT) & A4XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__MASK;\n}\n#define A4XX_HLSQ_CONTROL_1_REG_VSSUPERTHREADENABLE\t\t0x00000100\n#define A4XX_HLSQ_CONTROL_1_REG_RESERVED1\t\t\t0x00000200\n#define A4XX_HLSQ_CONTROL_1_REG_COORDREGID__MASK\t\t0x00ff0000\n#define A4XX_HLSQ_CONTROL_1_REG_COORDREGID__SHIFT\t\t16\nstatic inline uint32_t A4XX_HLSQ_CONTROL_1_REG_COORDREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_1_REG_COORDREGID__SHIFT) & A4XX_HLSQ_CONTROL_1_REG_COORDREGID__MASK;\n}\n#define A4XX_HLSQ_CONTROL_1_REG_ZWCOORDREGID__MASK\t\t0xff000000\n#define A4XX_HLSQ_CONTROL_1_REG_ZWCOORDREGID__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_CONTROL_1_REG_ZWCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_1_REG_ZWCOORDREGID__SHIFT) & A4XX_HLSQ_CONTROL_1_REG_ZWCOORDREGID__MASK;\n}\n\n#define REG_A4XX_HLSQ_CONTROL_2_REG\t\t\t\t0x000023c2\n#define A4XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__MASK\t0xfc000000\n#define A4XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__SHIFT\t26\nstatic inline uint32_t A4XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__SHIFT) & A4XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__MASK;\n}\n#define A4XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK\t\t\t0x000003fc\n#define A4XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT\t\t2\nstatic inline uint32_t A4XX_HLSQ_CONTROL_2_REG_FACEREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT) & A4XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK;\n}\n#define A4XX_HLSQ_CONTROL_2_REG_SAMPLEID_REGID__MASK\t\t0x0003fc00\n#define A4XX_HLSQ_CONTROL_2_REG_SAMPLEID_REGID__SHIFT\t\t10\nstatic inline uint32_t A4XX_HLSQ_CONTROL_2_REG_SAMPLEID_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_2_REG_SAMPLEID_REGID__SHIFT) & A4XX_HLSQ_CONTROL_2_REG_SAMPLEID_REGID__MASK;\n}\n#define A4XX_HLSQ_CONTROL_2_REG_SAMPLEMASK_REGID__MASK\t\t0x03fc0000\n#define A4XX_HLSQ_CONTROL_2_REG_SAMPLEMASK_REGID__SHIFT\t\t18\nstatic inline uint32_t A4XX_HLSQ_CONTROL_2_REG_SAMPLEMASK_REGID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_2_REG_SAMPLEMASK_REGID__SHIFT) & A4XX_HLSQ_CONTROL_2_REG_SAMPLEMASK_REGID__MASK;\n}\n\n#define REG_A4XX_HLSQ_CONTROL_3_REG\t\t\t\t0x000023c3\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK\t\t0x000000ff\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT) & A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK;\n}\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK\t\t0x0000ff00\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT\t\t8\nstatic inline uint32_t A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT) & A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK;\n}\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK\t\t0x00ff0000\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT\t16\nstatic inline uint32_t A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT) & A4XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK;\n}\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK\t0xff000000\n#define A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT\t24\nstatic inline uint32_t A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT) & A4XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK;\n}\n\n#define REG_A4XX_HLSQ_CONTROL_4_REG\t\t\t\t0x000023c4\n#define A4XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK\t\t0x000000ff\n#define A4XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT) & A4XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK;\n}\n#define A4XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK\t\t0x0000ff00\n#define A4XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT\t\t8\nstatic inline uint32_t A4XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT) & A4XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK;\n}\n\n#define REG_A4XX_HLSQ_VS_CONTROL_REG\t\t\t\t0x000023c5\n#define A4XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000000ff\n#define A4XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__SHIFT) & A4XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A4XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__MASK\t0x00007f00\n#define A4XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT\t8\nstatic inline uint32_t A4XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_HLSQ_VS_CONTROL_REG_SSBO_ENABLE\t\t\t0x00008000\n#define A4XX_HLSQ_VS_CONTROL_REG_ENABLED\t\t\t0x00010000\n#define A4XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__MASK\t\t0x00fe0000\n#define A4XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__SHIFT\t\t17\nstatic inline uint32_t A4XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A4XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__MASK;\n}\n#define A4XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A4XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__SHIFT) & A4XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A4XX_HLSQ_FS_CONTROL_REG\t\t\t\t0x000023c6\n#define A4XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000000ff\n#define A4XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__SHIFT) & A4XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A4XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__MASK\t0x00007f00\n#define A4XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT\t8\nstatic inline uint32_t A4XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_HLSQ_FS_CONTROL_REG_SSBO_ENABLE\t\t\t0x00008000\n#define A4XX_HLSQ_FS_CONTROL_REG_ENABLED\t\t\t0x00010000\n#define A4XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__MASK\t\t0x00fe0000\n#define A4XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__SHIFT\t\t17\nstatic inline uint32_t A4XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A4XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__MASK;\n}\n#define A4XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A4XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__SHIFT) & A4XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A4XX_HLSQ_HS_CONTROL_REG\t\t\t\t0x000023c7\n#define A4XX_HLSQ_HS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000000ff\n#define A4XX_HLSQ_HS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_HS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_HS_CONTROL_REG_CONSTLENGTH__SHIFT) & A4XX_HLSQ_HS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A4XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__MASK\t0x00007f00\n#define A4XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT\t8\nstatic inline uint32_t A4XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_HLSQ_HS_CONTROL_REG_SSBO_ENABLE\t\t\t0x00008000\n#define A4XX_HLSQ_HS_CONTROL_REG_ENABLED\t\t\t0x00010000\n#define A4XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__MASK\t\t0x00fe0000\n#define A4XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__SHIFT\t\t17\nstatic inline uint32_t A4XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A4XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__MASK;\n}\n#define A4XX_HLSQ_HS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A4XX_HLSQ_HS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_HS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_HS_CONTROL_REG_INSTRLENGTH__SHIFT) & A4XX_HLSQ_HS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A4XX_HLSQ_DS_CONTROL_REG\t\t\t\t0x000023c8\n#define A4XX_HLSQ_DS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000000ff\n#define A4XX_HLSQ_DS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_DS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_DS_CONTROL_REG_CONSTLENGTH__SHIFT) & A4XX_HLSQ_DS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A4XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__MASK\t0x00007f00\n#define A4XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT\t8\nstatic inline uint32_t A4XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_HLSQ_DS_CONTROL_REG_SSBO_ENABLE\t\t\t0x00008000\n#define A4XX_HLSQ_DS_CONTROL_REG_ENABLED\t\t\t0x00010000\n#define A4XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__MASK\t\t0x00fe0000\n#define A4XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__SHIFT\t\t17\nstatic inline uint32_t A4XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A4XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__MASK;\n}\n#define A4XX_HLSQ_DS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A4XX_HLSQ_DS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_DS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_DS_CONTROL_REG_INSTRLENGTH__SHIFT) & A4XX_HLSQ_DS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A4XX_HLSQ_GS_CONTROL_REG\t\t\t\t0x000023c9\n#define A4XX_HLSQ_GS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000000ff\n#define A4XX_HLSQ_GS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_GS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_GS_CONTROL_REG_CONSTLENGTH__SHIFT) & A4XX_HLSQ_GS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A4XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__MASK\t0x00007f00\n#define A4XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT\t8\nstatic inline uint32_t A4XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_HLSQ_GS_CONTROL_REG_SSBO_ENABLE\t\t\t0x00008000\n#define A4XX_HLSQ_GS_CONTROL_REG_ENABLED\t\t\t0x00010000\n#define A4XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__MASK\t\t0x00fe0000\n#define A4XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__SHIFT\t\t17\nstatic inline uint32_t A4XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A4XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__MASK;\n}\n#define A4XX_HLSQ_GS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A4XX_HLSQ_GS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_GS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_GS_CONTROL_REG_INSTRLENGTH__SHIFT) & A4XX_HLSQ_GS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A4XX_HLSQ_CS_CONTROL_REG\t\t\t\t0x000023ca\n#define A4XX_HLSQ_CS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000000ff\n#define A4XX_HLSQ_CS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CS_CONTROL_REG_CONSTLENGTH__SHIFT) & A4XX_HLSQ_CS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A4XX_HLSQ_CS_CONTROL_REG_CONSTOBJECTOFFSET__MASK\t0x00007f00\n#define A4XX_HLSQ_CS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT\t8\nstatic inline uint32_t A4XX_HLSQ_CS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A4XX_HLSQ_CS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A4XX_HLSQ_CS_CONTROL_REG_SSBO_ENABLE\t\t\t0x00008000\n#define A4XX_HLSQ_CS_CONTROL_REG_ENABLED\t\t\t0x00010000\n#define A4XX_HLSQ_CS_CONTROL_REG_SHADEROBJOFFSET__MASK\t\t0x00fe0000\n#define A4XX_HLSQ_CS_CONTROL_REG_SHADEROBJOFFSET__SHIFT\t\t17\nstatic inline uint32_t A4XX_HLSQ_CS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A4XX_HLSQ_CS_CONTROL_REG_SHADEROBJOFFSET__MASK;\n}\n#define A4XX_HLSQ_CS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A4XX_HLSQ_CS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_CS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CS_CONTROL_REG_INSTRLENGTH__SHIFT) & A4XX_HLSQ_CS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_0\t\t\t\t0x000023cd\n#define A4XX_HLSQ_CL_NDRANGE_0_KERNELDIM__MASK\t\t\t0x00000003\n#define A4XX_HLSQ_CL_NDRANGE_0_KERNELDIM__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_0_KERNELDIM(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_0_KERNELDIM__SHIFT) & A4XX_HLSQ_CL_NDRANGE_0_KERNELDIM__MASK;\n}\n#define A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEX__MASK\t\t\t0x00000ffc\n#define A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEX__SHIFT\t\t2\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEX(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEX__SHIFT) & A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEX__MASK;\n}\n#define A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEY__MASK\t\t\t0x003ff000\n#define A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEY__SHIFT\t\t12\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEY(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEY__SHIFT) & A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEY__MASK;\n}\n#define A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEZ__MASK\t\t\t0xffc00000\n#define A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEZ__SHIFT\t\t22\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEZ(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEZ__SHIFT) & A4XX_HLSQ_CL_NDRANGE_0_LOCALSIZEZ__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_1\t\t\t\t0x000023ce\n#define A4XX_HLSQ_CL_NDRANGE_1_SIZE_X__MASK\t\t\t0xffffffff\n#define A4XX_HLSQ_CL_NDRANGE_1_SIZE_X__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_1_SIZE_X(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_1_SIZE_X__SHIFT) & A4XX_HLSQ_CL_NDRANGE_1_SIZE_X__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_2\t\t\t\t0x000023cf\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_3\t\t\t\t0x000023d0\n#define A4XX_HLSQ_CL_NDRANGE_3_SIZE_Y__MASK\t\t\t0xffffffff\n#define A4XX_HLSQ_CL_NDRANGE_3_SIZE_Y__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_3_SIZE_Y(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_3_SIZE_Y__SHIFT) & A4XX_HLSQ_CL_NDRANGE_3_SIZE_Y__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_4\t\t\t\t0x000023d1\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_5\t\t\t\t0x000023d2\n#define A4XX_HLSQ_CL_NDRANGE_5_SIZE_Z__MASK\t\t\t0xffffffff\n#define A4XX_HLSQ_CL_NDRANGE_5_SIZE_Z__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_NDRANGE_5_SIZE_Z(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_NDRANGE_5_SIZE_Z__SHIFT) & A4XX_HLSQ_CL_NDRANGE_5_SIZE_Z__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_NDRANGE_6\t\t\t\t0x000023d3\n\n#define REG_A4XX_HLSQ_CL_CONTROL_0\t\t\t\t0x000023d4\n#define A4XX_HLSQ_CL_CONTROL_0_WGIDCONSTID__MASK\t\t0x00000fff\n#define A4XX_HLSQ_CL_CONTROL_0_WGIDCONSTID__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_CONTROL_0_WGIDCONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_CONTROL_0_WGIDCONSTID__SHIFT) & A4XX_HLSQ_CL_CONTROL_0_WGIDCONSTID__MASK;\n}\n#define A4XX_HLSQ_CL_CONTROL_0_KERNELDIMCONSTID__MASK\t\t0x00fff000\n#define A4XX_HLSQ_CL_CONTROL_0_KERNELDIMCONSTID__SHIFT\t\t12\nstatic inline uint32_t A4XX_HLSQ_CL_CONTROL_0_KERNELDIMCONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_CONTROL_0_KERNELDIMCONSTID__SHIFT) & A4XX_HLSQ_CL_CONTROL_0_KERNELDIMCONSTID__MASK;\n}\n#define A4XX_HLSQ_CL_CONTROL_0_LOCALIDREGID__MASK\t\t0xff000000\n#define A4XX_HLSQ_CL_CONTROL_0_LOCALIDREGID__SHIFT\t\t24\nstatic inline uint32_t A4XX_HLSQ_CL_CONTROL_0_LOCALIDREGID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_CONTROL_0_LOCALIDREGID__SHIFT) & A4XX_HLSQ_CL_CONTROL_0_LOCALIDREGID__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_CONTROL_1\t\t\t\t0x000023d5\n#define A4XX_HLSQ_CL_CONTROL_1_UNK0CONSTID__MASK\t\t0x00000fff\n#define A4XX_HLSQ_CL_CONTROL_1_UNK0CONSTID__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_CONTROL_1_UNK0CONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_CONTROL_1_UNK0CONSTID__SHIFT) & A4XX_HLSQ_CL_CONTROL_1_UNK0CONSTID__MASK;\n}\n#define A4XX_HLSQ_CL_CONTROL_1_WORKGROUPSIZECONSTID__MASK\t0x00fff000\n#define A4XX_HLSQ_CL_CONTROL_1_WORKGROUPSIZECONSTID__SHIFT\t12\nstatic inline uint32_t A4XX_HLSQ_CL_CONTROL_1_WORKGROUPSIZECONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_CONTROL_1_WORKGROUPSIZECONSTID__SHIFT) & A4XX_HLSQ_CL_CONTROL_1_WORKGROUPSIZECONSTID__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_KERNEL_CONST\t\t\t\t0x000023d6\n#define A4XX_HLSQ_CL_KERNEL_CONST_UNK0CONSTID__MASK\t\t0x00000fff\n#define A4XX_HLSQ_CL_KERNEL_CONST_UNK0CONSTID__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_KERNEL_CONST_UNK0CONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_KERNEL_CONST_UNK0CONSTID__SHIFT) & A4XX_HLSQ_CL_KERNEL_CONST_UNK0CONSTID__MASK;\n}\n#define A4XX_HLSQ_CL_KERNEL_CONST_NUMWGCONSTID__MASK\t\t0x00fff000\n#define A4XX_HLSQ_CL_KERNEL_CONST_NUMWGCONSTID__SHIFT\t\t12\nstatic inline uint32_t A4XX_HLSQ_CL_KERNEL_CONST_NUMWGCONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_KERNEL_CONST_NUMWGCONSTID__SHIFT) & A4XX_HLSQ_CL_KERNEL_CONST_NUMWGCONSTID__MASK;\n}\n\n#define REG_A4XX_HLSQ_CL_KERNEL_GROUP_X\t\t\t\t0x000023d7\n\n#define REG_A4XX_HLSQ_CL_KERNEL_GROUP_Y\t\t\t\t0x000023d8\n\n#define REG_A4XX_HLSQ_CL_KERNEL_GROUP_Z\t\t\t\t0x000023d9\n\n#define REG_A4XX_HLSQ_CL_WG_OFFSET\t\t\t\t0x000023da\n#define A4XX_HLSQ_CL_WG_OFFSET_UNK0CONSTID__MASK\t\t0x00000fff\n#define A4XX_HLSQ_CL_WG_OFFSET_UNK0CONSTID__SHIFT\t\t0\nstatic inline uint32_t A4XX_HLSQ_CL_WG_OFFSET_UNK0CONSTID(uint32_t val)\n{\n\treturn ((val) << A4XX_HLSQ_CL_WG_OFFSET_UNK0CONSTID__SHIFT) & A4XX_HLSQ_CL_WG_OFFSET_UNK0CONSTID__MASK;\n}\n\n#define REG_A4XX_HLSQ_UPDATE_CONTROL\t\t\t\t0x000023db\n\n#define REG_A4XX_PC_BINNING_COMMAND\t\t\t\t0x00000d00\n#define A4XX_PC_BINNING_COMMAND_BINNING_ENABLE\t\t\t0x00000001\n\n#define REG_A4XX_PC_TESSFACTOR_ADDR\t\t\t\t0x00000d08\n\n#define REG_A4XX_PC_DRAWCALL_SETUP_OVERRIDE\t\t\t0x00000d0c\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_0\t\t\t\t0x00000d10\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_1\t\t\t\t0x00000d11\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_2\t\t\t\t0x00000d12\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_3\t\t\t\t0x00000d13\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_4\t\t\t\t0x00000d14\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_5\t\t\t\t0x00000d15\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_6\t\t\t\t0x00000d16\n\n#define REG_A4XX_PC_PERFCTR_PC_SEL_7\t\t\t\t0x00000d17\n\n#define REG_A4XX_PC_BIN_BASE\t\t\t\t\t0x000021c0\n\n#define REG_A4XX_PC_VSTREAM_CONTROL\t\t\t\t0x000021c2\n#define A4XX_PC_VSTREAM_CONTROL_SIZE__MASK\t\t\t0x003f0000\n#define A4XX_PC_VSTREAM_CONTROL_SIZE__SHIFT\t\t\t16\nstatic inline uint32_t A4XX_PC_VSTREAM_CONTROL_SIZE(uint32_t val)\n{\n\treturn ((val) << A4XX_PC_VSTREAM_CONTROL_SIZE__SHIFT) & A4XX_PC_VSTREAM_CONTROL_SIZE__MASK;\n}\n#define A4XX_PC_VSTREAM_CONTROL_N__MASK\t\t\t\t0x07c00000\n#define A4XX_PC_VSTREAM_CONTROL_N__SHIFT\t\t\t22\nstatic inline uint32_t A4XX_PC_VSTREAM_CONTROL_N(uint32_t val)\n{\n\treturn ((val) << A4XX_PC_VSTREAM_CONTROL_N__SHIFT) & A4XX_PC_VSTREAM_CONTROL_N__MASK;\n}\n\n#define REG_A4XX_PC_PRIM_VTX_CNTL\t\t\t\t0x000021c4\n#define A4XX_PC_PRIM_VTX_CNTL_VAROUT__MASK\t\t\t0x0000000f\n#define A4XX_PC_PRIM_VTX_CNTL_VAROUT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_PC_PRIM_VTX_CNTL_VAROUT(uint32_t val)\n{\n\treturn ((val) << A4XX_PC_PRIM_VTX_CNTL_VAROUT__SHIFT) & A4XX_PC_PRIM_VTX_CNTL_VAROUT__MASK;\n}\n#define A4XX_PC_PRIM_VTX_CNTL_PRIMITIVE_RESTART\t\t\t0x00100000\n#define A4XX_PC_PRIM_VTX_CNTL_PROVOKING_VTX_LAST\t\t0x02000000\n#define A4XX_PC_PRIM_VTX_CNTL_PSIZE\t\t\t\t0x04000000\n\n#define REG_A4XX_PC_PRIM_VTX_CNTL2\t\t\t\t0x000021c5\n#define A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_FRONT_PTYPE__MASK\t0x00000007\n#define A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_FRONT_PTYPE__SHIFT\t0\nstatic inline uint32_t A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_FRONT_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_FRONT_PTYPE__SHIFT) & A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_FRONT_PTYPE__MASK;\n}\n#define A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_BACK_PTYPE__MASK\t0x00000038\n#define A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_BACK_PTYPE__SHIFT\t3\nstatic inline uint32_t A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_BACK_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_BACK_PTYPE__SHIFT) & A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_BACK_PTYPE__MASK;\n}\n#define A4XX_PC_PRIM_VTX_CNTL2_POLYMODE_ENABLE\t\t\t0x00000040\n\n#define REG_A4XX_PC_RESTART_INDEX\t\t\t\t0x000021c6\n\n#define REG_A4XX_PC_GS_PARAM\t\t\t\t\t0x000021e5\n#define A4XX_PC_GS_PARAM_MAX_VERTICES__MASK\t\t\t0x000003ff\n#define A4XX_PC_GS_PARAM_MAX_VERTICES__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_PC_GS_PARAM_MAX_VERTICES(uint32_t val)\n{\n\treturn ((val) << A4XX_PC_GS_PARAM_MAX_VERTICES__SHIFT) & A4XX_PC_GS_PARAM_MAX_VERTICES__MASK;\n}\n#define A4XX_PC_GS_PARAM_INVOCATIONS__MASK\t\t\t0x0000f800\n#define A4XX_PC_GS_PARAM_INVOCATIONS__SHIFT\t\t\t11\nstatic inline uint32_t A4XX_PC_GS_PARAM_INVOCATIONS(uint32_t val)\n{\n\treturn ((val) << A4XX_PC_GS_PARAM_INVOCATIONS__SHIFT) & A4XX_PC_GS_PARAM_INVOCATIONS__MASK;\n}\n#define A4XX_PC_GS_PARAM_PRIMTYPE__MASK\t\t\t\t0x01800000\n#define A4XX_PC_GS_PARAM_PRIMTYPE__SHIFT\t\t\t23\nstatic inline uint32_t A4XX_PC_GS_PARAM_PRIMTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A4XX_PC_GS_PARAM_PRIMTYPE__SHIFT) & A4XX_PC_GS_PARAM_PRIMTYPE__MASK;\n}\n#define A4XX_PC_GS_PARAM_LAYER\t\t\t\t\t0x80000000\n\n#define REG_A4XX_PC_HS_PARAM\t\t\t\t\t0x000021e7\n#define A4XX_PC_HS_PARAM_VERTICES_OUT__MASK\t\t\t0x0000003f\n#define A4XX_PC_HS_PARAM_VERTICES_OUT__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_PC_HS_PARAM_VERTICES_OUT(uint32_t val)\n{\n\treturn ((val) << A4XX_PC_HS_PARAM_VERTICES_OUT__SHIFT) & A4XX_PC_HS_PARAM_VERTICES_OUT__MASK;\n}\n#define A4XX_PC_HS_PARAM_SPACING__MASK\t\t\t\t0x00600000\n#define A4XX_PC_HS_PARAM_SPACING__SHIFT\t\t\t\t21\nstatic inline uint32_t A4XX_PC_HS_PARAM_SPACING(enum a4xx_tess_spacing val)\n{\n\treturn ((val) << A4XX_PC_HS_PARAM_SPACING__SHIFT) & A4XX_PC_HS_PARAM_SPACING__MASK;\n}\n#define A4XX_PC_HS_PARAM_CW\t\t\t\t\t0x00800000\n#define A4XX_PC_HS_PARAM_CONNECTED\t\t\t\t0x01000000\n\n#define REG_A4XX_VBIF_VERSION\t\t\t\t\t0x00003000\n\n#define REG_A4XX_VBIF_CLKON\t\t\t\t\t0x00003001\n#define A4XX_VBIF_CLKON_FORCE_ON_TESTBUS\t\t\t0x00000001\n\n#define REG_A4XX_VBIF_ABIT_SORT\t\t\t\t\t0x0000301c\n\n#define REG_A4XX_VBIF_ABIT_SORT_CONF\t\t\t\t0x0000301d\n\n#define REG_A4XX_VBIF_GATE_OFF_WRREQ_EN\t\t\t\t0x0000302a\n\n#define REG_A4XX_VBIF_IN_RD_LIM_CONF0\t\t\t\t0x0000302c\n\n#define REG_A4XX_VBIF_IN_RD_LIM_CONF1\t\t\t\t0x0000302d\n\n#define REG_A4XX_VBIF_IN_WR_LIM_CONF0\t\t\t\t0x00003030\n\n#define REG_A4XX_VBIF_IN_WR_LIM_CONF1\t\t\t\t0x00003031\n\n#define REG_A4XX_VBIF_ROUND_ROBIN_QOS_ARB\t\t\t0x00003049\n\n#define REG_A4XX_VBIF_PERF_CNT_EN0\t\t\t\t0x000030c0\n\n#define REG_A4XX_VBIF_PERF_CNT_EN1\t\t\t\t0x000030c1\n\n#define REG_A4XX_VBIF_PERF_CNT_EN2\t\t\t\t0x000030c2\n\n#define REG_A4XX_VBIF_PERF_CNT_EN3\t\t\t\t0x000030c3\n\n#define REG_A4XX_VBIF_PERF_CNT_SEL0\t\t\t\t0x000030d0\n\n#define REG_A4XX_VBIF_PERF_CNT_SEL1\t\t\t\t0x000030d1\n\n#define REG_A4XX_VBIF_PERF_CNT_SEL2\t\t\t\t0x000030d2\n\n#define REG_A4XX_VBIF_PERF_CNT_SEL3\t\t\t\t0x000030d3\n\n#define REG_A4XX_VBIF_PERF_CNT_LOW0\t\t\t\t0x000030d8\n\n#define REG_A4XX_VBIF_PERF_CNT_LOW1\t\t\t\t0x000030d9\n\n#define REG_A4XX_VBIF_PERF_CNT_LOW2\t\t\t\t0x000030da\n\n#define REG_A4XX_VBIF_PERF_CNT_LOW3\t\t\t\t0x000030db\n\n#define REG_A4XX_VBIF_PERF_CNT_HIGH0\t\t\t\t0x000030e0\n\n#define REG_A4XX_VBIF_PERF_CNT_HIGH1\t\t\t\t0x000030e1\n\n#define REG_A4XX_VBIF_PERF_CNT_HIGH2\t\t\t\t0x000030e2\n\n#define REG_A4XX_VBIF_PERF_CNT_HIGH3\t\t\t\t0x000030e3\n\n#define REG_A4XX_VBIF_PERF_PWR_CNT_EN0\t\t\t\t0x00003100\n\n#define REG_A4XX_VBIF_PERF_PWR_CNT_EN1\t\t\t\t0x00003101\n\n#define REG_A4XX_VBIF_PERF_PWR_CNT_EN2\t\t\t\t0x00003102\n\n#define REG_A4XX_UNKNOWN_0CC5\t\t\t\t\t0x00000cc5\n\n#define REG_A4XX_UNKNOWN_0CC6\t\t\t\t\t0x00000cc6\n\n#define REG_A4XX_UNKNOWN_0D01\t\t\t\t\t0x00000d01\n\n#define REG_A4XX_UNKNOWN_0E42\t\t\t\t\t0x00000e42\n\n#define REG_A4XX_UNKNOWN_0EC2\t\t\t\t\t0x00000ec2\n\n#define REG_A4XX_UNKNOWN_2001\t\t\t\t\t0x00002001\n\n#define REG_A4XX_UNKNOWN_209B\t\t\t\t\t0x0000209b\n\n#define REG_A4XX_UNKNOWN_20EF\t\t\t\t\t0x000020ef\n\n#define REG_A4XX_UNKNOWN_2152\t\t\t\t\t0x00002152\n\n#define REG_A4XX_UNKNOWN_2153\t\t\t\t\t0x00002153\n\n#define REG_A4XX_UNKNOWN_2154\t\t\t\t\t0x00002154\n\n#define REG_A4XX_UNKNOWN_2155\t\t\t\t\t0x00002155\n\n#define REG_A4XX_UNKNOWN_2156\t\t\t\t\t0x00002156\n\n#define REG_A4XX_UNKNOWN_2157\t\t\t\t\t0x00002157\n\n#define REG_A4XX_UNKNOWN_21C3\t\t\t\t\t0x000021c3\n\n#define REG_A4XX_UNKNOWN_21E6\t\t\t\t\t0x000021e6\n\n#define REG_A4XX_UNKNOWN_2209\t\t\t\t\t0x00002209\n\n#define REG_A4XX_UNKNOWN_22D7\t\t\t\t\t0x000022d7\n\n#define REG_A4XX_UNKNOWN_2352\t\t\t\t\t0x00002352\n\n#define REG_A4XX_TEX_SAMP_0\t\t\t\t\t0x00000000\n#define A4XX_TEX_SAMP_0_MIPFILTER_LINEAR_NEAR\t\t\t0x00000001\n#define A4XX_TEX_SAMP_0_XY_MAG__MASK\t\t\t\t0x00000006\n#define A4XX_TEX_SAMP_0_XY_MAG__SHIFT\t\t\t\t1\nstatic inline uint32_t A4XX_TEX_SAMP_0_XY_MAG(enum a4xx_tex_filter val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_0_XY_MAG__SHIFT) & A4XX_TEX_SAMP_0_XY_MAG__MASK;\n}\n#define A4XX_TEX_SAMP_0_XY_MIN__MASK\t\t\t\t0x00000018\n#define A4XX_TEX_SAMP_0_XY_MIN__SHIFT\t\t\t\t3\nstatic inline uint32_t A4XX_TEX_SAMP_0_XY_MIN(enum a4xx_tex_filter val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_0_XY_MIN__SHIFT) & A4XX_TEX_SAMP_0_XY_MIN__MASK;\n}\n#define A4XX_TEX_SAMP_0_WRAP_S__MASK\t\t\t\t0x000000e0\n#define A4XX_TEX_SAMP_0_WRAP_S__SHIFT\t\t\t\t5\nstatic inline uint32_t A4XX_TEX_SAMP_0_WRAP_S(enum a4xx_tex_clamp val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_0_WRAP_S__SHIFT) & A4XX_TEX_SAMP_0_WRAP_S__MASK;\n}\n#define A4XX_TEX_SAMP_0_WRAP_T__MASK\t\t\t\t0x00000700\n#define A4XX_TEX_SAMP_0_WRAP_T__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_TEX_SAMP_0_WRAP_T(enum a4xx_tex_clamp val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_0_WRAP_T__SHIFT) & A4XX_TEX_SAMP_0_WRAP_T__MASK;\n}\n#define A4XX_TEX_SAMP_0_WRAP_R__MASK\t\t\t\t0x00003800\n#define A4XX_TEX_SAMP_0_WRAP_R__SHIFT\t\t\t\t11\nstatic inline uint32_t A4XX_TEX_SAMP_0_WRAP_R(enum a4xx_tex_clamp val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_0_WRAP_R__SHIFT) & A4XX_TEX_SAMP_0_WRAP_R__MASK;\n}\n#define A4XX_TEX_SAMP_0_ANISO__MASK\t\t\t\t0x0001c000\n#define A4XX_TEX_SAMP_0_ANISO__SHIFT\t\t\t\t14\nstatic inline uint32_t A4XX_TEX_SAMP_0_ANISO(enum a4xx_tex_aniso val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_0_ANISO__SHIFT) & A4XX_TEX_SAMP_0_ANISO__MASK;\n}\n#define A4XX_TEX_SAMP_0_LOD_BIAS__MASK\t\t\t\t0xfff80000\n#define A4XX_TEX_SAMP_0_LOD_BIAS__SHIFT\t\t\t\t19\nstatic inline uint32_t A4XX_TEX_SAMP_0_LOD_BIAS(float val)\n{\n\treturn ((((int32_t)(val * 256.0))) << A4XX_TEX_SAMP_0_LOD_BIAS__SHIFT) & A4XX_TEX_SAMP_0_LOD_BIAS__MASK;\n}\n\n#define REG_A4XX_TEX_SAMP_1\t\t\t\t\t0x00000001\n#define A4XX_TEX_SAMP_1_COMPARE_FUNC__MASK\t\t\t0x0000000e\n#define A4XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT\t\t\t1\nstatic inline uint32_t A4XX_TEX_SAMP_1_COMPARE_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A4XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT) & A4XX_TEX_SAMP_1_COMPARE_FUNC__MASK;\n}\n#define A4XX_TEX_SAMP_1_CUBEMAPSEAMLESSFILTOFF\t\t\t0x00000010\n#define A4XX_TEX_SAMP_1_UNNORM_COORDS\t\t\t\t0x00000020\n#define A4XX_TEX_SAMP_1_MIPFILTER_LINEAR_FAR\t\t\t0x00000040\n#define A4XX_TEX_SAMP_1_MAX_LOD__MASK\t\t\t\t0x000fff00\n#define A4XX_TEX_SAMP_1_MAX_LOD__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_TEX_SAMP_1_MAX_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A4XX_TEX_SAMP_1_MAX_LOD__SHIFT) & A4XX_TEX_SAMP_1_MAX_LOD__MASK;\n}\n#define A4XX_TEX_SAMP_1_MIN_LOD__MASK\t\t\t\t0xfff00000\n#define A4XX_TEX_SAMP_1_MIN_LOD__SHIFT\t\t\t\t20\nstatic inline uint32_t A4XX_TEX_SAMP_1_MIN_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A4XX_TEX_SAMP_1_MIN_LOD__SHIFT) & A4XX_TEX_SAMP_1_MIN_LOD__MASK;\n}\n\n#define REG_A4XX_TEX_CONST_0\t\t\t\t\t0x00000000\n#define A4XX_TEX_CONST_0_TILED\t\t\t\t\t0x00000001\n#define A4XX_TEX_CONST_0_SRGB\t\t\t\t\t0x00000004\n#define A4XX_TEX_CONST_0_SWIZ_X__MASK\t\t\t\t0x00000070\n#define A4XX_TEX_CONST_0_SWIZ_X__SHIFT\t\t\t\t4\nstatic inline uint32_t A4XX_TEX_CONST_0_SWIZ_X(enum a4xx_tex_swiz val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_SWIZ_X__SHIFT) & A4XX_TEX_CONST_0_SWIZ_X__MASK;\n}\n#define A4XX_TEX_CONST_0_SWIZ_Y__MASK\t\t\t\t0x00000380\n#define A4XX_TEX_CONST_0_SWIZ_Y__SHIFT\t\t\t\t7\nstatic inline uint32_t A4XX_TEX_CONST_0_SWIZ_Y(enum a4xx_tex_swiz val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A4XX_TEX_CONST_0_SWIZ_Y__MASK;\n}\n#define A4XX_TEX_CONST_0_SWIZ_Z__MASK\t\t\t\t0x00001c00\n#define A4XX_TEX_CONST_0_SWIZ_Z__SHIFT\t\t\t\t10\nstatic inline uint32_t A4XX_TEX_CONST_0_SWIZ_Z(enum a4xx_tex_swiz val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A4XX_TEX_CONST_0_SWIZ_Z__MASK;\n}\n#define A4XX_TEX_CONST_0_SWIZ_W__MASK\t\t\t\t0x0000e000\n#define A4XX_TEX_CONST_0_SWIZ_W__SHIFT\t\t\t\t13\nstatic inline uint32_t A4XX_TEX_CONST_0_SWIZ_W(enum a4xx_tex_swiz val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_SWIZ_W__SHIFT) & A4XX_TEX_CONST_0_SWIZ_W__MASK;\n}\n#define A4XX_TEX_CONST_0_MIPLVLS__MASK\t\t\t\t0x000f0000\n#define A4XX_TEX_CONST_0_MIPLVLS__SHIFT\t\t\t\t16\nstatic inline uint32_t A4XX_TEX_CONST_0_MIPLVLS(uint32_t val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_MIPLVLS__SHIFT) & A4XX_TEX_CONST_0_MIPLVLS__MASK;\n}\n#define A4XX_TEX_CONST_0_FMT__MASK\t\t\t\t0x1fc00000\n#define A4XX_TEX_CONST_0_FMT__SHIFT\t\t\t\t22\nstatic inline uint32_t A4XX_TEX_CONST_0_FMT(enum a4xx_tex_fmt val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_FMT__SHIFT) & A4XX_TEX_CONST_0_FMT__MASK;\n}\n#define A4XX_TEX_CONST_0_TYPE__MASK\t\t\t\t0xe0000000\n#define A4XX_TEX_CONST_0_TYPE__SHIFT\t\t\t\t29\nstatic inline uint32_t A4XX_TEX_CONST_0_TYPE(enum a4xx_tex_type val)\n{\n\treturn ((val) << A4XX_TEX_CONST_0_TYPE__SHIFT) & A4XX_TEX_CONST_0_TYPE__MASK;\n}\n\n#define REG_A4XX_TEX_CONST_1\t\t\t\t\t0x00000001\n#define A4XX_TEX_CONST_1_HEIGHT__MASK\t\t\t\t0x00007fff\n#define A4XX_TEX_CONST_1_HEIGHT__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_TEX_CONST_1_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A4XX_TEX_CONST_1_HEIGHT__SHIFT) & A4XX_TEX_CONST_1_HEIGHT__MASK;\n}\n#define A4XX_TEX_CONST_1_WIDTH__MASK\t\t\t\t0x3fff8000\n#define A4XX_TEX_CONST_1_WIDTH__SHIFT\t\t\t\t15\nstatic inline uint32_t A4XX_TEX_CONST_1_WIDTH(uint32_t val)\n{\n\treturn ((val) << A4XX_TEX_CONST_1_WIDTH__SHIFT) & A4XX_TEX_CONST_1_WIDTH__MASK;\n}\n\n#define REG_A4XX_TEX_CONST_2\t\t\t\t\t0x00000002\n#define A4XX_TEX_CONST_2_PITCHALIGN__MASK\t\t\t0x0000000f\n#define A4XX_TEX_CONST_2_PITCHALIGN__SHIFT\t\t\t0\nstatic inline uint32_t A4XX_TEX_CONST_2_PITCHALIGN(uint32_t val)\n{\n\treturn ((val) << A4XX_TEX_CONST_2_PITCHALIGN__SHIFT) & A4XX_TEX_CONST_2_PITCHALIGN__MASK;\n}\n#define A4XX_TEX_CONST_2_BUFFER\t\t\t\t\t0x00000040\n#define A4XX_TEX_CONST_2_PITCH__MASK\t\t\t\t0x3ffffe00\n#define A4XX_TEX_CONST_2_PITCH__SHIFT\t\t\t\t9\nstatic inline uint32_t A4XX_TEX_CONST_2_PITCH(uint32_t val)\n{\n\treturn ((val) << A4XX_TEX_CONST_2_PITCH__SHIFT) & A4XX_TEX_CONST_2_PITCH__MASK;\n}\n#define A4XX_TEX_CONST_2_SWAP__MASK\t\t\t\t0xc0000000\n#define A4XX_TEX_CONST_2_SWAP__SHIFT\t\t\t\t30\nstatic inline uint32_t A4XX_TEX_CONST_2_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A4XX_TEX_CONST_2_SWAP__SHIFT) & A4XX_TEX_CONST_2_SWAP__MASK;\n}\n\n#define REG_A4XX_TEX_CONST_3\t\t\t\t\t0x00000003\n#define A4XX_TEX_CONST_3_LAYERSZ__MASK\t\t\t\t0x00003fff\n#define A4XX_TEX_CONST_3_LAYERSZ__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_TEX_CONST_3_LAYERSZ(uint32_t val)\n{\n\treturn ((val >> 12) << A4XX_TEX_CONST_3_LAYERSZ__SHIFT) & A4XX_TEX_CONST_3_LAYERSZ__MASK;\n}\n#define A4XX_TEX_CONST_3_DEPTH__MASK\t\t\t\t0x7ffc0000\n#define A4XX_TEX_CONST_3_DEPTH__SHIFT\t\t\t\t18\nstatic inline uint32_t A4XX_TEX_CONST_3_DEPTH(uint32_t val)\n{\n\treturn ((val) << A4XX_TEX_CONST_3_DEPTH__SHIFT) & A4XX_TEX_CONST_3_DEPTH__MASK;\n}\n\n#define REG_A4XX_TEX_CONST_4\t\t\t\t\t0x00000004\n#define A4XX_TEX_CONST_4_LAYERSZ__MASK\t\t\t\t0x0000000f\n#define A4XX_TEX_CONST_4_LAYERSZ__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_TEX_CONST_4_LAYERSZ(uint32_t val)\n{\n\treturn ((val >> 12) << A4XX_TEX_CONST_4_LAYERSZ__SHIFT) & A4XX_TEX_CONST_4_LAYERSZ__MASK;\n}\n#define A4XX_TEX_CONST_4_BASE__MASK\t\t\t\t0xffffffe0\n#define A4XX_TEX_CONST_4_BASE__SHIFT\t\t\t\t5\nstatic inline uint32_t A4XX_TEX_CONST_4_BASE(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_TEX_CONST_4_BASE__SHIFT) & A4XX_TEX_CONST_4_BASE__MASK;\n}\n\n#define REG_A4XX_TEX_CONST_5\t\t\t\t\t0x00000005\n\n#define REG_A4XX_TEX_CONST_6\t\t\t\t\t0x00000006\n\n#define REG_A4XX_TEX_CONST_7\t\t\t\t\t0x00000007\n\n#define REG_A4XX_SSBO_0_0\t\t\t\t\t0x00000000\n#define A4XX_SSBO_0_0_BASE__MASK\t\t\t\t0xffffffe0\n#define A4XX_SSBO_0_0_BASE__SHIFT\t\t\t\t5\nstatic inline uint32_t A4XX_SSBO_0_0_BASE(uint32_t val)\n{\n\treturn ((val >> 5) << A4XX_SSBO_0_0_BASE__SHIFT) & A4XX_SSBO_0_0_BASE__MASK;\n}\n\n#define REG_A4XX_SSBO_0_1\t\t\t\t\t0x00000001\n#define A4XX_SSBO_0_1_PITCH__MASK\t\t\t\t0x003fffff\n#define A4XX_SSBO_0_1_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_SSBO_0_1_PITCH(uint32_t val)\n{\n\treturn ((val) << A4XX_SSBO_0_1_PITCH__SHIFT) & A4XX_SSBO_0_1_PITCH__MASK;\n}\n\n#define REG_A4XX_SSBO_0_2\t\t\t\t\t0x00000002\n#define A4XX_SSBO_0_2_ARRAY_PITCH__MASK\t\t\t\t0x03fff000\n#define A4XX_SSBO_0_2_ARRAY_PITCH__SHIFT\t\t\t12\nstatic inline uint32_t A4XX_SSBO_0_2_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 12) << A4XX_SSBO_0_2_ARRAY_PITCH__SHIFT) & A4XX_SSBO_0_2_ARRAY_PITCH__MASK;\n}\n\n#define REG_A4XX_SSBO_0_3\t\t\t\t\t0x00000003\n#define A4XX_SSBO_0_3_CPP__MASK\t\t\t\t\t0x0000003f\n#define A4XX_SSBO_0_3_CPP__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_SSBO_0_3_CPP(uint32_t val)\n{\n\treturn ((val) << A4XX_SSBO_0_3_CPP__SHIFT) & A4XX_SSBO_0_3_CPP__MASK;\n}\n\n#define REG_A4XX_SSBO_1_0\t\t\t\t\t0x00000000\n#define A4XX_SSBO_1_0_CPP__MASK\t\t\t\t\t0x0000001f\n#define A4XX_SSBO_1_0_CPP__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_SSBO_1_0_CPP(uint32_t val)\n{\n\treturn ((val) << A4XX_SSBO_1_0_CPP__SHIFT) & A4XX_SSBO_1_0_CPP__MASK;\n}\n#define A4XX_SSBO_1_0_FMT__MASK\t\t\t\t\t0x0000ff00\n#define A4XX_SSBO_1_0_FMT__SHIFT\t\t\t\t8\nstatic inline uint32_t A4XX_SSBO_1_0_FMT(enum a4xx_color_fmt val)\n{\n\treturn ((val) << A4XX_SSBO_1_0_FMT__SHIFT) & A4XX_SSBO_1_0_FMT__MASK;\n}\n#define A4XX_SSBO_1_0_WIDTH__MASK\t\t\t\t0xffff0000\n#define A4XX_SSBO_1_0_WIDTH__SHIFT\t\t\t\t16\nstatic inline uint32_t A4XX_SSBO_1_0_WIDTH(uint32_t val)\n{\n\treturn ((val) << A4XX_SSBO_1_0_WIDTH__SHIFT) & A4XX_SSBO_1_0_WIDTH__MASK;\n}\n\n#define REG_A4XX_SSBO_1_1\t\t\t\t\t0x00000001\n#define A4XX_SSBO_1_1_HEIGHT__MASK\t\t\t\t0x0000ffff\n#define A4XX_SSBO_1_1_HEIGHT__SHIFT\t\t\t\t0\nstatic inline uint32_t A4XX_SSBO_1_1_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A4XX_SSBO_1_1_HEIGHT__SHIFT) & A4XX_SSBO_1_1_HEIGHT__MASK;\n}\n#define A4XX_SSBO_1_1_DEPTH__MASK\t\t\t\t0xffff0000\n#define A4XX_SSBO_1_1_DEPTH__SHIFT\t\t\t\t16\nstatic inline uint32_t A4XX_SSBO_1_1_DEPTH(uint32_t val)\n{\n\treturn ((val) << A4XX_SSBO_1_1_DEPTH__SHIFT) & A4XX_SSBO_1_1_DEPTH__MASK;\n}\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}