#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 13 17:38:57 2025
# Process ID         : 31986
# Current directory  : /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test
# Command line       : vivado
# Log file           : /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/vivado.log
# Journal file       : /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 5275.486 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 32398 MB
#-----------------------------------------------------------
start_gui
create_project project_1 . -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new
file mkdir {/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new}
close [ open {/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd} w ]
add_files -fileset sim_1 {{/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -top adder_subtractor -part xc7a100tcsg324-1 -lint 
launch_simulation
source tb.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
