
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt><a name="1"/><span style="color:red">%s%%s%%s%%s%%s%1%s%%s%</span><span class="comment">--------------------------------------------------------------------------------</span><br/>
<a name="2"/><span style="color:red">%s%%s%%s%%s%%s%2%s%%s%</span><span class="comment">--%s%%s%%s%%s%%s%%s%%s%"Copyright%s%(C)%s%2013,%s%ApS%s%s.r.o%s%Brno,%s%All%s%Rights%s%Reserved"</span><br/>
<a name="3"/><span style="color:red">%s%%s%%s%%s%%s%3%s%%s%</span><span class="comment">--------------------------------------------------------------------------------</span><br/>
<a name="4"/><span style="color:red">%s%%s%%s%%s%%s%4%s%%s%</span><span class="comment">--!%s%@file</span><br/>
<a name="5"/><span style="color:red">%s%%s%%s%%s%%s%5%s%%s%</span><span class="comment">--!%s%@date%s%%s%%s%Mon%s%Apr%s%22%s%16:02:57%s%2013%s%by%s%Codasip%s%HW%s%generator%s%v2.0.0</span><br/>
<a name="6"/><span style="color:red">%s%%s%%s%%s%%s%6%s%%s%</span><span class="comment">--!%s%@brief%s%%s%Contains%s%definition%s%of%s%CPU%s%'codix_ca_t'.</span><br/>
<a name="7"/><span style="color:red">%s%%s%%s%%s%%s%7%s%%s%</span><span class="comment">--------------------------------------------------------------------------------</span><br/>
<a name="8"/><span style="color:red">%s%%s%%s%%s%%s%8%s%%s%</span><span class="keyword">library</span>%s%ieee;<br/>
<a name="9"/><span style="color:red">%s%%s%%s%%s%%s%9%s%%s%</span><span class="keyword">use</span>%s%ieee.std_logic_1164.<span class="keyword">all</span>;<br/>
<a name="10"/><span style="color:red">%s%%s%%s%%s%10%s%%s%</span><span class="keyword">use</span>%s%ieee.numeric_std.<span class="keyword">all</span>;<br/>
<a name="11"/><span style="color:red">%s%%s%%s%%s%11%s%%s%</span><br/>
<a name="12"/><span style="color:red">%s%%s%%s%%s%12%s%%s%</span><br/>
<a name="13"/><span style="color:red">%s%%s%%s%%s%13%s%%s%</span><span class="keyword">entity</span>%s%codix_ca_t%s%<span class="keyword">is</span><br/>
<a name="14"/><span style="color:red">%s%%s%%s%%s%14%s%%s%</span>%t%<span class="keyword">port</span>%s%(<br/>
<a name="15"/><span style="color:red">%s%%s%%s%%s%15%s%%s%</span>%t%%t%CLK%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="16"/><span style="color:red">%s%%s%%s%%s%16%s%%s%</span>%t%%t%RST%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="17"/><span style="color:red">%s%%s%%s%%s%17%s%%s%</span>%t%%t%dbg_mode_mem%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="18"/><span style="color:red">%s%%s%%s%%s%18%s%%s%</span>%t%%t%dbg_mode_mem_D0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="19"/><span style="color:red">%s%%s%%s%%s%19%s%%s%</span>%t%%t%dbg_mode_mem_Q0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="20"/><span style="color:red">%s%%s%%s%%s%20%s%%s%</span>%t%%t%dbg_mode_mem_RA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="21"/><span style="color:red">%s%%s%%s%%s%21%s%%s%</span>%t%%t%dbg_mode_mem_RE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="22"/><span style="color:red">%s%%s%%s%%s%22%s%%s%</span>%t%%t%dbg_mode_mem_RSC0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="23"/><span style="color:red">%s%%s%%s%%s%23%s%%s%</span>%t%%t%dbg_mode_mem_RSI0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="24"/><span style="color:red">%s%%s%%s%%s%24%s%%s%</span>%t%%t%dbg_mode_mem_WA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="25"/><span style="color:red">%s%%s%%s%%s%25%s%%s%</span>%t%%t%dbg_mode_mem_WE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="26"/><span style="color:red">%s%%s%%s%%s%26%s%%s%</span>%t%%t%dbg_mode_mem_WSC0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="27"/><span style="color:red">%s%%s%%s%%s%27%s%%s%</span>%t%%t%dbg_mode_mem_WSI0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="28"/><span style="color:red">%s%%s%%s%%s%28%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="29"/><span style="color:red">%s%%s%%s%%s%29%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_Q0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="30"/><span style="color:red">%s%%s%%s%%s%30%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="31"/><span style="color:red">%s%%s%%s%%s%31%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="32"/><span style="color:red">%s%%s%%s%%s%32%s%%s%</span>%t%%t%irq%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="33"/><span style="color:red">%s%%s%%s%%s%33%s%%s%</span>%t%%t%port_error%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="34"/><span style="color:red">%s%%s%%s%%s%34%s%%s%</span>%t%%t%port_halt%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="35"/><span style="color:red">%s%%s%%s%%s%35%s%%s%</span>%t%%t%port_output%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="36"/><span style="color:red">%s%%s%%s%%s%36%s%%s%</span>%t%%t%port_output_en%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="37"/><span style="color:red">%s%%s%%s%%s%37%s%%s%</span>%t%);<br/>
<a name="38"/><span style="color:red">%s%%s%%s%%s%38%s%%s%</span><span class="keyword">end</span>%s%<span class="keyword">entity</span>%s%codix_ca_t;<br/>
<a name="39"/><span style="color:red">%s%%s%%s%%s%39%s%%s%</span><br/>
<a name="40"/><span style="color:red">%s%%s%%s%%s%40%s%%s%</span><span class="keyword">architecture</span>%s%behavioral_codix_ca_t%s%<span class="keyword">of</span>%s%codix_ca_t%s%<span class="keyword">is</span><br/>
<a name="41"/><span style="color:red">%s%%s%%s%%s%41%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="42"/><span style="color:red">%s%%s%%s%%s%42%s%%s%</span>%t%<span class="keyword">signal</span>%s%ERST%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="43"/><span style="color:red">%s%%s%%s%%s%43%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="44"/><span style="color:red">%s%%s%%s%%s%44%s%%s%</span>%t%<span class="keyword">signal</span>%s%IRST%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="45"/><span style="color:red">%s%%s%%s%%s%45%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_t<br/>
<a name="46"/><span style="color:red">%s%%s%%s%%s%46%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="47"/><span style="color:red">%s%%s%%s%%s%47%s%%s%</span>%t%%t%%t%CLK%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="48"/><span style="color:red">%s%%s%%s%%s%48%s%%s%</span>%t%%t%%t%ERST_Q0_main_reset_fu_semantics_3865%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="49"/><span style="color:red">%s%%s%%s%%s%49%s%%s%</span>%t%%t%%t%IRST_D0_main_reset_fu_semantics_3867%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="50"/><span style="color:red">%s%%s%%s%%s%50%s%%s%</span>%t%%t%%t%RST%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="51"/><span style="color:red">%s%%s%%s%%s%51%s%%s%</span>%t%%t%%t%irq_Q0_main_id_id_controller_semantics_1615%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="52"/><span style="color:red">%s%%s%%s%%s%52%s%%s%</span>%t%%t%%t%mem_D0_main_ex2_ex2_controller_semantics_1070%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="53"/><span style="color:red">%s%%s%%s%%s%53%s%%s%</span>%t%%t%%t%mem_FR0_main_id_id_controller_semantics_1629%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="54"/><span style="color:red">%s%%s%%s%%s%54%s%%s%</span>%t%%t%%t%mem_FR1_main_wb_wb_controller_semantics_4311%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="55"/><span style="color:red">%s%%s%%s%%s%55%s%%s%</span>%t%%t%%t%mem_FW0_main_ex2_ex2_controller_semantics_1077%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="56"/><span style="color:red">%s%%s%%s%%s%56%s%%s%</span>%t%%t%%t%mem_Q0_main_id_id_controller_semantics_1624%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="57"/><span style="color:red">%s%%s%%s%%s%57%s%%s%</span>%t%%t%%t%mem_Q1_main_wb_wb_controller_semantics_4303%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="58"/><span style="color:red">%s%%s%%s%%s%58%s%%s%</span>%t%%t%%t%mem_RA0_main_fe_fe_controller_semantics_1326%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="59"/><span style="color:red">%s%%s%%s%%s%59%s%%s%</span>%t%%t%%t%mem_RA1_main_ex2_ex2_controller_semantics_911%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="60"/><span style="color:red">%s%%s%%s%%s%60%s%%s%</span>%t%%t%%t%mem_RE0_main_fe_fe_controller_semantics_1322%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="61"/><span style="color:red">%s%%s%%s%%s%61%s%%s%</span>%t%%t%%t%mem_RE1_main_ex2_ex2_controller_semantics_907%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="62"/><span style="color:red">%s%%s%%s%%s%62%s%%s%</span>%t%%t%%t%mem_RR0_main_fe_fe_controller_semantics_1338%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="63"/><span style="color:red">%s%%s%%s%%s%63%s%%s%</span>%t%%t%%t%mem_RR1_main_ex2_ex2_controller_semantics_923%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="64"/><span style="color:red">%s%%s%%s%%s%64%s%%s%</span>%t%%t%%t%mem_RSC0_main_fe_fe_controller_semantics_1334%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="65"/><span style="color:red">%s%%s%%s%%s%65%s%%s%</span>%t%%t%%t%mem_RSC1_main_ex2_ex2_controller_semantics_919%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="66"/><span style="color:red">%s%%s%%s%%s%66%s%%s%</span>%t%%t%%t%mem_RSI0_main_fe_fe_controller_semantics_1330%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="67"/><span style="color:red">%s%%s%%s%%s%67%s%%s%</span>%t%%t%%t%mem_RSI1_main_ex2_ex2_controller_semantics_915%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="68"/><span style="color:red">%s%%s%%s%%s%68%s%%s%</span>%t%%t%%t%mem_RW0_main_ex2_ex2_controller_semantics_1018%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="69"/><span style="color:red">%s%%s%%s%%s%69%s%%s%</span>%t%%t%%t%mem_WA0_main_ex2_ex2_controller_semantics_1006%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="70"/><span style="color:red">%s%%s%%s%%s%70%s%%s%</span>%t%%t%%t%mem_WE0_main_ex2_ex2_controller_semantics_1002%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="71"/><span style="color:red">%s%%s%%s%%s%71%s%%s%</span>%t%%t%%t%mem_WSC0_main_ex2_ex2_controller_semantics_1014%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="72"/><span style="color:red">%s%%s%%s%%s%72%s%%s%</span>%t%%t%%t%mem_WSI0_main_ex2_ex2_controller_semantics_1010%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="73"/><span style="color:red">%s%%s%%s%%s%73%s%%s%</span>%t%%t%%t%port_error_D0_main_ex2_ex2_controller_semantics_986%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="74"/><span style="color:red">%s%%s%%s%%s%74%s%%s%</span>%t%%t%%t%port_error_D0_main_fe_fe_controller_semantics_1369%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="75"/><span style="color:red">%s%%s%%s%%s%75%s%%s%</span>%t%%t%%t%port_error_D0_main_id_id_controller_semantics_1653%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="76"/><span style="color:red">%s%%s%%s%%s%76%s%%s%</span>%t%%t%%t%port_error_D0_main_wb_wb_controller_semantics_4353%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="77"/><span style="color:red">%s%%s%%s%%s%77%s%%s%</span>%t%%t%%t%port_halt_D0_main_wb_output_wb_output_fu_semantics_4283%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="78"/><span style="color:red">%s%%s%%s%%s%78%s%%s%</span>%t%%t%%t%port_output_D0_main_wb_output_wb_output_fu_semantics_4253%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="79"/><span style="color:red">%s%%s%%s%%s%79%s%%s%</span>%t%%t%%t%port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="80"/><span style="color:red">%s%%s%%s%%s%80%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="81"/><span style="color:red">%s%%s%%s%%s%81%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_Q0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="82"/><span style="color:red">%s%%s%%s%%s%82%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="83"/><span style="color:red">%s%%s%%s%%s%83%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="84"/><span style="color:red">%s%%s%%s%%s%84%s%%s%</span>%t%%t%);<br/>
<a name="85"/><span style="color:red">%s%%s%%s%%s%85%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="86"/><span style="color:red">%s%%s%%s%%s%86%s%%s%</span>%t%<span class="comment">--%s%memory</span><br/>
<a name="87"/><span style="color:red">%s%%s%%s%%s%87%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_mem_t<br/>
<a name="88"/><span style="color:red">%s%%s%%s%%s%88%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="89"/><span style="color:red">%s%%s%%s%%s%89%s%%s%</span>%t%%t%%t%CLK%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="90"/><span style="color:red">%s%%s%%s%%s%90%s%%s%</span>%t%%t%%t%D0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="91"/><span style="color:red">%s%%s%%s%%s%91%s%%s%</span>%t%%t%%t%FR0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="92"/><span style="color:red">%s%%s%%s%%s%92%s%%s%</span>%t%%t%%t%FR1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="93"/><span style="color:red">%s%%s%%s%%s%93%s%%s%</span>%t%%t%%t%FW0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="94"/><span style="color:red">%s%%s%%s%%s%94%s%%s%</span>%t%%t%%t%Q0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="95"/><span style="color:red">%s%%s%%s%%s%95%s%%s%</span>%t%%t%%t%Q1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="96"/><span style="color:red">%s%%s%%s%%s%96%s%%s%</span>%t%%t%%t%RA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="97"/><span style="color:red">%s%%s%%s%%s%97%s%%s%</span>%t%%t%%t%RA1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="98"/><span style="color:red">%s%%s%%s%%s%98%s%%s%</span>%t%%t%%t%RE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="99"/><span style="color:red">%s%%s%%s%%s%99%s%%s%</span>%t%%t%%t%RE1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="100"/><span style="color:red">%s%%s%%s%100%s%%s%</span>%t%%t%%t%RR0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="101"/><span style="color:red">%s%%s%%s%101%s%%s%</span>%t%%t%%t%RR1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="102"/><span style="color:red">%s%%s%%s%102%s%%s%</span>%t%%t%%t%RSC0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="103"/><span style="color:red">%s%%s%%s%103%s%%s%</span>%t%%t%%t%RSC1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="104"/><span style="color:red">%s%%s%%s%104%s%%s%</span>%t%%t%%t%RSI0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="105"/><span style="color:red">%s%%s%%s%105%s%%s%</span>%t%%t%%t%RSI1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="106"/><span style="color:red">%s%%s%%s%106%s%%s%</span>%t%%t%%t%RW0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="107"/><span style="color:red">%s%%s%%s%107%s%%s%</span>%t%%t%%t%WA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="108"/><span style="color:red">%s%%s%%s%108%s%%s%</span>%t%%t%%t%WE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="109"/><span style="color:red">%s%%s%%s%109%s%%s%</span>%t%%t%%t%WSC0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="110"/><span style="color:red">%s%%s%%s%110%s%%s%</span>%t%%t%%t%WSI0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="111"/><span style="color:red">%s%%s%%s%111%s%%s%</span>%t%%t%);<br/>
<a name="112"/><span style="color:red">%s%%s%%s%112%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="113"/><span style="color:red">%s%%s%%s%113%s%%s%</span><br/>
<a name="114"/><span style="color:red">%s%%s%%s%114%s%%s%</span>%t%<span class="comment">--%s%instances%s%connection%s%signals</span><br/>
<a name="115"/><span style="color:red">%s%%s%%s%115%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_ERST_Q0_main_reset_fu_semantics_3865_0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="116"/><span style="color:red">%s%%s%%s%116%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_RST_1%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="117"/><span style="color:red">%s%%s%%s%117%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_IRST_D0_main_reset_fu_semantics_3867_2%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="118"/><span style="color:red">%s%%s%%s%118%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RE1_4%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="119"/><span style="color:red">%s%%s%%s%119%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RA1_5%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="120"/><span style="color:red">%s%%s%%s%120%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RSI1_6%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="121"/><span style="color:red">%s%%s%%s%121%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RSC1_7%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="122"/><span style="color:red">%s%%s%%s%122%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RR1_8%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="123"/><span style="color:red">%s%%s%%s%123%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_error_D0_9%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="124"/><span style="color:red">%s%%s%%s%124%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WE0_10%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="125"/><span style="color:red">%s%%s%%s%125%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WA0_11%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="126"/><span style="color:red">%s%%s%%s%126%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WSI0_12%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="127"/><span style="color:red">%s%%s%%s%127%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WSC0_13%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="128"/><span style="color:red">%s%%s%%s%128%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RW0_14%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="129"/><span style="color:red">%s%%s%%s%129%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_D0_15%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="130"/><span style="color:red">%s%%s%%s%130%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_FW0_16%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="131"/><span style="color:red">%s%%s%%s%131%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RE0_17%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="132"/><span style="color:red">%s%%s%%s%132%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RA0_18%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="133"/><span style="color:red">%s%%s%%s%133%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RSI0_19%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="134"/><span style="color:red">%s%%s%%s%134%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RSC0_20%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="135"/><span style="color:red">%s%%s%%s%135%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RR0_21%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="136"/><span style="color:red">%s%%s%%s%136%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_error_D0_22%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="137"/><span style="color:red">%s%%s%%s%137%s%%s%</span>%t%<span class="keyword">signal</span>%s%irq_Q0_23%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="138"/><span style="color:red">%s%%s%%s%138%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_Q0_24%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="139"/><span style="color:red">%s%%s%%s%139%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_FR0_25%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="140"/><span style="color:red">%s%%s%%s%140%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_error_D0_26%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="141"/><span style="color:red">%s%%s%%s%141%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_output_D0_27%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="142"/><span style="color:red">%s%%s%%s%142%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_output_en_D0_28%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="143"/><span style="color:red">%s%%s%%s%143%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_halt_D0_29%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="144"/><span style="color:red">%s%%s%%s%144%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_Q1_30%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="145"/><span style="color:red">%s%%s%%s%145%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_FR1_31%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="146"/><span style="color:red">%s%%s%%s%146%s%%s%</span>%t%<span class="keyword">signal</span>%s%port_error_D0_32%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="147"/><span style="color:red">%s%%s%%s%147%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="148"/><span style="color:red">%s%%s%%s%148%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_Q0_34%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="149"/><span style="color:red">%s%%s%%s%149%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RA0%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="150"/><span style="color:red">%s%%s%%s%150%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_RA0_35%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="151"/><span style="color:red">%s%%s%%s%151%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="152"/><span style="color:red">%s%%s%%s%152%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_RE0_36%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="153"/><span style="color:red">%s%%s%%s%153%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RSC0%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="154"/><span style="color:red">%s%%s%%s%154%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_RSC0_37%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="155"/><span style="color:red">%s%%s%%s%155%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_RSI0%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="156"/><span style="color:red">%s%%s%%s%156%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_RSI0_38%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="157"/><span style="color:red">%s%%s%%s%157%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_D0%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="158"/><span style="color:red">%s%%s%%s%158%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_D0_39%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="159"/><span style="color:red">%s%%s%%s%159%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="160"/><span style="color:red">%s%%s%%s%160%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_WE0_40%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="161"/><span style="color:red">%s%%s%%s%161%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WA0%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="162"/><span style="color:red">%s%%s%%s%162%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_WA0_41%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="163"/><span style="color:red">%s%%s%%s%163%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WSC0%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="164"/><span style="color:red">%s%%s%%s%164%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_WSC0_42%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="165"/><span style="color:red">%s%%s%%s%165%s%%s%</span>%t%<span class="keyword">signal</span>%s%mem_WSI0%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="166"/><span style="color:red">%s%%s%%s%166%s%%s%</span>%t%<span class="keyword">signal</span>%s%codix_ca_dbg_mode_mem_WSI0_43%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="167"/><span style="color:red">%s%%s%%s%167%s%%s%</span><br/>
<a name="168"/><span style="color:red">%s%%s%%s%168%s%%s%</span><span class="keyword">begin</span><br/>
<a name="169"/><span style="color:red">%s%%s%%s%169%s%%s%</span>%t%<span class="comment">--%s%Components%s%inside%s%processor</span><br/>
<a name="170"/><span style="color:red">%s%%s%%s%170%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ERST</span><br/>
<a name="171"/><span style="color:red">%s%%s%%s%171%s%%s%</span>%t%core_ERST_Q0_main_reset_fu_semantics_3865_0%s%&lt;=%s%ERST;<br/>
<a name="172"/><span style="color:red">%s%%s%%s%172%s%%s%</span><br/>
<a name="173"/><span style="color:red">%s%%s%%s%173%s%%s%</span>%t%ERST%s%&lt;=%s%RST;<br/>
<a name="174"/><span style="color:red">%s%%s%%s%174%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%IRST</span><br/>
<a name="175"/><span style="color:red">%s%%s%%s%175%s%%s%</span>%t%core_RST_1%s%&lt;=%s%IRST;<br/>
<a name="176"/><span style="color:red">%s%%s%%s%176%s%%s%</span><br/>
<a name="177"/><span style="color:red">%s%%s%%s%177%s%%s%</span>%t%IRST%s%&lt;=%s%core_IRST_D0_main_reset_fu_semantics_3867_2;<br/>
<a name="178"/><span style="color:red">%s%%s%%s%178%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%core</span><br/>
<a name="179"/><span style="color:red">%s%%s%%s%179%s%%s%</span>%t%core%s%:%s%codix_ca_core_t<br/>
<a name="180"/><span style="color:red">%s%%s%%s%180%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="181"/><span style="color:red">%s%%s%%s%181%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%core_RST_1,<br/>
<a name="182"/><span style="color:red">%s%%s%%s%182%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="183"/><span style="color:red">%s%%s%%s%183%s%%s%</span>%t%%t%%t%mem_RE1_main_ex2_ex2_controller_semantics_907%s%=&gt;%s%mem_RE1_4,<br/>
<a name="184"/><span style="color:red">%s%%s%%s%184%s%%s%</span>%t%%t%%t%mem_RA1_main_ex2_ex2_controller_semantics_911%s%=&gt;%s%mem_RA1_5,<br/>
<a name="185"/><span style="color:red">%s%%s%%s%185%s%%s%</span>%t%%t%%t%mem_RSI1_main_ex2_ex2_controller_semantics_915%s%=&gt;%s%mem_RSI1_6,<br/>
<a name="186"/><span style="color:red">%s%%s%%s%186%s%%s%</span>%t%%t%%t%mem_RSC1_main_ex2_ex2_controller_semantics_919%s%=&gt;%s%mem_RSC1_7,<br/>
<a name="187"/><span style="color:red">%s%%s%%s%187%s%%s%</span>%t%%t%%t%mem_RR1_main_ex2_ex2_controller_semantics_923%s%=&gt;%s%mem_RR1_8,<br/>
<a name="188"/><span style="color:red">%s%%s%%s%188%s%%s%</span>%t%%t%%t%port_error_D0_main_ex2_ex2_controller_semantics_986%s%=&gt;%s%port_error_D0_9,<br/>
<a name="189"/><span style="color:red">%s%%s%%s%189%s%%s%</span>%t%%t%%t%mem_WE0_main_ex2_ex2_controller_semantics_1002%s%=&gt;%s%mem_WE0_10,<br/>
<a name="190"/><span style="color:red">%s%%s%%s%190%s%%s%</span>%t%%t%%t%mem_WA0_main_ex2_ex2_controller_semantics_1006%s%=&gt;%s%mem_WA0_11,<br/>
<a name="191"/><span style="color:red">%s%%s%%s%191%s%%s%</span>%t%%t%%t%mem_WSI0_main_ex2_ex2_controller_semantics_1010%s%=&gt;%s%mem_WSI0_12,<br/>
<a name="192"/><span style="color:red">%s%%s%%s%192%s%%s%</span>%t%%t%%t%mem_WSC0_main_ex2_ex2_controller_semantics_1014%s%=&gt;%s%mem_WSC0_13,<br/>
<a name="193"/><span style="color:red">%s%%s%%s%193%s%%s%</span>%t%%t%%t%mem_RW0_main_ex2_ex2_controller_semantics_1018%s%=&gt;%s%mem_RW0_14,<br/>
<a name="194"/><span style="color:red">%s%%s%%s%194%s%%s%</span>%t%%t%%t%mem_D0_main_ex2_ex2_controller_semantics_1070%s%=&gt;%s%mem_D0_15,<br/>
<a name="195"/><span style="color:red">%s%%s%%s%195%s%%s%</span>%t%%t%%t%mem_FW0_main_ex2_ex2_controller_semantics_1077%s%=&gt;%s%mem_FW0_16,<br/>
<a name="196"/><span style="color:red">%s%%s%%s%196%s%%s%</span>%t%%t%%t%mem_RE0_main_fe_fe_controller_semantics_1322%s%=&gt;%s%mem_RE0_17,<br/>
<a name="197"/><span style="color:red">%s%%s%%s%197%s%%s%</span>%t%%t%%t%mem_RA0_main_fe_fe_controller_semantics_1326%s%=&gt;%s%mem_RA0_18,<br/>
<a name="198"/><span style="color:red">%s%%s%%s%198%s%%s%</span>%t%%t%%t%mem_RSI0_main_fe_fe_controller_semantics_1330%s%=&gt;%s%mem_RSI0_19,<br/>
<a name="199"/><span style="color:red">%s%%s%%s%199%s%%s%</span>%t%%t%%t%mem_RSC0_main_fe_fe_controller_semantics_1334%s%=&gt;%s%mem_RSC0_20,<br/>
<a name="200"/><span style="color:red">%s%%s%%s%200%s%%s%</span>%t%%t%%t%mem_RR0_main_fe_fe_controller_semantics_1338%s%=&gt;%s%mem_RR0_21,<br/>
<a name="201"/><span style="color:red">%s%%s%%s%201%s%%s%</span>%t%%t%%t%port_error_D0_main_fe_fe_controller_semantics_1369%s%=&gt;%s%port_error_D0_22,<br/>
<a name="202"/><span style="color:red">%s%%s%%s%202%s%%s%</span>%t%%t%%t%irq_Q0_main_id_id_controller_semantics_1615%s%=&gt;%s%irq_Q0_23,<br/>
<a name="203"/><span style="color:red">%s%%s%%s%203%s%%s%</span>%t%%t%%t%mem_Q0_main_id_id_controller_semantics_1624%s%=&gt;%s%mem_Q0_24,<br/>
<a name="204"/><span style="color:red">%s%%s%%s%204%s%%s%</span>%t%%t%%t%mem_FR0_main_id_id_controller_semantics_1629%s%=&gt;%s%mem_FR0_25,<br/>
<a name="205"/><span style="color:red">%s%%s%%s%205%s%%s%</span>%t%%t%%t%port_error_D0_main_id_id_controller_semantics_1653%s%=&gt;%s%port_error_D0_26,<br/>
<a name="206"/><span style="color:red">%s%%s%%s%206%s%%s%</span>%t%%t%%t%ERST_Q0_main_reset_fu_semantics_3865%s%=&gt;%s%core_ERST_Q0_main_reset_fu_semantics_3865_0,<br/>
<a name="207"/><span style="color:red">%s%%s%%s%207%s%%s%</span>%t%%t%%t%IRST_D0_main_reset_fu_semantics_3867%s%=&gt;%s%core_IRST_D0_main_reset_fu_semantics_3867_2,<br/>
<a name="208"/><span style="color:red">%s%%s%%s%208%s%%s%</span>%t%%t%%t%port_output_D0_main_wb_output_wb_output_fu_semantics_4253%s%=&gt;%s%port_output_D0_27,<br/>
<a name="209"/><span style="color:red">%s%%s%%s%209%s%%s%</span>%t%%t%%t%port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261%s%=&gt;%s%port_output_en_D0_28,<br/>
<a name="210"/><span style="color:red">%s%%s%%s%210%s%%s%</span>%t%%t%%t%port_halt_D0_main_wb_output_wb_output_fu_semantics_4283%s%=&gt;%s%port_halt_D0_29,<br/>
<a name="211"/><span style="color:red">%s%%s%%s%211%s%%s%</span>%t%%t%%t%mem_Q1_main_wb_wb_controller_semantics_4303%s%=&gt;%s%mem_Q1_30,<br/>
<a name="212"/><span style="color:red">%s%%s%%s%212%s%%s%</span>%t%%t%%t%mem_FR1_main_wb_wb_controller_semantics_4311%s%=&gt;%s%mem_FR1_31,<br/>
<a name="213"/><span style="color:red">%s%%s%%s%213%s%%s%</span>%t%%t%%t%port_error_D0_main_wb_wb_controller_semantics_4353%s%=&gt;%s%port_error_D0_32,<br/>
<a name="214"/><span style="color:red">%s%%s%%s%214%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs%s%=&gt;%s%dbg_mode_regs,<br/>
<a name="215"/><span style="color:red">%s%%s%%s%215%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_Q0%s%=&gt;%s%dbg_mode_regs_Q0,<br/>
<a name="216"/><span style="color:red">%s%%s%%s%216%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RA0%s%=&gt;%s%dbg_mode_regs_RA0,<br/>
<a name="217"/><span style="color:red">%s%%s%%s%217%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RE0%s%=&gt;%s%dbg_mode_regs_RE0<br/>
<a name="218"/><span style="color:red">%s%%s%%s%218%s%%s%</span>%t%%t%);<br/>
<a name="219"/><span style="color:red">%s%%s%%s%219%s%%s%</span><br/>
<a name="220"/><span style="color:red">%s%%s%%s%220%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%memory</span><br/>
<a name="221"/><span style="color:red">%s%%s%%s%221%s%%s%</span>%t%mem%s%:%s%codix_ca_mem_t<br/>
<a name="222"/><span style="color:red">%s%%s%%s%222%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="223"/><span style="color:red">%s%%s%%s%223%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="224"/><span style="color:red">%s%%s%%s%224%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%mem_Q0,<br/>
<a name="225"/><span style="color:red">%s%%s%%s%225%s%%s%</span>%t%%t%%t%RA0%s%=&gt;%s%mem_RA0,<br/>
<a name="226"/><span style="color:red">%s%%s%%s%226%s%%s%</span>%t%%t%%t%RE0%s%=&gt;%s%mem_RE0,<br/>
<a name="227"/><span style="color:red">%s%%s%%s%227%s%%s%</span>%t%%t%%t%RSC0%s%=&gt;%s%mem_RSC0,<br/>
<a name="228"/><span style="color:red">%s%%s%%s%228%s%%s%</span>%t%%t%%t%RSI0%s%=&gt;%s%mem_RSI0,<br/>
<a name="229"/><span style="color:red">%s%%s%%s%229%s%%s%</span>%t%%t%%t%RR0%s%=&gt;%s%mem_RR0_21,<br/>
<a name="230"/><span style="color:red">%s%%s%%s%230%s%%s%</span>%t%%t%%t%FR0%s%=&gt;%s%mem_FR0_25,<br/>
<a name="231"/><span style="color:red">%s%%s%%s%231%s%%s%</span>%t%%t%%t%Q1%s%=&gt;%s%mem_Q1_30,<br/>
<a name="232"/><span style="color:red">%s%%s%%s%232%s%%s%</span>%t%%t%%t%RA1%s%=&gt;%s%mem_RA1_5,<br/>
<a name="233"/><span style="color:red">%s%%s%%s%233%s%%s%</span>%t%%t%%t%RE1%s%=&gt;%s%mem_RE1_4,<br/>
<a name="234"/><span style="color:red">%s%%s%%s%234%s%%s%</span>%t%%t%%t%RSC1%s%=&gt;%s%mem_RSC1_7,<br/>
<a name="235"/><span style="color:red">%s%%s%%s%235%s%%s%</span>%t%%t%%t%RSI1%s%=&gt;%s%mem_RSI1_6,<br/>
<a name="236"/><span style="color:red">%s%%s%%s%236%s%%s%</span>%t%%t%%t%RR1%s%=&gt;%s%mem_RR1_8,<br/>
<a name="237"/><span style="color:red">%s%%s%%s%237%s%%s%</span>%t%%t%%t%FR1%s%=&gt;%s%mem_FR1_31,<br/>
<a name="238"/><span style="color:red">%s%%s%%s%238%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%mem_D0,<br/>
<a name="239"/><span style="color:red">%s%%s%%s%239%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%mem_WE0,<br/>
<a name="240"/><span style="color:red">%s%%s%%s%240%s%%s%</span>%t%%t%%t%WA0%s%=&gt;%s%mem_WA0,<br/>
<a name="241"/><span style="color:red">%s%%s%%s%241%s%%s%</span>%t%%t%%t%WSC0%s%=&gt;%s%mem_WSC0,<br/>
<a name="242"/><span style="color:red">%s%%s%%s%242%s%%s%</span>%t%%t%%t%WSI0%s%=&gt;%s%mem_WSI0,<br/>
<a name="243"/><span style="color:red">%s%%s%%s%243%s%%s%</span>%t%%t%%t%RW0%s%=&gt;%s%mem_RW0_14,<br/>
<a name="244"/><span style="color:red">%s%%s%%s%244%s%%s%</span>%t%%t%%t%FW0%s%=&gt;%s%mem_FW0_16<br/>
<a name="245"/><span style="color:red">%s%%s%%s%245%s%%s%</span>%t%%t%);<br/>
<a name="246"/><span style="color:red">%s%%s%%s%246%s%%s%</span>%t%mem_Q0_24%s%&lt;=%s%mem_Q0;<br/>
<a name="247"/><span style="color:red">%s%%s%%s%247%s%%s%</span>%t%codix_ca_dbg_mode_mem_Q0_34%s%&lt;=%s%mem_Q0;<br/>
<a name="248"/><span style="color:red">%s%%s%%s%248%s%%s%</span>%t%mem_RA0%s%&lt;=%s%codix_ca_dbg_mode_mem_RA0_35%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_RA0_18;<br/>
<a name="249"/><span style="color:red">%s%%s%%s%249%s%%s%</span>%t%mem_RE0%s%&lt;=%s%codix_ca_dbg_mode_mem_RE0_36%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_RE0_17;<br/>
<a name="250"/><span style="color:red">%s%%s%%s%250%s%%s%</span>%t%mem_RSC0%s%&lt;=%s%codix_ca_dbg_mode_mem_RSC0_37%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_RSC0_20;<br/>
<a name="251"/><span style="color:red">%s%%s%%s%251%s%%s%</span>%t%mem_RSI0%s%&lt;=%s%codix_ca_dbg_mode_mem_RSI0_38%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_RSI0_19;<br/>
<a name="252"/><span style="color:red">%s%%s%%s%252%s%%s%</span>%t%mem_D0%s%&lt;=%s%codix_ca_dbg_mode_mem_D0_39%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_D0_15;<br/>
<a name="253"/><span style="color:red">%s%%s%%s%253%s%%s%</span>%t%mem_WE0%s%&lt;=%s%codix_ca_dbg_mode_mem_WE0_40%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_WE0_10;<br/>
<a name="254"/><span style="color:red">%s%%s%%s%254%s%%s%</span>%t%mem_WA0%s%&lt;=%s%codix_ca_dbg_mode_mem_WA0_41%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_WA0_11;<br/>
<a name="255"/><span style="color:red">%s%%s%%s%255%s%%s%</span>%t%mem_WSC0%s%&lt;=%s%codix_ca_dbg_mode_mem_WSC0_42%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_WSC0_13;<br/>
<a name="256"/><span style="color:red">%s%%s%%s%256%s%%s%</span>%t%mem_WSI0%s%&lt;=%s%codix_ca_dbg_mode_mem_WSI0_43%s%<span class="keyword">when</span>%s%dbg_mode_mem%s%=%s%'1'%s%<span class="keyword">else</span>%s%mem_WSI0_12;<br/>
<a name="257"/><span style="color:red">%s%%s%%s%257%s%%s%</span><br/>
<a name="258"/><span style="color:red">%s%%s%%s%258%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%port</span><br/>
<a name="259"/><span style="color:red">%s%%s%%s%259%s%%s%</span>%t%irq_Q0_23%s%&lt;=%s%irq;<br/>
<a name="260"/><span style="color:red">%s%%s%%s%260%s%%s%</span><br/>
<a name="261"/><span style="color:red">%s%%s%%s%261%s%%s%</span><br/>
<a name="262"/><span style="color:red">%s%%s%%s%262%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%port</span><br/>
<a name="263"/><span style="color:red">%s%%s%%s%263%s%%s%</span><br/>
<a name="264"/><span style="color:red">%s%%s%%s%264%s%%s%</span>%t%port_halt%s%&lt;=%s%port_halt_D0_29;<br/>
<a name="265"/><span style="color:red">%s%%s%%s%265%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%port</span><br/>
<a name="266"/><span style="color:red">%s%%s%%s%266%s%%s%</span><br/>
<a name="267"/><span style="color:red">%s%%s%%s%267%s%%s%</span>%t%port_output%s%&lt;=%s%port_output_D0_27;<br/>
<a name="268"/><span style="color:red">%s%%s%%s%268%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%port</span><br/>
<a name="269"/><span style="color:red">%s%%s%%s%269%s%%s%</span><br/>
<a name="270"/><span style="color:red">%s%%s%%s%270%s%%s%</span>%t%port_output_en%s%&lt;=%s%port_output_en_D0_28;<br/>
<a name="271"/><span style="color:red">%s%%s%%s%271%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%port</span><br/>
<a name="272"/><span style="color:red">%s%%s%%s%272%s%%s%</span><br/>
<a name="273"/><span style="color:red">%s%%s%%s%273%s%%s%</span>%t%port_error%s%&lt;=%s%port_error_D0_9%s%<span class="keyword">or</span><br/>
<a name="274"/><span style="color:red">%s%%s%%s%274%s%%s%</span>%t%%t%port_error_D0_22%s%<span class="keyword">or</span><br/>
<a name="275"/><span style="color:red">%s%%s%%s%275%s%%s%</span>%t%%t%port_error_D0_26%s%<span class="keyword">or</span><br/>
<a name="276"/><span style="color:red">%s%%s%%s%276%s%%s%</span>%t%%t%port_error_D0_32;<br/>
<a name="277"/><span style="color:red">%s%%s%%s%277%s%%s%</span>%t%<span class="comment">--%s%Port%s%mapping%s%for%s%processor</span><br/>
<a name="278"/><span style="color:red">%s%%s%%s%278%s%%s%</span>%t%dbg_mode_mem_Q0%s%&lt;=%s%codix_ca_dbg_mode_mem_Q0_34;<br/>
<a name="279"/><span style="color:red">%s%%s%%s%279%s%%s%</span>%t%codix_ca_dbg_mode_mem_RA0_35%s%&lt;=%s%dbg_mode_mem_RA0;<br/>
<a name="280"/><span style="color:red">%s%%s%%s%280%s%%s%</span>%t%codix_ca_dbg_mode_mem_RE0_36%s%&lt;=%s%dbg_mode_mem_RE0;<br/>
<a name="281"/><span style="color:red">%s%%s%%s%281%s%%s%</span>%t%codix_ca_dbg_mode_mem_RSC0_37%s%&lt;=%s%dbg_mode_mem_RSC0;<br/>
<a name="282"/><span style="color:red">%s%%s%%s%282%s%%s%</span>%t%codix_ca_dbg_mode_mem_RSI0_38%s%&lt;=%s%dbg_mode_mem_RSI0;<br/>
<a name="283"/><span style="color:red">%s%%s%%s%283%s%%s%</span>%t%codix_ca_dbg_mode_mem_D0_39%s%&lt;=%s%dbg_mode_mem_D0;<br/>
<a name="284"/><span style="color:red">%s%%s%%s%284%s%%s%</span>%t%codix_ca_dbg_mode_mem_WE0_40%s%&lt;=%s%dbg_mode_mem_WE0;<br/>
<a name="285"/><span style="color:red">%s%%s%%s%285%s%%s%</span>%t%codix_ca_dbg_mode_mem_WA0_41%s%&lt;=%s%dbg_mode_mem_WA0;<br/>
<a name="286"/><span style="color:red">%s%%s%%s%286%s%%s%</span>%t%codix_ca_dbg_mode_mem_WSC0_42%s%&lt;=%s%dbg_mode_mem_WSC0;<br/>
<a name="287"/><span style="color:red">%s%%s%%s%287%s%%s%</span>%t%codix_ca_dbg_mode_mem_WSI0_43%s%&lt;=%s%dbg_mode_mem_WSI0;<br/>
<a name="288"/><span style="color:red">%s%%s%%s%288%s%%s%</span><br/>
<a name="289"/><span style="color:red">%s%%s%%s%289%s%%s%</span><span class="keyword">end</span>%s%<span class="keyword">architecture</span>%s%behavioral_codix_ca_t;<br/>
<a name="290"/><span style="color:red">%s%%s%%s%290%s%%s%</span><br/>
</tt>
<script type="text/javascript" src="../scripts/buildsrcpage.js"></script>
  
</body>
</html>
