<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    formalValues="F"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="AdvancedInterruptController"
    nbyte="F"
    recursive="F"
    releasestatus="0"
    saveRestore="F"
    vendor="atmel.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="AIC: Advanced Interrupt Controller
This model contains an accurate Register set interface.
The functionality has only been implemented to sufficiently boot uClinux
The Advanced Interrupt Controller has an 8-level priority, individually maskable, vectored interrupt
controller, and drives the NIRQ and NFIQ pins of the ARM7TDMI from:
 The external fast interrupt line (FIQ)
 The three external interrupt request lines (IRQ0 - IRQ2)
 The interrupt signals from the on-chip peripherals
The AIC is extensively programmable offering maximum flexibility, and its vectoring features
reduce the real-time overhead in handling interrupts.
The AIC also features a spurious vector detection feature, which reduces spurious interrupt handling
to a minimum, and a protect mode that facilitates the debug capabilities.
"/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="This model is sufficient to boot Linux"/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="Rev. 1354D ARM08/02"/>
    </docsection>
    <netport name="NFIQ"
        type="output"/>
    <netport name="NIRQ"
        type="output"/>
    <netport name="FIQ"
        type="input"
        updatefunction="FIQ_wcb"/>
    <netport name="SWIRQ"
        type="input"
        updatefunction="SWIRQ_wcb"/>
    <netport name="US0IRQ"
        type="input"
        updatefunction="US0IRQ_wcb"/>
    <netport name="US1IRQ"
        type="input"
        updatefunction="US1IRQ_wcb"/>
    <netport name="TC0IRQ"
        type="input"
        updatefunction="TC0IRQ_wcb"/>
    <netport name="TC1IRQ"
        type="input"
        updatefunction="TC1IRQ_wcb"/>
    <netport name="TC2IRQ"
        type="input"
        updatefunction="TC2IRQ_wcb"/>
    <netport name="WDIRQ"
        type="input"
        updatefunction="WDIRQ_wcb"/>
    <netport name="PIOIRQ"
        type="input"
        updatefunction="PIOIRQ_wcb"/>
    <netport name="IRQ0"
        type="input"
        updatefunction="IRQ0_wcb"/>
    <netport name="IRQ1"
        type="input"
        updatefunction="IRQ1_wcb"/>
    <netport name="IRQ2"
        type="input"
        updatefunction="IRQ2_wcb"/>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="bp1"
        size="0x1000">
        <addressblock name="REG"
            size="0x1000"
            width="32">
            <memorymappedregister access="rw"
                hiarray="0x1f"
                isvolatile="T"
                loarray="0x0"
                name="AIC_SMR%u"
                nbyte="T"
                userdata="_index"
                width="32"
                writefunction="AIC_SMR_wcb">
                <field access="rw"
                    name="PRIOR"
                    width="2"/>
                <field access="rw"
                    bitoffset="5"
                    name="SRCTYPE"
                    width="2"/>
                <field bitoffset="2"
                    name="__pad2"
                    width="3"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                hiarray="0x1f"
                isvolatile="T"
                loarray="0x0"
                name="AIC_SVR%u"
                nbyte="T"
                offset="0x80"
                userdata="_index"
                width="32"
                writefunction="AIC_SVR_wcb">
                <field access="rw"
                    bitoffset="0"
                    name="VECTOR"
                    width="32"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="AIC_IVR"
                nbyte="F"
                offset="0x100"
                readfunction="AIC_IVR_rcb"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="AIC_FVR"
                nbyte="F"
                offset="0x104"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="AIC_ISR"
                nbyte="F"
                offset="0x108"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="r"
                    bitoffset="0"
                    name="IRQID"
                    width="5"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="AIC_IPR"
                nbyte="F"
                offset="0x10c"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="r"
                    bitoffset="18"
                    name="IRQ2"
                    width="1"/>
                <field access="r"
                    bitoffset="17"
                    name="IRQ1"
                    width="1"/>
                <field access="r"
                    bitoffset="16"
                    name="IRQ0"
                    width="1"/>
                <field access="r"
                    bitoffset="8"
                    name="PIOIRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="7"
                    name="WDIRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="6"
                    name="TC2IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="5"
                    name="TC1IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="4"
                    name="TC0IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="3"
                    name="US1IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="2"
                    name="US0IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="1"
                    name="SWIRQ"
                    width="1"/>
                <field access="r"
                    name="FIQ"
                    width="1"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="7"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="AIC_IMR"
                nbyte="F"
                offset="0x110"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="r"
                    bitoffset="18"
                    name="IRQ2"
                    width="1"/>
                <field access="r"
                    bitoffset="17"
                    name="IRQ1"
                    width="1"/>
                <field access="r"
                    bitoffset="16"
                    name="IRQ0"
                    width="1"/>
                <field access="r"
                    bitoffset="8"
                    name="PIOIRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="7"
                    name="WDIRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="6"
                    name="TC2IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="5"
                    name="TC1IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="4"
                    name="TC0IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="3"
                    name="US1IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="2"
                    name="US0IRQ"
                    width="1"/>
                <field access="r"
                    bitoffset="1"
                    name="SWIRQ"
                    width="1"/>
                <field access="r"
                    name="FIQ"
                    width="1"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="7"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="AIC_CISR"
                nbyte="F"
                offset="0x114"
                width="32">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="r"
                    bitoffset="1"
                    name="NIRQ"
                    width="1"/>
                <field access="r"
                    name="NFIQ"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="w"
                isvolatile="T"
                name="AIC_IECR"
                nbyte="F"
                offset="0x120"
                width="32"
                writefunction="AIC_IECR_wcb">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="w"
                    bitoffset="18"
                    name="IRQ2"
                    width="1"/>
                <field access="w"
                    bitoffset="17"
                    name="IRQ1"
                    width="1"/>
                <field access="w"
                    bitoffset="16"
                    name="IRQ0"
                    width="1"/>
                <field access="w"
                    bitoffset="8"
                    name="PIOIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="7"
                    name="WDIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="6"
                    name="TC2IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="5"
                    name="TC1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="4"
                    name="TC0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="3"
                    name="US1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="2"
                    name="US0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="1"
                    name="SWIRQ"
                    width="1"/>
                <field access="w"
                    name="FIQ"
                    width="1"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="7"/>
            </memorymappedregister>
            <memorymappedregister access="w"
                isvolatile="T"
                name="AIC_IDCR"
                nbyte="F"
                offset="0x124"
                width="32"
                writefunction="AIC_IDCR_wcb">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="w"
                    bitoffset="18"
                    name="IRQ2"
                    width="1"/>
                <field access="w"
                    bitoffset="17"
                    name="IRQ1"
                    width="1"/>
                <field access="w"
                    bitoffset="16"
                    name="IRQ0"
                    width="1"/>
                <field access="w"
                    bitoffset="8"
                    name="PIOIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="7"
                    name="WDIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="6"
                    name="TC2IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="5"
                    name="TC1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="4"
                    name="TC0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="3"
                    name="US1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="2"
                    name="US0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="1"
                    name="SWIRQ"
                    width="1"/>
                <field access="w"
                    name="FIQ"
                    width="1"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="7"/>
            </memorymappedregister>
            <memorymappedregister access="w"
                isvolatile="T"
                name="AIC_ICCR"
                nbyte="F"
                offset="0x128"
                width="32"
                writefunction="AIC_ICCR_wcb">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="w"
                    bitoffset="18"
                    name="IRQ2"
                    width="1"/>
                <field access="w"
                    bitoffset="17"
                    name="IRQ1"
                    width="1"/>
                <field access="w"
                    bitoffset="16"
                    name="IRQ0"
                    width="1"/>
                <field access="w"
                    bitoffset="8"
                    name="PIOIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="7"
                    name="WDIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="6"
                    name="TC2IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="5"
                    name="TC1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="4"
                    name="TC0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="3"
                    name="US1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="2"
                    name="US0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="1"
                    name="SWIRQ"
                    width="1"/>
                <field access="w"
                    name="FIQ"
                    width="1"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="7"/>
            </memorymappedregister>
            <memorymappedregister access="w"
                isvolatile="T"
                name="AIC_ISCR"
                nbyte="F"
                offset="0x12c"
                width="32"
                writefunction="AIC_ISCR_wcb">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
                <field access="w"
                    bitoffset="18"
                    name="IRQ2"
                    width="1"/>
                <field access="w"
                    bitoffset="17"
                    name="IRQ1"
                    width="1"/>
                <field access="w"
                    bitoffset="16"
                    name="IRQ0"
                    width="1"/>
                <field access="w"
                    bitoffset="8"
                    name="PIOIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="7"
                    name="WDIRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="6"
                    name="TC2IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="5"
                    name="TC1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="4"
                    name="TC0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="3"
                    name="US1IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="2"
                    name="US0IRQ"
                    width="1"/>
                <field access="w"
                    bitoffset="1"
                    name="SWIRQ"
                    width="1"/>
                <field access="w"
                    name="FIQ"
                    width="1"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="7"/>
            </memorymappedregister>
            <memorymappedregister access="w"
                isvolatile="T"
                name="AIC_EOICR"
                nbyte="F"
                offset="0x130"
                width="32"
                writefunction="AIC_EOICR_wcb">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="AIC_SPU"
                nbyte="F"
                offset="0x134"
                width="32"
                writefunction="AIC_SPU_wcb">
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
