library verilog;
use verilog.vl_types.all;
entity random is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        rand_num        : out    vl_logic_vector(8 downto 0)
    );
end random;
