vopt -64 +acc -l elaborate.log -L xilinx_vip -L xil_defaultlib -L xpm -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_10 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_20 -L v_tpg_v8_0_0 -L xlconcat_v2_1_1 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_18 -L axis_subset_converter_v1_1_18 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L xlslice_v1_0_1 -L axi_clock_converter_v2_1_17 -L v_vscaler_v1_0_12 -L v_hscaler_v1_0_12 -L v_letterbox_v1_0_12 -L v_csc_v1_0_12 -L axis_switch_v1_1_18 -L axis_clock_converter_v1_1_19 -L axis_dwidth_converter_v1_1_17 -L axi_protocol_converter_v2_1_18 -L axi_dwidth_converter_v2_1_18 -L v_deinterlacer_v5_0_12 -L v_vcresampler_v1_0_12 -L v_hcresampler_v1_0_12 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.system xil_defaultlib.glbl -o system_opt
