# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Mealy_num6.vhdl" \

# Do not sort compile order
nosort
