/* Automatically generated from DX_M1.xlsx
 * by Deepx Neural Network Generator v1.0
 */

#include <stdint.h>
#include "dxrt/npuif/npuif.h"

namespace dxrt{
#define DX_M1_MEM0_VMEM_BUFF0_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF0_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF0_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF0_BASE      0x4000000
#define DX_M1_MEM0_VMEM_BUFF0_END       0x40007ff

#define DX_M1_MEM0_VMEM_BUFF1_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF1_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF1_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF1_BASE      0x4000800
#define DX_M1_MEM0_VMEM_BUFF1_END       0x4000fff

#define DX_M1_MEM0_VMEM_BUFF2_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF2_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF2_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF2_BASE      0x4001000
#define DX_M1_MEM0_VMEM_BUFF2_END       0x40017ff

#define DX_M1_MEM0_VMEM_BUFF3_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF3_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF3_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF3_BASE      0x4001800
#define DX_M1_MEM0_VMEM_BUFF3_END       0x4001fff

#define DX_M1_MEM0_VMEM_BUFF4_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF4_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF4_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF4_BASE      0x4002000
#define DX_M1_MEM0_VMEM_BUFF4_END       0x40027ff

#define DX_M1_MEM0_VMEM_BUFF5_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF5_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF5_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF5_BASE      0x4002800
#define DX_M1_MEM0_VMEM_BUFF5_END       0x4002fff

#define DX_M1_MEM0_VMEM_BUFF6_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF6_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF6_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF6_BASE      0x4003000
#define DX_M1_MEM0_VMEM_BUFF6_END       0x40037ff

#define DX_M1_MEM0_VMEM_BUFF7_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF7_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF7_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF7_BASE      0x4003800
#define DX_M1_MEM0_VMEM_BUFF7_END       0x4003fff

#define DX_M1_MEM0_VMEM_BUFF8_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF8_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF8_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF8_BASE      0x4004000
#define DX_M1_MEM0_VMEM_BUFF8_END       0x40047ff

#define DX_M1_MEM0_VMEM_BUFF9_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF9_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF9_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF9_BASE      0x4004800
#define DX_M1_MEM0_VMEM_BUFF9_END       0x4004fff

#define DX_M1_MEM0_VMEM_BUFF10_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF10_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF10_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF10_BASE      0x4005000
#define DX_M1_MEM0_VMEM_BUFF10_END       0x40057ff

#define DX_M1_MEM0_VMEM_BUFF11_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF11_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF11_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF11_BASE      0x4005800
#define DX_M1_MEM0_VMEM_BUFF11_END       0x4005fff

#define DX_M1_MEM0_VMEM_BUFF12_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF12_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF12_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF12_BASE      0x4006000
#define DX_M1_MEM0_VMEM_BUFF12_END       0x40067ff

#define DX_M1_MEM0_VMEM_BUFF13_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF13_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF13_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF13_BASE      0x4006800
#define DX_M1_MEM0_VMEM_BUFF13_END       0x4006fff

#define DX_M1_MEM0_VMEM_BUFF14_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF14_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF14_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF14_BASE      0x4007000
#define DX_M1_MEM0_VMEM_BUFF14_END       0x40077ff

#define DX_M1_MEM0_VMEM_BUFF15_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF15_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF15_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF15_BASE      0x4007800
#define DX_M1_MEM0_VMEM_BUFF15_END       0x4007fff

#define DX_M1_MEM0_VMEM_BUFF16_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF16_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF16_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF16_BASE      0x4008000
#define DX_M1_MEM0_VMEM_BUFF16_END       0x40087ff

#define DX_M1_MEM0_VMEM_BUFF17_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_VMEM_BUFF17_DEPTH     2048
#define DX_M1_MEM0_VMEM_BUFF17_SIZE      131072  /* 128KB [<= 512 * 2048 / 8] */
#define DX_M1_MEM0_VMEM_BUFF17_BASE      0x4008800
#define DX_M1_MEM0_VMEM_BUFF17_END       0x4008fff

#define DX_M1_MEM0_CORE0_MUL_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_CORE0_MUL_BUFF_DEPTH     256
#define DX_M1_MEM0_CORE0_MUL_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM0_CORE0_MUL_BUFF_BASE      0x8000000
#define DX_M1_MEM0_CORE0_MUL_BUFF_END       0x80000ff

#define DX_M1_MEM0_CORE0_ADD_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_CORE0_ADD_BUFF_DEPTH     256
#define DX_M1_MEM0_CORE0_ADD_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM0_CORE0_ADD_BUFF_BASE      0xc000000
#define DX_M1_MEM0_CORE0_ADD_BUFF_END       0xc0000ff

#define DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_DEPTH     256
#define DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_BASE      0x10000000
#define DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_END       0x100000ff

#define DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_DEPTH     256
#define DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_BASE      0x14000000
#define DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_END       0x140000ff

#define DX_M1_MEM0_CORE0_SE_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_CORE0_SE_BUFF_DEPTH     256
#define DX_M1_MEM0_CORE0_SE_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM0_CORE0_SE_BUFF_BASE      0x18000000
#define DX_M1_MEM0_CORE0_SE_BUFF_END       0x180000ff

#define DX_M1_MEM0_CORE0_GE_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM0_CORE0_GE_BUFF_DEPTH     256
#define DX_M1_MEM0_CORE0_GE_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM0_CORE0_GE_BUFF_BASE      0x1c000000
#define DX_M1_MEM0_CORE0_GE_BUFF_END       0x1c0000ff

#define DX_M1_MEM1_VMEM_BUFF0_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF0_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF0_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF0_BASE      0x4000000
#define DX_M1_MEM1_VMEM_BUFF0_END       0x4000fff

#define DX_M1_MEM1_VMEM_BUFF1_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF1_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF1_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF1_BASE      0x4001000
#define DX_M1_MEM1_VMEM_BUFF1_END       0x4001fff

#define DX_M1_MEM1_VMEM_BUFF2_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF2_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF2_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF2_BASE      0x4002000
#define DX_M1_MEM1_VMEM_BUFF2_END       0x4002fff

#define DX_M1_MEM1_VMEM_BUFF3_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF3_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF3_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF3_BASE      0x4003000
#define DX_M1_MEM1_VMEM_BUFF3_END       0x4003fff

#define DX_M1_MEM1_VMEM_BUFF4_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF4_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF4_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF4_BASE      0x4004000
#define DX_M1_MEM1_VMEM_BUFF4_END       0x4004fff

#define DX_M1_MEM1_VMEM_BUFF5_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF5_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF5_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF5_BASE      0x4005000
#define DX_M1_MEM1_VMEM_BUFF5_END       0x4005fff

#define DX_M1_MEM1_VMEM_BUFF6_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF6_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF6_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF6_BASE      0x4006000
#define DX_M1_MEM1_VMEM_BUFF6_END       0x4006fff

#define DX_M1_MEM1_VMEM_BUFF7_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF7_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF7_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF7_BASE      0x4007000
#define DX_M1_MEM1_VMEM_BUFF7_END       0x4007fff

#define DX_M1_MEM1_VMEM_BUFF8_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF8_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF8_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF8_BASE      0x4008000
#define DX_M1_MEM1_VMEM_BUFF8_END       0x4008fff

#define DX_M1_MEM1_VMEM_BUFF9_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF9_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF9_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF9_BASE      0x4009000
#define DX_M1_MEM1_VMEM_BUFF9_END       0x4009fff

#define DX_M1_MEM1_VMEM_BUFF10_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF10_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF10_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF10_BASE      0x400a000
#define DX_M1_MEM1_VMEM_BUFF10_END       0x400afff

#define DX_M1_MEM1_VMEM_BUFF11_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF11_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF11_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF11_BASE      0x400b000
#define DX_M1_MEM1_VMEM_BUFF11_END       0x400bfff

#define DX_M1_MEM1_VMEM_BUFF12_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF12_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF12_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF12_BASE      0x400c000
#define DX_M1_MEM1_VMEM_BUFF12_END       0x400cfff

#define DX_M1_MEM1_VMEM_BUFF13_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF13_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF13_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF13_BASE      0x400d000
#define DX_M1_MEM1_VMEM_BUFF13_END       0x400dfff

#define DX_M1_MEM1_VMEM_BUFF14_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF14_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF14_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF14_BASE      0x400e000
#define DX_M1_MEM1_VMEM_BUFF14_END       0x400efff

#define DX_M1_MEM1_VMEM_BUFF15_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF15_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF15_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF15_BASE      0x400f000
#define DX_M1_MEM1_VMEM_BUFF15_END       0x400ffff

#define DX_M1_MEM1_VMEM_BUFF16_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF16_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF16_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF16_BASE      0x4010000
#define DX_M1_MEM1_VMEM_BUFF16_END       0x4010fff

#define DX_M1_MEM1_VMEM_BUFF17_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF17_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF17_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF17_BASE      0x4011000
#define DX_M1_MEM1_VMEM_BUFF17_END       0x4011fff

#define DX_M1_MEM1_VMEM_BUFF18_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF18_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF18_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF18_BASE      0x4012000
#define DX_M1_MEM1_VMEM_BUFF18_END       0x4012fff

#define DX_M1_MEM1_VMEM_BUFF19_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF19_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF19_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF19_BASE      0x4013000
#define DX_M1_MEM1_VMEM_BUFF19_END       0x4013fff

#define DX_M1_MEM1_VMEM_BUFF20_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF20_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF20_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF20_BASE      0x4014000
#define DX_M1_MEM1_VMEM_BUFF20_END       0x4014fff

#define DX_M1_MEM1_VMEM_BUFF21_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF21_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF21_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF21_BASE      0x4015000
#define DX_M1_MEM1_VMEM_BUFF21_END       0x4015fff

#define DX_M1_MEM1_VMEM_BUFF22_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF22_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF22_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF22_BASE      0x4016000
#define DX_M1_MEM1_VMEM_BUFF22_END       0x4016fff

#define DX_M1_MEM1_VMEM_BUFF23_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_VMEM_BUFF23_DEPTH     4096
#define DX_M1_MEM1_VMEM_BUFF23_SIZE      262144  /* 256KB [<= 512 * 4096 / 8] */
#define DX_M1_MEM1_VMEM_BUFF23_BASE      0x4017000
#define DX_M1_MEM1_VMEM_BUFF23_END       0x4017fff

#define DX_M1_MEM1_CORE0_MUL_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE0_MUL_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE0_MUL_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE0_MUL_BUFF_BASE      0x8000000
#define DX_M1_MEM1_CORE0_MUL_BUFF_END       0x80000ff

#define DX_M1_MEM1_CORE0_ADD_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE0_ADD_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE0_ADD_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE0_ADD_BUFF_BASE      0xc000000
#define DX_M1_MEM1_CORE0_ADD_BUFF_END       0xc0000ff

#define DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_BASE      0x10000000
#define DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_END       0x100000ff

#define DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_BASE      0x14000000
#define DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_END       0x140000ff

#define DX_M1_MEM1_CORE0_SE_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE0_SE_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE0_SE_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE0_SE_BUFF_BASE      0x18000000
#define DX_M1_MEM1_CORE0_SE_BUFF_END       0x180000ff

#define DX_M1_MEM1_CORE0_GE_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE0_GE_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE0_GE_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE0_GE_BUFF_BASE      0x1c000000
#define DX_M1_MEM1_CORE0_GE_BUFF_END       0x1c0000ff

#define DX_M1_MEM1_CORE1_MUL_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE1_MUL_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE1_MUL_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE1_MUL_BUFF_BASE      0x20000000
#define DX_M1_MEM1_CORE1_MUL_BUFF_END       0x200000ff

#define DX_M1_MEM1_CORE1_ADD_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE1_ADD_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE1_ADD_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE1_ADD_BUFF_BASE      0x24000000
#define DX_M1_MEM1_CORE1_ADD_BUFF_END       0x240000ff

#define DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_BASE      0x28000000
#define DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_END       0x280000ff

#define DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_BASE      0x2c000000
#define DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_END       0x2c0000ff

#define DX_M1_MEM1_CORE1_SE_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE1_SE_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE1_SE_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE1_SE_BUFF_BASE      0x30000000
#define DX_M1_MEM1_CORE1_SE_BUFF_END       0x300000ff

#define DX_M1_MEM1_CORE1_GE_BUFF_WIDTH     512  /* unit : bit */
#define DX_M1_MEM1_CORE1_GE_BUFF_DEPTH     256
#define DX_M1_MEM1_CORE1_GE_BUFF_SIZE      16384  /* 16KB [<= 512 * 256 / 8] */
#define DX_M1_MEM1_CORE1_GE_BUFF_BASE      0x34000000
#define DX_M1_MEM1_CORE1_GE_BUFF_END       0x340000ff


std::vector<NpuMemMap> gNpuMemMaps_DX_M1[2] = {
  [0] = {
    /* name, group, cpu_mem, in-place copy, type, addr_start, width, size, addr_end */
    {"DX_M1_MEM0_VMEM_BUFF0", 0, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF0_BASE, DX_M1_MEM0_VMEM_BUFF0_WIDTH/8, DX_M1_MEM0_VMEM_BUFF0_SIZE, DX_M1_MEM0_VMEM_BUFF0_END,},
    {"DX_M1_MEM0_VMEM_BUFF1", 1, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF1_BASE, DX_M1_MEM0_VMEM_BUFF1_WIDTH/8, DX_M1_MEM0_VMEM_BUFF1_SIZE, DX_M1_MEM0_VMEM_BUFF1_END,},
    {"DX_M1_MEM0_VMEM_BUFF2", 2, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF2_BASE, DX_M1_MEM0_VMEM_BUFF2_WIDTH/8, DX_M1_MEM0_VMEM_BUFF2_SIZE, DX_M1_MEM0_VMEM_BUFF2_END,},
    {"DX_M1_MEM0_VMEM_BUFF3", 3, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF3_BASE, DX_M1_MEM0_VMEM_BUFF3_WIDTH/8, DX_M1_MEM0_VMEM_BUFF3_SIZE, DX_M1_MEM0_VMEM_BUFF3_END,},
    {"DX_M1_MEM0_VMEM_BUFF4", 4, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF4_BASE, DX_M1_MEM0_VMEM_BUFF4_WIDTH/8, DX_M1_MEM0_VMEM_BUFF4_SIZE, DX_M1_MEM0_VMEM_BUFF4_END,},
    {"DX_M1_MEM0_VMEM_BUFF5", 5, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF5_BASE, DX_M1_MEM0_VMEM_BUFF5_WIDTH/8, DX_M1_MEM0_VMEM_BUFF5_SIZE, DX_M1_MEM0_VMEM_BUFF5_END,},
    {"DX_M1_MEM0_VMEM_BUFF6", 6, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF6_BASE, DX_M1_MEM0_VMEM_BUFF6_WIDTH/8, DX_M1_MEM0_VMEM_BUFF6_SIZE, DX_M1_MEM0_VMEM_BUFF6_END,},
    {"DX_M1_MEM0_VMEM_BUFF7", 7, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF7_BASE, DX_M1_MEM0_VMEM_BUFF7_WIDTH/8, DX_M1_MEM0_VMEM_BUFF7_SIZE, DX_M1_MEM0_VMEM_BUFF7_END,},
    {"DX_M1_MEM0_VMEM_BUFF8", 8, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF8_BASE, DX_M1_MEM0_VMEM_BUFF8_WIDTH/8, DX_M1_MEM0_VMEM_BUFF8_SIZE, DX_M1_MEM0_VMEM_BUFF8_END,},
    {"DX_M1_MEM0_VMEM_BUFF9", 9, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF9_BASE, DX_M1_MEM0_VMEM_BUFF9_WIDTH/8, DX_M1_MEM0_VMEM_BUFF9_SIZE, DX_M1_MEM0_VMEM_BUFF9_END,},
    {"DX_M1_MEM0_VMEM_BUFF10", 10, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF10_BASE, DX_M1_MEM0_VMEM_BUFF10_WIDTH/8, DX_M1_MEM0_VMEM_BUFF10_SIZE, DX_M1_MEM0_VMEM_BUFF10_END,},
    {"DX_M1_MEM0_VMEM_BUFF11", 11, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF11_BASE, DX_M1_MEM0_VMEM_BUFF11_WIDTH/8, DX_M1_MEM0_VMEM_BUFF11_SIZE, DX_M1_MEM0_VMEM_BUFF11_END,},
    {"DX_M1_MEM0_VMEM_BUFF12", 12, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF12_BASE, DX_M1_MEM0_VMEM_BUFF12_WIDTH/8, DX_M1_MEM0_VMEM_BUFF12_SIZE, DX_M1_MEM0_VMEM_BUFF12_END,},
    {"DX_M1_MEM0_VMEM_BUFF13", 13, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF13_BASE, DX_M1_MEM0_VMEM_BUFF13_WIDTH/8, DX_M1_MEM0_VMEM_BUFF13_SIZE, DX_M1_MEM0_VMEM_BUFF13_END,},
    {"DX_M1_MEM0_VMEM_BUFF14", 14, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF14_BASE, DX_M1_MEM0_VMEM_BUFF14_WIDTH/8, DX_M1_MEM0_VMEM_BUFF14_SIZE, DX_M1_MEM0_VMEM_BUFF14_END,},
    {"DX_M1_MEM0_VMEM_BUFF15", 15, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF15_BASE, DX_M1_MEM0_VMEM_BUFF15_WIDTH/8, DX_M1_MEM0_VMEM_BUFF15_SIZE, DX_M1_MEM0_VMEM_BUFF15_END,},
    {"DX_M1_MEM0_VMEM_BUFF16", 16, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF16_BASE, DX_M1_MEM0_VMEM_BUFF16_WIDTH/8, DX_M1_MEM0_VMEM_BUFF16_SIZE, DX_M1_MEM0_VMEM_BUFF16_END,},
    {"DX_M1_MEM0_VMEM_BUFF17", 17, 0, 1, N_MEM_RW, DX_M1_MEM0_VMEM_BUFF17_BASE, DX_M1_MEM0_VMEM_BUFF17_WIDTH/8, DX_M1_MEM0_VMEM_BUFF17_SIZE, DX_M1_MEM0_VMEM_BUFF17_END,},
    {"DX_M1_MEM0_CORE0_MUL_BUFF", 18, 0, 0, N_MEM_RW, DX_M1_MEM0_CORE0_MUL_BUFF_BASE, DX_M1_MEM0_CORE0_MUL_BUFF_WIDTH/8, DX_M1_MEM0_CORE0_MUL_BUFF_SIZE, DX_M1_MEM0_CORE0_MUL_BUFF_END,},
    {"DX_M1_MEM0_CORE0_ADD_BUFF", 18, 0, 0, N_MEM_RW, DX_M1_MEM0_CORE0_ADD_BUFF_BASE, DX_M1_MEM0_CORE0_ADD_BUFF_WIDTH/8, DX_M1_MEM0_CORE0_ADD_BUFF_SIZE, DX_M1_MEM0_CORE0_ADD_BUFF_END,},
    {"DX_M1_MEM0_CORE0_SKIP_MUL_BUFF", 18, 0, 0, N_MEM_RW, DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_BASE, DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_WIDTH/8, DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_SIZE, DX_M1_MEM0_CORE0_SKIP_MUL_BUFF_END,},
    {"DX_M1_MEM0_CORE0_SKIP_ADD_BUFF", 18, 0, 0, N_MEM_RW, DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_BASE, DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_WIDTH/8, DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_SIZE, DX_M1_MEM0_CORE0_SKIP_ADD_BUFF_END,},
    {"DX_M1_MEM0_CORE0_SE_BUFF", 18, 0, 0, N_MEM_RW, DX_M1_MEM0_CORE0_SE_BUFF_BASE, DX_M1_MEM0_CORE0_SE_BUFF_WIDTH/8, DX_M1_MEM0_CORE0_SE_BUFF_SIZE, DX_M1_MEM0_CORE0_SE_BUFF_END,},
    {"DX_M1_MEM0_CORE0_GE_BUFF", 18, 0, 0, N_MEM_RW, DX_M1_MEM0_CORE0_GE_BUFF_BASE, DX_M1_MEM0_CORE0_GE_BUFF_WIDTH/8, DX_M1_MEM0_CORE0_GE_BUFF_SIZE, DX_M1_MEM0_CORE0_GE_BUFF_END,},
  },
  [1] = {
    /* name, group, cpu_mem, in-place copy, type, addr_start, width, size, addr_end */
    {"DX_M1_MEM1_VMEM_BUFF0", 0, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF0_BASE, DX_M1_MEM1_VMEM_BUFF0_WIDTH/8, DX_M1_MEM1_VMEM_BUFF0_SIZE, DX_M1_MEM1_VMEM_BUFF0_END,},
    {"DX_M1_MEM1_VMEM_BUFF1", 1, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF1_BASE, DX_M1_MEM1_VMEM_BUFF1_WIDTH/8, DX_M1_MEM1_VMEM_BUFF1_SIZE, DX_M1_MEM1_VMEM_BUFF1_END,},
    {"DX_M1_MEM1_VMEM_BUFF2", 2, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF2_BASE, DX_M1_MEM1_VMEM_BUFF2_WIDTH/8, DX_M1_MEM1_VMEM_BUFF2_SIZE, DX_M1_MEM1_VMEM_BUFF2_END,},
    {"DX_M1_MEM1_VMEM_BUFF3", 3, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF3_BASE, DX_M1_MEM1_VMEM_BUFF3_WIDTH/8, DX_M1_MEM1_VMEM_BUFF3_SIZE, DX_M1_MEM1_VMEM_BUFF3_END,},
    {"DX_M1_MEM1_VMEM_BUFF4", 4, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF4_BASE, DX_M1_MEM1_VMEM_BUFF4_WIDTH/8, DX_M1_MEM1_VMEM_BUFF4_SIZE, DX_M1_MEM1_VMEM_BUFF4_END,},
    {"DX_M1_MEM1_VMEM_BUFF5", 5, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF5_BASE, DX_M1_MEM1_VMEM_BUFF5_WIDTH/8, DX_M1_MEM1_VMEM_BUFF5_SIZE, DX_M1_MEM1_VMEM_BUFF5_END,},
    {"DX_M1_MEM1_VMEM_BUFF6", 6, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF6_BASE, DX_M1_MEM1_VMEM_BUFF6_WIDTH/8, DX_M1_MEM1_VMEM_BUFF6_SIZE, DX_M1_MEM1_VMEM_BUFF6_END,},
    {"DX_M1_MEM1_VMEM_BUFF7", 7, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF7_BASE, DX_M1_MEM1_VMEM_BUFF7_WIDTH/8, DX_M1_MEM1_VMEM_BUFF7_SIZE, DX_M1_MEM1_VMEM_BUFF7_END,},
    {"DX_M1_MEM1_VMEM_BUFF8", 8, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF8_BASE, DX_M1_MEM1_VMEM_BUFF8_WIDTH/8, DX_M1_MEM1_VMEM_BUFF8_SIZE, DX_M1_MEM1_VMEM_BUFF8_END,},
    {"DX_M1_MEM1_VMEM_BUFF9", 9, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF9_BASE, DX_M1_MEM1_VMEM_BUFF9_WIDTH/8, DX_M1_MEM1_VMEM_BUFF9_SIZE, DX_M1_MEM1_VMEM_BUFF9_END,},
    {"DX_M1_MEM1_VMEM_BUFF10", 10, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF10_BASE, DX_M1_MEM1_VMEM_BUFF10_WIDTH/8, DX_M1_MEM1_VMEM_BUFF10_SIZE, DX_M1_MEM1_VMEM_BUFF10_END,},
    {"DX_M1_MEM1_VMEM_BUFF11", 11, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF11_BASE, DX_M1_MEM1_VMEM_BUFF11_WIDTH/8, DX_M1_MEM1_VMEM_BUFF11_SIZE, DX_M1_MEM1_VMEM_BUFF11_END,},
    {"DX_M1_MEM1_VMEM_BUFF12", 12, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF12_BASE, DX_M1_MEM1_VMEM_BUFF12_WIDTH/8, DX_M1_MEM1_VMEM_BUFF12_SIZE, DX_M1_MEM1_VMEM_BUFF12_END,},
    {"DX_M1_MEM1_VMEM_BUFF13", 13, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF13_BASE, DX_M1_MEM1_VMEM_BUFF13_WIDTH/8, DX_M1_MEM1_VMEM_BUFF13_SIZE, DX_M1_MEM1_VMEM_BUFF13_END,},
    {"DX_M1_MEM1_VMEM_BUFF14", 14, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF14_BASE, DX_M1_MEM1_VMEM_BUFF14_WIDTH/8, DX_M1_MEM1_VMEM_BUFF14_SIZE, DX_M1_MEM1_VMEM_BUFF14_END,},
    {"DX_M1_MEM1_VMEM_BUFF15", 15, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF15_BASE, DX_M1_MEM1_VMEM_BUFF15_WIDTH/8, DX_M1_MEM1_VMEM_BUFF15_SIZE, DX_M1_MEM1_VMEM_BUFF15_END,},
    {"DX_M1_MEM1_VMEM_BUFF16", 16, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF16_BASE, DX_M1_MEM1_VMEM_BUFF16_WIDTH/8, DX_M1_MEM1_VMEM_BUFF16_SIZE, DX_M1_MEM1_VMEM_BUFF16_END,},
    {"DX_M1_MEM1_VMEM_BUFF17", 17, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF17_BASE, DX_M1_MEM1_VMEM_BUFF17_WIDTH/8, DX_M1_MEM1_VMEM_BUFF17_SIZE, DX_M1_MEM1_VMEM_BUFF17_END,},
    {"DX_M1_MEM1_VMEM_BUFF18", 18, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF18_BASE, DX_M1_MEM1_VMEM_BUFF18_WIDTH/8, DX_M1_MEM1_VMEM_BUFF18_SIZE, DX_M1_MEM1_VMEM_BUFF18_END,},
    {"DX_M1_MEM1_VMEM_BUFF19", 19, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF19_BASE, DX_M1_MEM1_VMEM_BUFF19_WIDTH/8, DX_M1_MEM1_VMEM_BUFF19_SIZE, DX_M1_MEM1_VMEM_BUFF19_END,},
    {"DX_M1_MEM1_VMEM_BUFF20", 20, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF20_BASE, DX_M1_MEM1_VMEM_BUFF20_WIDTH/8, DX_M1_MEM1_VMEM_BUFF20_SIZE, DX_M1_MEM1_VMEM_BUFF20_END,},
    {"DX_M1_MEM1_VMEM_BUFF21", 21, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF21_BASE, DX_M1_MEM1_VMEM_BUFF21_WIDTH/8, DX_M1_MEM1_VMEM_BUFF21_SIZE, DX_M1_MEM1_VMEM_BUFF21_END,},
    {"DX_M1_MEM1_VMEM_BUFF22", 22, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF22_BASE, DX_M1_MEM1_VMEM_BUFF22_WIDTH/8, DX_M1_MEM1_VMEM_BUFF22_SIZE, DX_M1_MEM1_VMEM_BUFF22_END,},
    {"DX_M1_MEM1_VMEM_BUFF23", 23, 0, 1, N_MEM_RW, DX_M1_MEM1_VMEM_BUFF23_BASE, DX_M1_MEM1_VMEM_BUFF23_WIDTH/8, DX_M1_MEM1_VMEM_BUFF23_SIZE, DX_M1_MEM1_VMEM_BUFF23_END,},
    {"DX_M1_MEM1_CORE0_MUL_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE0_MUL_BUFF_BASE, DX_M1_MEM1_CORE0_MUL_BUFF_WIDTH/8, DX_M1_MEM1_CORE0_MUL_BUFF_SIZE, DX_M1_MEM1_CORE0_MUL_BUFF_END,},
    {"DX_M1_MEM1_CORE0_ADD_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE0_ADD_BUFF_BASE, DX_M1_MEM1_CORE0_ADD_BUFF_WIDTH/8, DX_M1_MEM1_CORE0_ADD_BUFF_SIZE, DX_M1_MEM1_CORE0_ADD_BUFF_END,},
    {"DX_M1_MEM1_CORE0_SKIP_MUL_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_BASE, DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_WIDTH/8, DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_SIZE, DX_M1_MEM1_CORE0_SKIP_MUL_BUFF_END,},
    {"DX_M1_MEM1_CORE0_SKIP_ADD_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_BASE, DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_WIDTH/8, DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_SIZE, DX_M1_MEM1_CORE0_SKIP_ADD_BUFF_END,},
    {"DX_M1_MEM1_CORE0_SE_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE0_SE_BUFF_BASE, DX_M1_MEM1_CORE0_SE_BUFF_WIDTH/8, DX_M1_MEM1_CORE0_SE_BUFF_SIZE, DX_M1_MEM1_CORE0_SE_BUFF_END,},
    {"DX_M1_MEM1_CORE0_GE_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE0_GE_BUFF_BASE, DX_M1_MEM1_CORE0_GE_BUFF_WIDTH/8, DX_M1_MEM1_CORE0_GE_BUFF_SIZE, DX_M1_MEM1_CORE0_GE_BUFF_END,},
    {"DX_M1_MEM1_CORE1_MUL_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE1_MUL_BUFF_BASE, DX_M1_MEM1_CORE1_MUL_BUFF_WIDTH/8, DX_M1_MEM1_CORE1_MUL_BUFF_SIZE, DX_M1_MEM1_CORE1_MUL_BUFF_END,},
    {"DX_M1_MEM1_CORE1_ADD_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE1_ADD_BUFF_BASE, DX_M1_MEM1_CORE1_ADD_BUFF_WIDTH/8, DX_M1_MEM1_CORE1_ADD_BUFF_SIZE, DX_M1_MEM1_CORE1_ADD_BUFF_END,},
    {"DX_M1_MEM1_CORE1_SKIP_MUL_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_BASE, DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_WIDTH/8, DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_SIZE, DX_M1_MEM1_CORE1_SKIP_MUL_BUFF_END,},
    {"DX_M1_MEM1_CORE1_SKIP_ADD_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_BASE, DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_WIDTH/8, DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_SIZE, DX_M1_MEM1_CORE1_SKIP_ADD_BUFF_END,},
    {"DX_M1_MEM1_CORE1_SE_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE1_SE_BUFF_BASE, DX_M1_MEM1_CORE1_SE_BUFF_WIDTH/8, DX_M1_MEM1_CORE1_SE_BUFF_SIZE, DX_M1_MEM1_CORE1_SE_BUFF_END,},
    {"DX_M1_MEM1_CORE1_GE_BUFF", 24, 0, 0, N_MEM_RW, DX_M1_MEM1_CORE1_GE_BUFF_BASE, DX_M1_MEM1_CORE1_GE_BUFF_WIDTH/8, DX_M1_MEM1_CORE1_GE_BUFF_SIZE, DX_M1_MEM1_CORE1_GE_BUFF_END,},
  },
};

} /* namespace dxrt */
