<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] STM32 &quot;reset halt&quot; appears broken
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-April/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20STM32%20%22reset%20halt%22%20appears%20broken&In-Reply-To=%3Cc09652430904230747s4f5f968dy1083bc233c2a76ca%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005667.html">
   <LINK REL="Next"  HREF="005673.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] STM32 &quot;reset halt&quot; appears broken</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20STM32%20%22reset%20halt%22%20appears%20broken&In-Reply-To=%3Cc09652430904230747s4f5f968dy1083bc233c2a76ca%40mail.gmail.com%3E"
       TITLE="[Openocd-development] STM32 &quot;reset halt&quot; appears broken">oyvind.harboe at zylin.com
       </A><BR>
    <I>Thu Apr 23 16:47:18 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="005667.html">[Openocd-development] Open-OCD GDB Server
</A></li>
        <LI>Next message: <A HREF="005673.html">[Openocd-development] STM32 &quot;reset halt&quot; appears broken
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5654">[ date ]</a>
              <a href="thread.html#5654">[ thread ]</a>
              <a href="subject.html#5654">[ subject ]</a>
              <a href="author.html#5654">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>&quot;reset halt&quot; for STM32 appears to be broken in SVN HEAD...

I don't know if this is a regression.

&quot;reset run&quot;, &quot;halt&quot;, &quot;flash probe 0&quot; works.
&quot;reset halt&quot;, &quot;flash probe 0&quot; fails.

Any ideas?

Log attached....


Open On-Chip Debugger
&gt;<i> debug_level 3
</I>
&gt;<i> reset halt
</I> JTAG tap: stm32.cpu tap/device found: 0x3ba00477 (Manufacturer: 0x23b, Part: 0x
ba00, Version: 0x3)
JTAG Tap/device matched
JTAG tap: stm32.bs tap/device found: 0x16410041 (Manufacturer: 0x020, Part: 0x64
10, Version: 0x1)
JTAG Tap/device matched
AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
SWJ-DP OVERRUN - check clock or reduce jtag speed
dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
SWJ-DP OVERRUN - check clock or reduce jtag speed
dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
SWJ-DP OVERRUN - check clock or reduce jtag speed
dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
BUG: keep_alive() was not invoked in the 1000ms timelimit. GDB alive packet not
sent! (1170)
timed out while waiting for target halted
Runtime error, file &quot;embedded:startup.tcl&quot;, line 211:
    expected return code but got 'TARGET: stm32.cpu - Not halted'
in procedure 'ocd_process_reset'
Runtime error, file &quot;command.c&quot;, line 456:

&gt;<i> flash probe 0
</I> Target not halted
unknown error when probing flash bank '#0' at 0x00000000

&gt;<i> reset run
</I> JTAG tap: stm32.cpu tap/device found: 0x3ba00477 (Manufacturer: 0x23b, Part: 0x
ba00, Version: 0x3)
JTAG Tap/device matched
JTAG tap: stm32.bs tap/device found: 0x16410041 (Manufacturer: 0x020, Part: 0x64
10, Version: 0x1)
JTAG Tap/device matched
AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
SWJ-DP OVERRUN - check clock or reduce jtag speed
dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4

&gt;<i> halt
</I> target state: halted
target halted due to debug-request, current mode: Handler SysTick
xPSR: 0x6100000f pc: 0x08000144

&gt;<i> flash probe 0
</I> device id = 0x20016410
flash size = 128kbytes
flash 'stm32x' found at 0x08000000

&gt;<i>
</I>

-- 
&#216;yvind Harboe
Embedded software and hardware consulting services
<A HREF="http://consulting.zylin.com">http://consulting.zylin.com</A>
-------------- next part --------------
Info : JTAG tap: stm32.cpu tap/device found: 0x3ba00477 (Manufacturer: 0x23b, Part: 0xba00, Version: 0x3)
Info : JTAG Tap/device matched
Info : JTAG tap: stm32.bs tap/device found: 0x16410041 (Manufacturer: 0x020, Part: 0x6410, Version: 0x1)
Info : JTAG Tap/device matched
Warn : no tcl port specified, using default port 6666
Init complete, GDB &amp; telnet servers launched.
Route - dst: 0.0.0.0, mask: 0.0.0.0, gateway: 10.0.0.69
Route - dst: 127.0.0.0, mask: 255.0.0.0, gateway: 127.0.0.1
Info : accepting 'telnet' connection from 0
User : 26 5100 command.c:494 command_run_line(): 
Debug: 28 7700 command.c:91 script_command(): script_command - reset
Debug: 29 7710 command.c:108 script_command(): script_command - reset, argv[0]=ocd_reset
Debug: 30 7710 command.c:108 script_command(): script_command - reset, argv[1]=halt
Debug: 31 7800 target.c:3969 jim_target(): Target command params:
Debug: 32 7800 target.c:3970 jim_target(): target names 
Debug: 33 7820 target.c:3103 target_handle_event(): event: 11 reset-start - no action
Debug: 34 7830 jtag.c:2234 jtag_init_reset(): Trying to bring the JTAG controller to life by asserting TRST / RESET
Debug: 35 7830 zy1000.c:159 zy1000_reset(): zy1000 trst=1, srst=0
Debug: 36 7840 jtag.c:1142 jtag_add_reset(): SRST line released
Debug: 37 7950 jtag.c:1161 jtag_add_reset(): TRST line asserted
Debug: 38 7950 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 39 7960 jtag.c:1450 jtag_reset_callback(): -
Debug: 40 7970 jtag.c:1450 jtag_reset_callback(): -
Debug: 41 7970 zy1000.c:159 zy1000_reset(): zy1000 trst=1, srst=1
Debug: 42 7980 jtag.c:1138 jtag_add_reset(): SRST line asserted
Debug: 43 7980 jtag.c:1161 jtag_add_reset(): TRST line asserted
Debug: 44 7990 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 45 8000 jtag.c:1450 jtag_reset_callback(): -
Debug: 46 8000 jtag.c:1450 jtag_reset_callback(): -
Debug: 47 8010 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=1
Debug: 48 8020 jtag.c:1138 jtag_add_reset(): SRST line asserted
Debug: 49 8120 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=0
Debug: 50 8130 jtag.c:1142 jtag_add_reset(): SRST line released
Debug: 52 8330 jtag.c:2201 jtag_init_inner(): Init JTAG chain
Debug: 53 8340 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 54 8350 jtag.c:1450 jtag_reset_callback(): -
Debug: 55 8350 jtag.c:1450 jtag_reset_callback(): -
Info : 56 8360 jtag.c:1570 jtag_examine_chain(): JTAG tap: stm32.cpu tap/device found: 0x3ba00477 (Manufacturer: 0x23b, Part: 0xba00, Version: 0x3)
Info : 57 8370 jtag.c:1608 jtag_examine_chain(): JTAG Tap/device matched
Info : 58 8380 jtag.c:1570 jtag_examine_chain(): JTAG tap: stm32.bs tap/device found: 0x16410041 (Manufacturer: 0x020, Part: 0x6410, Version: 0x1)
Info : 59 8400 jtag.c:1608 jtag_examine_chain(): JTAG Tap/device matched
Debug: 60 8410 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 61 8410 jtag.c:1450 jtag_reset_callback(): -
Debug: 62 8420 jtag.c:1450 jtag_reset_callback(): -
Debug: 63 8430 target.c:3969 jim_target(): Target command params:
Debug: 64 8430 target.c:3970 jim_target(): target names 
Debug: 65 8440 cortex_swjdp.c:982 ahbap_debugport_init():  
Debug: 66 8450 cortex_swjdp.c:1026 ahbap_debugport_init(): AHB-AP ID Register 0x14770011, Debug ROM Address 0xe00ff003
Debug: 67 8460 target.c:3969 jim_target(): Target command params:
Debug: 68 8470 target.c:3970 jim_target(): target names 
Debug: 69 8490 target.c:3103 target_handle_event(): event: 12 reset-assert-pre - no action
Debug: 70 8500 cortex_m3.c:711 cortex_m3_assert_reset(): target-&gt;state: halted
Debug: 71 8510 cortex_swjdp.c:240 swjdp_transaction_endcheck(): swjdp: CTRL/STAT error 0xf0000003
Error: 72 8510 cortex_swjdp.c:251 swjdp_transaction_endcheck(): AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
Error: 73 8530 cortex_swjdp.c:253 swjdp_transaction_endcheck(): SWJ-DP OVERRUN - check clock or reduce jtag speed
Debug: 74 8540 cortex_swjdp.c:264 swjdp_transaction_endcheck(): swjdp: status 0xf0000001
Error: 75 8550 cortex_swjdp.c:271 swjdp_transaction_endcheck(): dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
Debug: 76 8560 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=1
Debug: 77 8570 jtag.c:1138 jtag_add_reset(): SRST line asserted
Debug: 79 8720 cortex_m3.c:489 cortex_m3_halt(): target-&gt;state: reset
Debug: 80 8730 target.c:3103 target_handle_event(): event: 13 reset-assert-post - no action
Debug: 81 8740 target.c:3969 jim_target(): Target command params:
Debug: 82 8750 target.c:3970 jim_target(): target names 
Debug: 83 8770 target.c:3103 target_handle_event(): event: 14 reset-deassert-pre - no action
Debug: 84 8780 cortex_m3.c:821 cortex_m3_deassert_reset(): target-&gt;state: reset
Debug: 85 8780 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=0
Debug: 86 8790 jtag.c:1142 jtag_add_reset(): SRST line released
Debug: 87 9000 target.c:3103 target_handle_event(): event: 15 reset-deassert-post - no action
Debug: 88 9010 target.c:3969 jim_target(): Target command params:
Debug: 89 9020 target.c:3970 jim_target(): target names 
Debug: 90 9040 cortex_m3.c:445 cortex_m3_poll(): Exit from reset with dcb_dhcsr 0x1010001
Debug: 91 9050 cortex_m3.c:208 cortex_m3_endreset_event(): DCB_DEMCR = 0x01000500
Debug: 92 9060 cortex_swjdp.c:240 swjdp_transaction_endcheck(): swjdp: CTRL/STAT error 0xf0000003
Error: 93 9070 cortex_swjdp.c:251 swjdp_transaction_endcheck(): AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
Error: 94 9080 cortex_swjdp.c:253 swjdp_transaction_endcheck(): SWJ-DP OVERRUN - check clock or reduce jtag speed
Debug: 95 9090 cortex_swjdp.c:264 swjdp_transaction_endcheck(): swjdp: status 0xf0000001
Error: 96 9100 cortex_swjdp.c:271 swjdp_transaction_endcheck(): dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
Debug: 97 9120 cortex_swjdp.c:240 swjdp_transaction_endcheck(): swjdp: CTRL/STAT error 0xf0000003
Error: 98 9120 cortex_swjdp.c:251 swjdp_transaction_endcheck(): AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
Error: 99 9140 cortex_swjdp.c:253 swjdp_transaction_endcheck(): SWJ-DP OVERRUN - check clock or reduce jtag speed
Debug: 100 9150 cortex_swjdp.c:264 swjdp_transaction_endcheck(): swjdp: status 0xf0000001
Error: 101 9160 cortex_swjdp.c:271 swjdp_transaction_endcheck(): dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
Debug: 102 9170 target.c:1243 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 103 9180 target.c:1243 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 104 9190 target.c:1243 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 105 9200 target.c:1243 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 106 9210 target.c:1243 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 107 9220 target.c:1243 target_write_u32(): address: 0xe0002018, value: 0x00000000
Debug: 108 9230 target.c:1243 target_write_u32(): address: 0xe000201c, value: 0x00000000
Debug: 109 9240 target.c:1243 target_write_u32(): address: 0xe0002020, value: 0x00000000
Debug: 110 9240 target.c:1243 target_write_u32(): address: 0xe0002024, value: 0x00000000
Debug: 111 9250 target.c:1243 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 112 9260 target.c:1243 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 113 9270 target.c:1243 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 114 9280 target.c:1243 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 115 9290 target.c:1243 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 116 9300 target.c:1243 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 117 9300 target.c:1243 target_write_u32(): address: 0xe0001040, value: 0x00000000
Debug: 118 9310 target.c:1243 target_write_u32(): address: 0xe0001044, value: 0x00000000
Debug: 119 9320 target.c:1243 target_write_u32(): address: 0xe0001048, value: 0x00000000
Debug: 120 9330 target.c:1243 target_write_u32(): address: 0xe0001050, value: 0x00000000
Debug: 121 9340 target.c:1243 target_write_u32(): address: 0xe0001054, value: 0x00000000
Debug: 122 9350 target.c:1243 target_write_u32(): address: 0xe0001058, value: 0x00000000
Debug: 123 9360 target.c:1735 target_wait_state(): waiting for target halted...
Warn : 124 9870 log.c:392 keep_alive(): BUG: keep_alive() was not invoked in the 1000ms timelimit. GDB alive packet not sent! (1170)
Error: 126 10370 target.c:1746 target_wait_state(): timed out while waiting for target halted
User : 127 10400 command.c:626 openocd_jim_vfprintf(): Runtime error, file &quot;embedded:startup.tcl&quot;, line 211:
    User : 128 10410 command.c:626 openocd_jim_vfprintf(): expected return code but got 'TARGET: stm32.cpu - Not halted'
User : 130 10420 command.c:626 openocd_jim_vfprintf(): 
Debug: 131 10430 command.c:427 run_command(): Command failed with error code -4
User : 132 10440 command.c:626 openocd_jim_vfprintf(): Runtime error, file &quot;command.c&quot;, line 456:
    User : 133 10450 command.c:626 openocd_jim_vfprintf(): 
Debug: 135 12190 command.c:91 script_command(): script_command - probe
Debug: 136 12200 command.c:108 script_command(): script_command - probe, argv[0]=ocd_flash_probe
Debug: 137 12210 command.c:108 script_command(): script_command - probe, argv[1]=0
Error: 138 12210 stm32x.c:718 stm32x_probe(): Target not halted
User : 139 12220 command.c:383 command_print(): unknown error when probing flash bank '#0' at 0x00000000
User : 140 12240 command.c:494 command_run_line(): 
Debug: 142 15110 command.c:91 script_command(): script_command - reset
Debug: 143 15110 command.c:108 script_command(): script_command - reset, argv[0]=ocd_reset
Debug: 144 15120 command.c:108 script_command(): script_command - reset, argv[1]=run
Debug: 145 15140 target.c:3969 jim_target(): Target command params:
Debug: 146 15140 target.c:3970 jim_target(): target names 
Debug: 147 15150 target.c:3103 target_handle_event(): event: 11 reset-start - no action
Debug: 148 15160 jtag.c:2234 jtag_init_reset(): Trying to bring the JTAG controller to life by asserting TRST / RESET
Debug: 149 15170 zy1000.c:159 zy1000_reset(): zy1000 trst=1, srst=0
Debug: 150 15180 jtag.c:1142 jtag_add_reset(): SRST line released
Debug: 151 15280 jtag.c:1161 jtag_add_reset(): TRST line asserted
Debug: 152 15290 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 153 15300 jtag.c:1450 jtag_reset_callback(): -
Debug: 154 15300 jtag.c:1450 jtag_reset_callback(): -
Debug: 155 15310 zy1000.c:159 zy1000_reset(): zy1000 trst=1, srst=1
Debug: 156 15310 jtag.c:1138 jtag_add_reset(): SRST line asserted
Debug: 157 15320 jtag.c:1161 jtag_add_reset(): TRST line asserted
Debug: 158 15330 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 159 15340 jtag.c:1450 jtag_reset_callback(): -
Debug: 160 15340 jtag.c:1450 jtag_reset_callback(): -
Debug: 161 15350 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=1
Debug: 162 15350 jtag.c:1138 jtag_add_reset(): SRST line asserted
Debug: 163 15460 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=0
Debug: 164 15470 jtag.c:1142 jtag_add_reset(): SRST line released
Debug: 166 15670 jtag.c:2201 jtag_init_inner(): Init JTAG chain
Debug: 167 15680 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 168 15690 jtag.c:1450 jtag_reset_callback(): -
Debug: 169 15700 jtag.c:1450 jtag_reset_callback(): -
Info : 170 15700 jtag.c:1570 jtag_examine_chain(): JTAG tap: stm32.cpu tap/device found: 0x3ba00477 (Manufacturer: 0x23b, Part: 0xba00, Version: 0x3)
Info : 171 15720 jtag.c:1608 jtag_examine_chain(): JTAG Tap/device matched
Info : 172 15730 jtag.c:1570 jtag_examine_chain(): JTAG tap: stm32.bs tap/device found: 0x16410041 (Manufacturer: 0x020, Part: 0x6410, Version: 0x1)
Info : 173 15740 jtag.c:1608 jtag_examine_chain(): JTAG Tap/device matched
Debug: 174 15750 jtag.c:390 jtag_call_event_callbacks(): jtag event: JTAG controller reset (RESET or TRST)
Debug: 175 15760 jtag.c:1450 jtag_reset_callback(): -
Debug: 176 15760 jtag.c:1450 jtag_reset_callback(): -
Debug: 177 15770 target.c:3969 jim_target(): Target command params:
Debug: 178 15770 target.c:3970 jim_target(): target names 
Debug: 179 15780 cortex_swjdp.c:982 ahbap_debugport_init():  
Debug: 180 15790 cortex_swjdp.c:1026 ahbap_debugport_init(): AHB-AP ID Register 0x14770011, Debug ROM Address 0xe00ff003
Debug: 181 15800 target.c:3969 jim_target(): Target command params:
Debug: 182 15810 target.c:3970 jim_target(): target names 
Debug: 183 15810 target.c:3103 target_handle_event(): event: 12 reset-assert-pre - no action
Debug: 184 15820 cortex_m3.c:711 cortex_m3_assert_reset(): target-&gt;state: running
Debug: 185 15830 cortex_swjdp.c:240 swjdp_transaction_endcheck(): swjdp: CTRL/STAT error 0xf0000003
Error: 186 15840 cortex_swjdp.c:251 swjdp_transaction_endcheck(): AHBAP: dp_select 0x10, ap_csw 0xa2000002, ap_tar 0xe000edf0
Error: 187 15850 cortex_swjdp.c:253 swjdp_transaction_endcheck(): SWJ-DP OVERRUN - check clock or reduce jtag speed
Debug: 188 15860 cortex_swjdp.c:264 swjdp_transaction_endcheck(): swjdp: status 0xf0000001
Error: 189 15880 cortex_swjdp.c:271 swjdp_transaction_endcheck(): dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x200007f4
Debug: 190 15890 cortex_m3.c:133 cortex_m3_clear_halt():  NVIC_DFSR 0x0
Debug: 191 15900 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=1
Debug: 192 15900 jtag.c:1138 jtag_add_reset(): SRST line asserted
Debug: 193 16060 target.c:3103 target_handle_event(): event: 13 reset-assert-post - no action
Debug: 194 16070 target.c:3969 jim_target(): Target command params:
Debug: 195 16080 target.c:3970 jim_target(): target names 
Debug: 196 16080 target.c:3103 target_handle_event(): event: 14 reset-deassert-pre - no action
Debug: 197 16090 cortex_m3.c:821 cortex_m3_deassert_reset(): target-&gt;state: reset
Debug: 198 16100 zy1000.c:159 zy1000_reset(): zy1000 trst=0, srst=0
Debug: 199 16110 jtag.c:1142 jtag_add_reset(): SRST line released
Debug: 201 16310 target.c:3103 target_handle_event(): event: 15 reset-deassert-post - no action
Debug: 202 16330 target.c:3969 jim_target(): Target command params:
Debug: 203 16340 target.c:3970 jim_target(): target names 
Debug: 204 16350 target.c:3103 target_handle_event(): event: 21 reset-end - no action
Debug: 205 16360 cortex_m3.c:445 cortex_m3_poll(): Exit from reset with dcb_dhcsr 0x1010001
Debug: 206 16370 cortex_m3.c:208 cortex_m3_endreset_event(): DCB_DEMCR = 0x01000500
Debug: 207 16380 target.c:1243 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 208 16380 target.c:1243 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 209 16390 target.c:1243 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 210 16400 target.c:1243 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 211 16410 target.c:1243 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 212 16420 target.c:1243 target_write_u32(): address: 0xe0002018, value: 0x00000000
Debug: 213 16430 target.c:1243 target_write_u32(): address: 0xe000201c, value: 0x00000000
Debug: 214 16440 target.c:1243 target_write_u32(): address: 0xe0002020, value: 0x00000000
Debug: 215 16450 target.c:1243 target_write_u32(): address: 0xe0002024, value: 0x00000000
Debug: 216 16450 target.c:1243 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 217 16460 target.c:1243 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 218 16470 target.c:1243 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 219 16480 target.c:1243 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 220 16490 target.c:1243 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 221 16500 target.c:1243 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 222 16510 target.c:1243 target_write_u32(): address: 0xe0001040, value: 0x00000000
Debug: 223 16520 target.c:1243 target_write_u32(): address: 0xe0001044, value: 0x00000000
Debug: 224 16520 target.c:1243 target_write_u32(): address: 0xe0001048, value: 0x00000000
Debug: 225 16530 target.c:1243 target_write_u32(): address: 0xe0001050, value: 0x00000000
Debug: 226 16540 target.c:1243 target_write_u32(): address: 0xe0001054, value: 0x00000000
Debug: 227 16550 target.c:1243 target_write_u32(): address: 0xe0001058, value: 0x00000000
User : 228 16560 command.c:494 command_run_line(): 
Debug: 230 19340 command.c:91 script_command(): script_command - halt
Debug: 231 19340 command.c:108 script_command(): script_command - halt, argv[0]=ocd_halt
Debug: 232 19350 target.c:1759 handle_halt_command(): -
Debug: 233 19360 cortex_m3.c:489 cortex_m3_halt(): target-&gt;state: running
Debug: 234 19360 cortex_m3.c:342 cortex_m3_debug_entry():  
Debug: 235 19370 cortex_m3.c:133 cortex_m3_clear_halt():  NVIC_DFSR 0x1
Debug: 236 19380 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 237 19390 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 1  value 0x20000000
Debug: 238 19400 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 2  value 0x40011000
Debug: 239 19410 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 3  value 0x1000
Debug: 240 19420 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 4  value 0x1e8ec
Debug: 241 19430 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 5  value 0x8
Debug: 242 19440 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 6  value 0xd75cbe20
Debug: 243 19460 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 7  value 0x200007f8
Debug: 244 19470 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 8  value 0xf7ffffdd
Debug: 245 19480 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 9  value 0xf7ffffff
Debug: 246 19490 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 10  value 0xed567d80
Debug: 247 19500 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 11  value 0x7e8f6bd7
Debug: 248 19510 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 12  value 0xffffcfff
Debug: 249 19520 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 13  value 0x200007d8
Debug: 250 19530 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 14  value 0xfffffff9
Debug: 251 19540 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 15  value 0x8000144
Debug: 252 19550 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 16  value 0x6100000f
Debug: 253 19560 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 17  value 0x200007d8
Debug: 254 19570 cortex_m3.c:1195 cortex_m3_load_core_reg_u32(): load from core reg 18  value 0xca58d7c8
Debug: 255 19580 cortex_m3.c:1221 cortex_m3_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 256 19590 cortex_m3.c:1221 cortex_m3_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 257 19600 cortex_m3.c:1221 cortex_m3_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 258 19610 cortex_m3.c:1221 cortex_m3_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 259 19620 cortex_m3.c:327 cortex_m3_examine_exception_reason(): SysTick SHCSR 0x20800, SR 0x209148c, CFSR 0xffffffff, AR 0xffffffff
Debug: 260 19630 cortex_m3.c:404 cortex_m3_debug_entry(): entered debug state in core mode: Handler at PC 0x8000144, target-&gt;state: halted
Debug: 261 19640 target.c:697 target_call_event_callbacks(): target event 4 (early-halted)
Debug: 262 19650 target.c:3103 target_handle_event(): event: 4 early-halted - no action
Debug: 263 19660 target.c:697 target_call_event_callbacks(): target event 5 (halted)
Debug: 264 19660 target.c:3103 target_handle_event(): event: 5 halted - no action
User : 265 19670 target.c:949 target_arch_state(): target state: halted
User : 266 19680 armv7m.c:478 armv7m_arch_state(): target halted due to debug-request, current mode: Handler SysTick
xPSR: 0x6100000f pc: 0x08000144
User : 267 19700 command.c:494 command_run_line(): 
Debug: 269 22420 command.c:91 script_command(): script_command - probe
Debug: 270 22430 command.c:108 script_command(): script_command - probe, argv[0]=ocd_flash_probe
Debug: 271 22440 command.c:108 script_command(): script_command - probe, argv[1]=0
Debug: 272 22440 target.c:1175 target_read_u32(): address: 0xe0042000, value: 0x20016410
Info : 273 22450 stm32x.c:726 stm32x_probe(): device id = 0x20016410
Debug: 274 22460 target.c:1200 target_read_u16(): address: 0x1ffff7e0, value: 0x0080
Info : 275 22470 stm32x.c:801 stm32x_probe(): flash size = 128kbytes
User : 276 22480 command.c:383 command_print(): flash 'stm32x' found at 0x08000000
User : 277 22490 command.c:494 command_run_line(): 
Debug: 279 133230 command.c:91 script_command(): script_command - zy1000_version
Debug: 280 133240 command.c:108 script_command(): script_command - zy1000_version, argv[0]=ocd_zy1000_version
User : 281 133250 command.c:383 command_print(): Zylin JTAG ZY1000 1.50 Apr 23 2009 14:42:43
Debug: 283 133370 command.c:91 script_command(): script_command - jtag_khz
Debug: 284 133370 command.c:108 script_command(): script_command - jtag_khz, argv[0]=ocd_jtag_khz
Debug: 285 133380 jtag.c:2606 handle_jtag_khz_command(): handle jtag khz
User : 286 133390 command.c:383 command_print(): 500 kHz
Debug: 288 133410 command.c:91 script_command(): script_command - zy1000_version
Debug: 289 133420 command.c:108 script_command(): script_command - zy1000_version, argv[0]=ocd_zy1000_version
Debug: 290 133430 command.c:108 script_command(): script_command - zy1000_version, argv[1]=zy1000
User : 291 133440 command.c:383 command_print(): 1.50
Debug: 293 133470 command.c:91 script_command(): script_command - zy1000_version
Debug: 294 133470 command.c:108 script_command(): script_command - zy1000_version, argv[0]=ocd_zy1000_version
Debug: 295 133480 command.c:108 script_command(): script_command - zy1000_version, argv[1]=openocd
User : 296 133490 command.c:383 command_print(): 1437
Debug: 299 133520 command.c:91 script_command(): script_command - zy1000_version
Debug: 300 133530 command.c:108 script_command(): script_command - zy1000_version, argv[0]=ocd_zy1000_version
Debug: 301 133540 command.c:108 script_command(): script_command - zy1000_version, argv[1]=date
User : 302 133550 command.c:383 command_print(): Apr 23 2009
Debug: 304 133580 command.c:91 script_command(): script_command - gdb_port
Debug: 305 133580 command.c:108 script_command(): script_command - gdb_port, argv[0]=ocd_gdb_port
User : 306 133590 command.c:383 command_print(): 3333
Debug: 308 133680 command.c:91 script_command(): script_command - poll
Debug: 309 133690 command.c:108 script_command(): script_command - poll, argv[0]=ocd_poll
User : 310 133700 target.c:949 target_arch_state(): target state: halted
User : 311 133710 armv7m.c:478 armv7m_arch_state(): target halted due to debug-request, current mode: Handler SysTick
xPSR: 0x6100000f pc: 0x08000144
Debug: 314 135610 command.c:91 script_command(): script_command - zy1000_version
Debug: 315 135620 command.c:108 script_command(): script_command - zy1000_version, argv[0]=ocd_zy1000_version
User : 316 135630 command.c:383 command_print(): Zylin JTAG ZY1000 1.50 Apr 23 2009 14:42:43
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005667.html">[Openocd-development] Open-OCD GDB Server
</A></li>
	<LI>Next message: <A HREF="005673.html">[Openocd-development] STM32 &quot;reset halt&quot; appears broken
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5654">[ date ]</a>
              <a href="thread.html#5654">[ thread ]</a>
              <a href="subject.html#5654">[ subject ]</a>
              <a href="author.html#5654">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
