Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  3 21:22:12 2023
| Host         : DESKTOP-AS9310M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             173 |           45 |
| Yes          | No                    | No                     |              21 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | pwm_val_reg_i_1_n_0             |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | RGB_Core/valcount[8]_i_1_n_0    | RGB_Core/valcount                             |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | eqOp2_in                        | tmrVal[3]_i_1_n_0                             |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                                 | sendStr[19][0]_i_1_n_0                        |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | RGB_Core/valcount[8]_i_1_n_0    |                                               |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | strIndex                        |                                               |                6 |              7 |         1.17 |
|  CLK_IBUF_BUFG | uartSend                        |                                               |                1 |              7 |         7.00 |
|  CLK_IBUF_BUFG |                                 | RGB_Core/windowcount[7]_i_1_n_0               |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG |                                 | Inst_UART_TX_CTRL/bitTmr                      |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                 | reset_cntr0                                   |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                                 | RGB_Core/clear                                |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                                 | tmrCntr0                                      |                7 |             27 |         3.86 |
|  CLK_IBUF_BUFG |                                 |                                               |               15 |             29 |         1.93 |
|  CLK_IBUF_BUFG | strIndex                        | strIndex0                                     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/txBit_i_2_n_0 | Inst_UART_TX_CTRL/READY                       |                9 |             32 |         3.56 |
+----------------+---------------------------------+-----------------------------------------------+------------------+----------------+--------------+


