Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr  2 18:35:56 2023
| Host         : DESKTOP-VN8895K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.382        0.000                      0                   75        0.182        0.000                      0                   75        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.382        0.000                      0                   75        0.182        0.000                      0                   75        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[6].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 2.578ns (71.619%)  route 1.022ns (28.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[6]
                         net (fo=1, routed)           1.022     8.750    CPU/LatchXM_O/genblk1[6].RegBit/dataOut[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.874 r  CPU/LatchXM_O/genblk1[6].RegBit/q_i_1__45/O
                         net (fo=1, routed)           0.000     8.874    CPU/LatchMW_O/genblk1[6].RegBit/memoryOutput[0]
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[6].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508     9.930    CPU/LatchMW_O/genblk1[6].RegBit/clock0
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[6].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.084    10.256    CPU/LatchMW_O/genblk1[6].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[7].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.578ns (74.763%)  route 0.870ns (25.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[7]
                         net (fo=1, routed)           0.870     8.599    CPU/LatchXM_O/genblk1[7].RegBit/dataOut[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.723 r  CPU/LatchXM_O/genblk1[7].RegBit/q_i_1__46/O
                         net (fo=1, routed)           0.000     8.723    CPU/LatchMW_O/genblk1[7].RegBit/memoryOutput[0]
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[7].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508     9.930    CPU/LatchMW_O/genblk1[7].RegBit/clock0
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[7].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.084    10.256    CPU/LatchMW_O/genblk1[7].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[4].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.578ns (74.763%)  route 0.870ns (25.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[4]
                         net (fo=1, routed)           0.870     8.599    CPU/LatchXM_O/genblk1[4].RegBit/dataOut[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.723 r  CPU/LatchXM_O/genblk1[4].RegBit/q_i_1__43/O
                         net (fo=1, routed)           0.000     8.723    CPU/LatchMW_O/genblk1[4].RegBit/memoryOutput[0]
    SLICE_X8Y100         FDCE                                         r  CPU/LatchMW_O/genblk1[4].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     9.931    CPU/LatchMW_O/genblk1[4].RegBit/clock0
    SLICE_X8Y100         FDCE                                         r  CPU/LatchMW_O/genblk1[4].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.208    
                         clock uncertainty           -0.035    10.173    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.084    10.257    CPU/LatchMW_O/genblk1[4].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[1].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 2.578ns (76.448%)  route 0.794ns (23.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=1, routed)           0.794     8.523    CPU/LatchXM_O/genblk1[1].RegBit/dataOut[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.647 r  CPU/LatchXM_O/genblk1[1].RegBit/q_i_1__40/O
                         net (fo=1, routed)           0.000     8.647    CPU/LatchMW_O/genblk1[1].RegBit/memoryOutput[0]
    SLICE_X8Y102         FDCE                                         r  CPU/LatchMW_O/genblk1[1].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     9.931    CPU/LatchMW_O/genblk1[1].RegBit/clock0
    SLICE_X8Y102         FDCE                                         r  CPU/LatchMW_O/genblk1[1].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.208    
                         clock uncertainty           -0.035    10.173    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)        0.084    10.257    CPU/LatchMW_O/genblk1[1].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[2].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 2.578ns (79.387%)  route 0.669ns (20.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[2]
                         net (fo=1, routed)           0.669     8.398    CPU/LatchXM_O/genblk1[2].RegBit/dataOut[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.522 r  CPU/LatchXM_O/genblk1[2].RegBit/q_i_1__41/O
                         net (fo=1, routed)           0.000     8.522    CPU/LatchMW_O/genblk1[2].RegBit/memoryOutput[0]
    SLICE_X8Y102         FDCE                                         r  CPU/LatchMW_O/genblk1[2].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     9.931    CPU/LatchMW_O/genblk1[2].RegBit/clock0
    SLICE_X8Y102         FDCE                                         r  CPU/LatchMW_O/genblk1[2].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.208    
                         clock uncertainty           -0.035    10.173    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)        0.084    10.257    CPU/LatchMW_O/genblk1[2].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[5].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 2.578ns (80.582%)  route 0.621ns (19.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[5]
                         net (fo=1, routed)           0.621     8.350    CPU/LatchXM_O/genblk1[5].RegBit/dataOut[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.474 r  CPU/LatchXM_O/genblk1[5].RegBit/q_i_1__44/O
                         net (fo=1, routed)           0.000     8.474    CPU/LatchMW_O/genblk1[5].RegBit/memoryOutput[0]
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[5].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508     9.930    CPU/LatchMW_O/genblk1[5].RegBit/clock0
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[5].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.082    10.254    CPU/LatchMW_O/genblk1[5].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[3].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 2.578ns (83.532%)  route 0.508ns (16.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[3]
                         net (fo=1, routed)           0.508     8.237    CPU/LatchXM_O/genblk1[3].RegBit/dataOut[0]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     8.361 r  CPU/LatchXM_O/genblk1[3].RegBit/q_i_1__42/O
                         net (fo=1, routed)           0.000     8.361    CPU/LatchMW_O/genblk1[3].RegBit/memoryOutput[0]
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[3].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508     9.930    CPU/LatchMW_O/genblk1[3].RegBit/clock0
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[3].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.086    10.258    CPU/LatchMW_O/genblk1[3].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[0].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 2.578ns (83.559%)  route 0.507ns (16.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.672     5.275    ProcMem/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.729 r  ProcMem/MemoryArray_reg_0/DOADO[0]
                         net (fo=1, routed)           0.507     8.236    CPU/LatchXM_O/genblk1[0].RegBit/dataOut[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  CPU/LatchXM_O/genblk1[0].RegBit/q_i_1__39/O
                         net (fo=1, routed)           0.000     8.360    CPU/LatchMW_O/genblk1[0].RegBit/memoryOutput[0]
    SLICE_X8Y100         FDCE                                         r  CPU/LatchMW_O/genblk1[0].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     9.931    CPU/LatchMW_O/genblk1[0].RegBit/clock0
    SLICE_X8Y100         FDCE                                         r  CPU/LatchMW_O/genblk1[0].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.208    
                         clock uncertainty           -0.035    10.173    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.084    10.257    CPU/LatchMW_O/genblk1[0].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 CPU/PC/genblk1[2].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstMem/dataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.677ns  (logic 0.937ns (35.002%)  route 1.740ns (64.998%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.708    10.310    CPU/PC/genblk1[2].RegBit/clock0
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[2].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/PC/genblk1[2].RegBit/q_reg/Q
                         net (fo=6, routed)           0.854    11.624    CPU/PC/genblk1[2].RegBit/q_reg_0
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.152    11.776 f  CPU/PC/genblk1[2].RegBit/dataOut[2]_i_2/O
                         net (fo=3, routed)           0.886    12.661    CPU/PC/genblk1[3].RegBit/dataOut_reg[0]_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.326    12.987 r  CPU/PC/genblk1[3].RegBit/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    12.987    InstMem/D[0]
    SLICE_X5Y104         FDRE                                         r  InstMem/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.587    15.009    InstMem/clock_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  InstMem/dataOut_reg[0]/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031    15.284    InstMem/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 CPU/PC/genblk1[2].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstMem/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.675ns  (logic 0.937ns (35.029%)  route 1.738ns (64.971%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.708    10.310    CPU/PC/genblk1[2].RegBit/clock0
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[2].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.459    10.769 r  CPU/PC/genblk1[2].RegBit/q_reg/Q
                         net (fo=6, routed)           0.854    11.624    CPU/PC/genblk1[2].RegBit/q_reg_0
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.152    11.776 f  CPU/PC/genblk1[2].RegBit/dataOut[2]_i_2/O
                         net (fo=3, routed)           0.884    12.659    CPU/PC/genblk1[3].RegBit/dataOut_reg[0]_0
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.326    12.985 r  CPU/PC/genblk1[3].RegBit/dataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    12.985    InstMem/D[2]
    SLICE_X5Y104         FDRE                                         r  InstMem/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.587    15.009    InstMem/clock_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  InstMem/dataOut_reg[2]/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029    15.282    InstMem/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  2.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CPU/LatchFD_IR/genblk1[27].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchDX_IR/genblk1[27].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.597     6.516    CPU/LatchFD_IR/genblk1[27].RegBit/clock0
    SLICE_X5Y103         FDCE                                         r  CPU/LatchFD_IR/genblk1[27].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.146     6.662 r  CPU/LatchFD_IR/genblk1[27].RegBit/q_reg/Q
                         net (fo=1, routed)           0.113     6.775    CPU/LatchDX_IR/genblk1[27].RegBit/latchFD_IR[0]
    SLICE_X5Y103         FDCE                                         r  CPU/LatchDX_IR/genblk1[27].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     7.033    CPU/LatchDX_IR/genblk1[27].RegBit/clock0
    SLICE_X5Y103         FDCE                                         r  CPU/LatchDX_IR/genblk1[27].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.516    
    SLICE_X5Y103         FDCE (Hold_fdce_C_D)         0.077     6.593    CPU/LatchDX_IR/genblk1[27].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.775    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU/LatchXM_IR/genblk1[27].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[6].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.707%)  route 0.134ns (41.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 7.005 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.569     6.488    CPU/LatchXM_IR/genblk1[27].RegBit/clock0
    SLICE_X9Y103         FDCE                                         r  CPU/LatchXM_IR/genblk1[27].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.146     6.634 r  CPU/LatchXM_IR/genblk1[27].RegBit/q_reg/Q
                         net (fo=9, routed)           0.134     6.769    CPU/LatchXM_O/genblk1[6].RegBit/latchXM_IR[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.045     6.814 r  CPU/LatchXM_O/genblk1[6].RegBit/q_i_1__45/O
                         net (fo=1, routed)           0.000     6.814    CPU/LatchMW_O/genblk1[6].RegBit/memoryOutput[0]
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[6].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.840     7.005    CPU/LatchMW_O/genblk1[6].RegBit/clock0
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[6].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.501    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.125     6.626    CPU/LatchMW_O/genblk1[6].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.626    
                         arrival time                           6.814    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CPU/LatchXM_O/genblk1[7].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[7].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.191ns (55.586%)  route 0.153ns (44.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 7.005 - 5.000 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 6.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.570     6.489    CPU/LatchXM_O/genblk1[7].RegBit/clock0
    SLICE_X9Y102         FDCE                                         r  CPU/LatchXM_O/genblk1[7].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.146     6.635 r  CPU/LatchXM_O/genblk1[7].RegBit/q_reg/Q
                         net (fo=2, routed)           0.153     6.788    CPU/LatchXM_O/genblk1[7].RegBit/ADDRARDADDR[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.045     6.833 r  CPU/LatchXM_O/genblk1[7].RegBit/q_i_1__46/O
                         net (fo=1, routed)           0.000     6.833    CPU/LatchMW_O/genblk1[7].RegBit/memoryOutput[0]
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[7].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.840     7.005    CPU/LatchMW_O/genblk1[7].RegBit/clock0
    SLICE_X8Y103         FDCE                                         r  CPU/LatchMW_O/genblk1[7].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.504    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.125     6.629    CPU/LatchMW_O/genblk1[7].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.833    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CPU/PC/genblk1[0].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/genblk1[3].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (54.967%)  route 0.156ns (45.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.597     6.516    CPU/PC/genblk1[0].RegBit/clock0
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[0].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.146     6.662 r  CPU/PC/genblk1[0].RegBit/q_reg/Q
                         net (fo=9, routed)           0.156     6.819    CPU/PC/genblk1[3].RegBit/q_reg_3
    SLICE_X4Y105         LUT6 (Prop_lut6_I3_O)        0.045     6.864 r  CPU/PC/genblk1[3].RegBit/q_i_1__4/O
                         net (fo=1, routed)           0.000     6.864    CPU/PC/genblk1[3].RegBit/q_i_1__4_n_0
    SLICE_X4Y105         FDCE                                         r  CPU/PC/genblk1[3].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     7.033    CPU/PC/genblk1[3].RegBit/clock0
    SLICE_X4Y105         FDCE                                         r  CPU/PC/genblk1[3].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.532    
    SLICE_X4Y105         FDCE (Hold_fdce_C_D)         0.099     6.631    CPU/PC/genblk1[3].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CPU/LatchXM_O/genblk1[1].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[1].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.753%)  route 0.162ns (43.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 6.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.570     6.489    CPU/LatchXM_O/genblk1[1].RegBit/clock0
    SLICE_X8Y101         FDCE                                         r  CPU/LatchXM_O/genblk1[1].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.167     6.656 r  CPU/LatchXM_O/genblk1[1].RegBit/q_reg/Q
                         net (fo=2, routed)           0.162     6.818    CPU/LatchXM_O/genblk1[1].RegBit/ADDRARDADDR[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I0_O)        0.045     6.863 r  CPU/LatchXM_O/genblk1[1].RegBit/q_i_1__40/O
                         net (fo=1, routed)           0.000     6.863    CPU/LatchMW_O/genblk1[1].RegBit/memoryOutput[0]
    SLICE_X8Y102         FDCE                                         r  CPU/LatchMW_O/genblk1[1].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.841     7.006    CPU/LatchMW_O/genblk1[1].RegBit/clock0
    SLICE_X8Y102         FDCE                                         r  CPU/LatchMW_O/genblk1[1].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.505    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.125     6.630    CPU/LatchMW_O/genblk1[1].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.863    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CPU/PC/genblk1[0].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/genblk1[4].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.348ns  (logic 0.191ns (54.809%)  route 0.157ns (45.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.597     6.516    CPU/PC/genblk1[0].RegBit/clock0
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[0].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.146     6.662 r  CPU/PC/genblk1[0].RegBit/q_reg/Q
                         net (fo=9, routed)           0.157     6.820    CPU/PC/genblk1[0].RegBit/q_reg_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.045     6.865 r  CPU/PC/genblk1[0].RegBit/q_i_1__5/O
                         net (fo=1, routed)           0.000     6.865    CPU/PC/genblk1[4].RegBit/q_reg_1
    SLICE_X4Y105         FDCE                                         r  CPU/PC/genblk1[4].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     7.033    CPU/PC/genblk1[4].RegBit/clock0
    SLICE_X4Y105         FDCE                                         r  CPU/PC/genblk1[4].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.532    
    SLICE_X4Y105         FDCE (Hold_fdce_C_D)         0.098     6.630    CPU/PC/genblk1[4].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CPU/LatchXM_O/genblk1[4].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_O/genblk1[4].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.827%)  route 0.185ns (49.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 6.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.570     6.489    CPU/LatchXM_O/genblk1[4].RegBit/clock0
    SLICE_X9Y101         FDCE                                         r  CPU/LatchXM_O/genblk1[4].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.146     6.635 r  CPU/LatchXM_O/genblk1[4].RegBit/q_reg/Q
                         net (fo=2, routed)           0.185     6.820    CPU/LatchXM_O/genblk1[4].RegBit/ADDRARDADDR[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.045     6.865 r  CPU/LatchXM_O/genblk1[4].RegBit/q_i_1__43/O
                         net (fo=1, routed)           0.000     6.865    CPU/LatchMW_O/genblk1[4].RegBit/memoryOutput[0]
    SLICE_X8Y100         FDCE                                         r  CPU/LatchMW_O/genblk1[4].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.841     7.006    CPU/LatchMW_O/genblk1[4].RegBit/clock0
    SLICE_X8Y100         FDCE                                         r  CPU/LatchMW_O/genblk1[4].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.505    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.125     6.630    CPU/LatchMW_O/genblk1[4].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CPU/LatchXM_IR/genblk1[27].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LatchMW_IR/genblk1[27].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.754%)  route 0.173ns (54.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 7.005 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.569     6.488    CPU/LatchXM_IR/genblk1[27].RegBit/clock0
    SLICE_X9Y103         FDCE                                         r  CPU/LatchXM_IR/genblk1[27].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.146     6.634 r  CPU/LatchXM_IR/genblk1[27].RegBit/q_reg/Q
                         net (fo=9, routed)           0.173     6.808    CPU/LatchMW_IR/genblk1[27].RegBit/latchXM_IR[0]
    SLICE_X9Y103         FDCE                                         r  CPU/LatchMW_IR/genblk1[27].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.840     7.005    CPU/LatchMW_IR/genblk1[27].RegBit/clock0
    SLICE_X9Y103         FDCE                                         r  CPU/LatchMW_IR/genblk1[27].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.488    
    SLICE_X9Y103         FDCE (Hold_fdce_C_D)         0.073     6.561    CPU/LatchMW_IR/genblk1[27].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.561    
                         arrival time                           6.808    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 CPU/PC/genblk1[10].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/genblk1[11].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.502%)  route 0.170ns (44.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.597     6.516    CPU/PC/genblk1[10].RegBit/clock0
    SLICE_X6Y104         FDCE                                         r  CPU/PC/genblk1[10].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.167     6.683 r  CPU/PC/genblk1[10].RegBit/q_reg/Q
                         net (fo=3, routed)           0.170     6.853    CPU/PC/genblk1[11].RegBit/q_reg_1[3]
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.045     6.898 r  CPU/PC/genblk1[11].RegBit/q_i_1__0/O
                         net (fo=1, routed)           0.000     6.898    CPU/PC/genblk1[11].RegBit/q_i_1__0_n_0
    SLICE_X6Y104         FDCE                                         r  CPU/PC/genblk1[11].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     7.033    CPU/PC/genblk1[11].RegBit/clock0
    SLICE_X6Y104         FDCE                                         r  CPU/PC/genblk1[11].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.516    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.124     6.640    CPU/PC/genblk1[11].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.640    
                         arrival time                           6.898    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 CPU/PC/genblk1[1].RegBit/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/genblk1[2].RegBit/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.376ns  (logic 0.231ns (61.439%)  route 0.145ns (38.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.597     6.516    CPU/PC/genblk1[1].RegBit/clock0
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[1].RegBit/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.133     6.649 r  CPU/PC/genblk1[1].RegBit/q_reg/Q
                         net (fo=7, routed)           0.145     6.794    InstMem/q_reg_0[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I4_O)        0.098     6.892 r  InstMem/q_i_1__6/O
                         net (fo=1, routed)           0.000     6.892    CPU/PC/genblk1[2].RegBit/q_reg_4
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[2].RegBit/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     7.033    CPU/PC/genblk1[2].RegBit/clock0
    SLICE_X4Y104         FDCE                                         r  CPU/PC/genblk1[2].RegBit/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.516    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.099     6.615    CPU/PC/genblk1[2].RegBit/q_reg
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           6.892    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y103    CPU/LatchDX_IR/genblk1[27].RegBit/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y103    CPU/LatchDX_IR/genblk1[30].RegBit/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y103    CPU/LatchFD_IR/genblk1[27].RegBit/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y104    CPU/LatchFD_IR/genblk1[2].RegBit/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y103    CPU/LatchFD_IR/genblk1[30].RegBit/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y103    CPU/LatchMW_Exception/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y103    CPU/LatchMW_IR/genblk1[27].RegBit/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y103    CPU/LatchMW_IR/genblk1[30].RegBit/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103    CPU/LatchDX_IR/genblk1[27].RegBit/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103    CPU/LatchDX_IR/genblk1[27].RegBit/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103    CPU/LatchDX_IR/genblk1[30].RegBit/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103    CPU/LatchDX_IR/genblk1[30].RegBit/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103    CPU/LatchFD_IR/genblk1[27].RegBit/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103    CPU/LatchFD_IR/genblk1[27].RegBit/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y104    CPU/LatchFD_IR/genblk1[2].RegBit/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y104    CPU/LatchFD_IR/genblk1[2].RegBit/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103    CPU/LatchFD_IR/genblk1[30].RegBit/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103    CPU/LatchFD_IR/genblk1[30].RegBit/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    CPU/LatchMW_Exception/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    CPU/LatchMW_IR/genblk1[27].RegBit/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    CPU/LatchMW_IR/genblk1[30].RegBit/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y104    InstMem/dataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y104    InstMem/dataOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y104    InstMem/dataOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y104    InstMem/dataOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y104    InstMem/dataOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y104    InstMem/dataOut_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103    RegisterFile/genblk1[29].Reg/genblk1[0].RegBit/q_reg/C



