
GSM_EC200U.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ac8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08007d60  08007d60  00008d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007e1c  08007e1c  00008e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007e24  08007e24  00008e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007e28  08007e28  00008e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000048  24000000  08007e2c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001d8  24000048  08007e74  00009048  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000220  08007e74  00009220  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009048  2**0
                  CONTENTS, READONLY
 10 .debug_info   000166f5  00000000  00000000  00009076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002848  00000000  00000000  0001f76b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010a0  00000000  00000000  00021fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d06  00000000  00000000  00023058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038056  00000000  00000000  00023d5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017a64  00000000  00000000  0005bdb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165f12  00000000  00000000  00073818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d972a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000046a8  00000000  00000000  001d9770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004c  00000000  00000000  001dde18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000048 	.word	0x24000048
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007d48 	.word	0x08007d48

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400004c 	.word	0x2400004c
 80002d4:	08007d48 	.word	0x08007d48

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <HAL_UART_RxCpltCallback>:
_Bool Response_Acknowledged =0;
uint8_t Response_Timer=0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a0d      	ldr	r2, [pc, #52]	@ (8000644 <HAL_UART_RxCpltCallback+0x40>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d10d      	bne.n	8000630 <HAL_UART_RxCpltCallback+0x2c>
	{
		Response[Response_index++] = byte;
 8000614:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <HAL_UART_RxCpltCallback+0x44>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	b2d1      	uxtb	r1, r2
 800061c:	4a0a      	ldr	r2, [pc, #40]	@ (8000648 <HAL_UART_RxCpltCallback+0x44>)
 800061e:	7011      	strb	r1, [r2, #0]
 8000620:	461a      	mov	r2, r3
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <HAL_UART_RxCpltCallback+0x48>)
 8000624:	7819      	ldrb	r1, [r3, #0]
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <HAL_UART_RxCpltCallback+0x4c>)
 8000628:	5499      	strb	r1, [r3, r2]
		Response_Acknowledged = 1;
 800062a:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <HAL_UART_RxCpltCallback+0x50>)
 800062c:	2201      	movs	r2, #1
 800062e:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8000630:	2201      	movs	r2, #1
 8000632:	4906      	ldr	r1, [pc, #24]	@ (800064c <HAL_UART_RxCpltCallback+0x48>)
 8000634:	4803      	ldr	r0, [pc, #12]	@ (8000644 <HAL_UART_RxCpltCallback+0x40>)
 8000636:	f004 ffcb 	bl	80055d0 <HAL_UART_Receive_IT>
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	24000184 	.word	0x24000184
 8000648:	240000c8 	.word	0x240000c8
 800064c:	24000218 	.word	0x24000218
 8000650:	24000064 	.word	0x24000064
 8000654:	240000c9 	.word	0x240000c9

08000658 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a17      	ldr	r2, [pc, #92]	@ (80006c0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d127      	bne.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x60>
  {
   if(Response_Acknowledged == 1)
 8000668:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d01b      	beq.n	80006a8 <HAL_TIM_PeriodElapsedCallback+0x50>
   {
	   if(Response_Timer++ >= RESPONSE_BYTES)
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	1c5a      	adds	r2, r3, #1
 8000676:	b2d1      	uxtb	r1, r2
 8000678:	4a13      	ldr	r2, [pc, #76]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800067a:	7011      	strb	r1, [r2, #0]
 800067c:	2b63      	cmp	r3, #99	@ 0x63
 800067e:	d91b      	bls.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   {
		   Response_Timer = 0;
 8000680:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000682:	2200      	movs	r2, #0
 8000684:	701a      	strb	r2, [r3, #0]
		   EC_Manager_Handler(Response_Acknowledged);
 8000686:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f8c0 	bl	8000810 <EC_Manager_Handler>
		   Response_Acknowledged = 0 ;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
		   Response_index =0;
 8000696:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
		   memset(Response,'\0',sizeof(Response)/sizeof(uint8_t));
 800069c:	2264      	movs	r2, #100	@ 0x64
 800069e:	2100      	movs	r1, #0
 80006a0:	480b      	ldr	r0, [pc, #44]	@ (80006d0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80006a2:	f007 fb01 	bl	8007ca8 <memset>
   {
	   Response_Timer =0;
	   EC_Manager_Handler(Response_Acknowledged);
   }
  }
}
 80006a6:	e007      	b.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   Response_Timer =0;
 80006a8:	4b07      	ldr	r3, [pc, #28]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
	   EC_Manager_Handler(Response_Acknowledged);
 80006ae:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f8ac 	bl	8000810 <EC_Manager_Handler>
}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	24000138 	.word	0x24000138
 80006c4:	240000c9 	.word	0x240000c9
 80006c8:	240000ca 	.word	0x240000ca
 80006cc:	240000c8 	.word	0x240000c8
 80006d0:	24000064 	.word	0x24000064

080006d4 <EC_Comm_Send>:

uint8_t Txdata[100];
uint8_t snd_cmd[] = {0x0d, 0x0a};

void EC_Comm_Send( char * buffer)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
   memcpy(Txdata,buffer,sizeof(Txdata)/sizeof(uint8_t));
 80006dc:	4a09      	ldr	r2, [pc, #36]	@ (8000704 <EC_Comm_Send+0x30>)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4610      	mov	r0, r2
 80006e2:	4619      	mov	r1, r3
 80006e4:	2364      	movs	r3, #100	@ 0x64
 80006e6:	461a      	mov	r2, r3
 80006e8:	f007 fb20 	bl	8007d2c <memcpy>
   HAL_UART_Transmit(&huart2,buffer, sizeof(buffer)/sizeof(char), 0xFFFF);
 80006ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006f0:	2204      	movs	r2, #4
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <EC_Comm_Send+0x34>)
 80006f6:	f004 fedd 	bl	80054b4 <HAL_UART_Transmit>
 //  HAL_UART_Transmit(&huart2,snd_cmd, sizeof(snd_cmd)/sizeof(uint8_t), 0xFFFF);
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	240000cc 	.word	0x240000cc
 8000708:	24000184 	.word	0x24000184

0800070c <EC_Manager_Proceeder>:
Commands_t Command_Stat =POWER_OFF;
_Bool sent_command =0;
uint8_t Retry=0;

void EC_Manager_Proceeder(_Bool Acknowledged, uint16_t Timeout)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	460a      	mov	r2, r1
 8000716:	71fb      	strb	r3, [r7, #7]
 8000718:	4613      	mov	r3, r2
 800071a:	80bb      	strh	r3, [r7, #4]
	static uint16_t Timer_Delay =0;
    if(sent_command ==0)
 800071c:	4b34      	ldr	r3, [pc, #208]	@ (80007f0 <EC_Manager_Proceeder+0xe4>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	f083 0301 	eor.w	r3, r3, #1
 8000724:	b2db      	uxtb	r3, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d015      	beq.n	8000756 <EC_Manager_Proceeder+0x4a>
    {
      if(Request_Commands[Command_Stat] != "POWER")
 800072a:	4b32      	ldr	r3, [pc, #200]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	461a      	mov	r2, r3
 8000730:	4b31      	ldr	r3, [pc, #196]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 8000732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000736:	4a31      	ldr	r2, [pc, #196]	@ (80007fc <EC_Manager_Proceeder+0xf0>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d032      	beq.n	80007a2 <EC_Manager_Proceeder+0x96>
      {
       EC_Comm_Send(Request_Commands[Command_Stat]);
 800073c:	4b2d      	ldr	r3, [pc, #180]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 8000744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffc3 	bl	80006d4 <EC_Comm_Send>
       sent_command=1;
 800074e:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <EC_Manager_Proceeder+0xe4>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
 8000754:	e025      	b.n	80007a2 <EC_Manager_Proceeder+0x96>
      }
    }
    else{
      if(Acknowledged == 0)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	f083 0301 	eor.w	r3, r3, #1
 800075c:	b2db      	uxtb	r3, r3
 800075e:	2b00      	cmp	r3, #0
 8000760:	d01f      	beq.n	80007a2 <EC_Manager_Proceeder+0x96>
      {
   	 if(Timer_Delay++ > Timeout)
 8000762:	4b27      	ldr	r3, [pc, #156]	@ (8000800 <EC_Manager_Proceeder+0xf4>)
 8000764:	881b      	ldrh	r3, [r3, #0]
 8000766:	1c5a      	adds	r2, r3, #1
 8000768:	b291      	uxth	r1, r2
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <EC_Manager_Proceeder+0xf4>)
 800076c:	8011      	strh	r1, [r2, #0]
 800076e:	88ba      	ldrh	r2, [r7, #4]
 8000770:	429a      	cmp	r2, r3
 8000772:	d216      	bcs.n	80007a2 <EC_Manager_Proceeder+0x96>
   	 {
   		if(Retry++ >= 3 )
 8000774:	4b23      	ldr	r3, [pc, #140]	@ (8000804 <EC_Manager_Proceeder+0xf8>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	1c5a      	adds	r2, r3, #1
 800077a:	b2d1      	uxtb	r1, r2
 800077c:	4a21      	ldr	r2, [pc, #132]	@ (8000804 <EC_Manager_Proceeder+0xf8>)
 800077e:	7011      	strb	r1, [r2, #0]
 8000780:	2b02      	cmp	r3, #2
 8000782:	d90b      	bls.n	800079c <EC_Manager_Proceeder+0x90>
   		{
   			Command_Stat--;
 8000784:	4b1b      	ldr	r3, [pc, #108]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	3b01      	subs	r3, #1
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 800078e:	701a      	strb	r2, [r3, #0]
   			sent_command = 0;
 8000790:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <EC_Manager_Proceeder+0xe4>)
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
   			Retry = 0;
 8000796:	4b1b      	ldr	r3, [pc, #108]	@ (8000804 <EC_Manager_Proceeder+0xf8>)
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
   		}
   		Timer_Delay = 0;
 800079c:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <EC_Manager_Proceeder+0xf4>)
 800079e:	2200      	movs	r2, #0
 80007a0:	801a      	strh	r2, [r3, #0]
   	 }
      }
    }
  if(Acknowledged == 1)
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d01f      	beq.n	80007e8 <EC_Manager_Proceeder+0xdc>
  {
      Retry = 0;
 80007a8:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <EC_Manager_Proceeder+0xf8>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
    if(strstr(Response,Response_Commands[Command_Stat]))
 80007ae:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	461a      	mov	r2, r3
 80007b4:	4b14      	ldr	r3, [pc, #80]	@ (8000808 <EC_Manager_Proceeder+0xfc>)
 80007b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007ba:	4619      	mov	r1, r3
 80007bc:	4813      	ldr	r0, [pc, #76]	@ (800080c <EC_Manager_Proceeder+0x100>)
 80007be:	f007 fa7b 	bl	8007cb8 <strstr>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d00c      	beq.n	80007e2 <EC_Manager_Proceeder+0xd6>
    {
      /* It is present in Response */
        sent_command = 0;
 80007c8:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <EC_Manager_Proceeder+0xe4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
        Command_Stat++;
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	3301      	adds	r3, #1
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 80007d8:	701a      	strb	r2, [r3, #0]
        Timer_Delay = 0;
 80007da:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <EC_Manager_Proceeder+0xf4>)
 80007dc:	2200      	movs	r2, #0
 80007de:	801a      	strh	r2, [r3, #0]
    else
    {
   	 Retry = 0 ;
    }
  }
}
 80007e0:	e002      	b.n	80007e8 <EC_Manager_Proceeder+0xdc>
   	 Retry = 0 ;
 80007e2:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <EC_Manager_Proceeder+0xf8>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	24000131 	.word	0x24000131
 80007f4:	24000130 	.word	0x24000130
 80007f8:	24000000 	.word	0x24000000
 80007fc:	08007d60 	.word	0x08007d60
 8000800:	24000134 	.word	0x24000134
 8000804:	24000132 	.word	0x24000132
 8000808:	2400001c 	.word	0x2400001c
 800080c:	24000064 	.word	0x24000064

08000810 <EC_Manager_Handler>:
void EC_Manager_Handler(_Bool Acknowledged)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
	static uint16_t Timer_Delay =0;
   switch(Command_Stat)
 800081a:	4b29      	ldr	r3, [pc, #164]	@ (80008c0 <EC_Manager_Handler+0xb0>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b06      	cmp	r3, #6
 8000820:	d849      	bhi.n	80008b6 <EC_Manager_Handler+0xa6>
 8000822:	a201      	add	r2, pc, #4	@ (adr r2, 8000828 <EC_Manager_Handler+0x18>)
 8000824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000828:	08000845 	.word	0x08000845
 800082c:	08000861 	.word	0x08000861
 8000830:	0800086f 	.word	0x0800086f
 8000834:	0800087d 	.word	0x0800087d
 8000838:	0800088b 	.word	0x0800088b
 800083c:	08000899 	.word	0x08000899
 8000840:	080008a7 	.word	0x080008a7
   {
   case POWER_OFF:
//	   __POWER_ON__;
	   if(Timer_Delay++ > 5000)
 8000844:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <EC_Manager_Handler+0xb4>)
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	1c5a      	adds	r2, r3, #1
 800084a:	b291      	uxth	r1, r2
 800084c:	4a1d      	ldr	r2, [pc, #116]	@ (80008c4 <EC_Manager_Handler+0xb4>)
 800084e:	8011      	strh	r1, [r2, #0]
 8000850:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000854:	4293      	cmp	r3, r2
 8000856:	d92d      	bls.n	80008b4 <EC_Manager_Handler+0xa4>
	   {
//		   __POWER_OFF__;
////		   __RESET_ON__;
//		   Timer_Delay = 0;
		   Command_Stat = ATCOMMAND;
 8000858:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <EC_Manager_Handler+0xb0>)
 800085a:	2201      	movs	r2, #1
 800085c:	701a      	strb	r2, [r3, #0]
//		   EC_Manager_Proceeder(Acknowledged,4000);
	   }

   break;
 800085e:	e029      	b.n	80008b4 <EC_Manager_Handler+0xa4>
   case ATCOMMAND:
	   EC_Manager_Proceeder(Acknowledged,1000);
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ff50 	bl	800070c <EC_Manager_Proceeder>
   break;
 800086c:	e023      	b.n	80008b6 <EC_Manager_Handler+0xa6>
   case MODULE_INFO:
	   EC_Manager_Proceeder(Acknowledged, 2000);
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff ff49 	bl	800070c <EC_Manager_Proceeder>
   break;
 800087a:	e01c      	b.n	80008b6 <EC_Manager_Handler+0xa6>
   case FUNCTIONALITY:
	   EC_Manager_Proceeder(Acknowledged,6000);
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	f241 7170 	movw	r1, #6000	@ 0x1770
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ff42 	bl	800070c <EC_Manager_Proceeder>
   break;
 8000888:	e015      	b.n	80008b6 <EC_Manager_Handler+0xa6>
   case SIM_STATUS:
	   EC_Manager_Proceeder(Acknowledged,6000);
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	f241 7170 	movw	r1, #6000	@ 0x1770
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff ff3b 	bl	800070c <EC_Manager_Proceeder>
   break;
 8000896:	e00e      	b.n	80008b6 <EC_Manager_Handler+0xa6>
   case SIGNAL_QUALITY:
	   EC_Manager_Proceeder(Acknowledged,6000);
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	f241 7170 	movw	r1, #6000	@ 0x1770
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ff34 	bl	800070c <EC_Manager_Proceeder>
   break;
 80008a4:	e007      	b.n	80008b6 <EC_Manager_Handler+0xa6>
   case NETWORK_REG:
	   EC_Manager_Proceeder(Acknowledged,6000);
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	f241 7170 	movw	r1, #6000	@ 0x1770
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff2d 	bl	800070c <EC_Manager_Proceeder>
   break;
 80008b2:	e000      	b.n	80008b6 <EC_Manager_Handler+0xa6>
   break;
 80008b4:	bf00      	nop
   }
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	24000130 	.word	0x24000130
 80008c4:	24000136 	.word	0x24000136

080008c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80008cc:	f000 f938 	bl	8000b40 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d0:	f000 fb42 	bl	8000f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d4:	f000 f816 	bl	8000904 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008d8:	f000 f8ee 	bl	8000ab8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008dc:	f000 f8a0 	bl	8000a20 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 80008e0:	f000 f87a 	bl	80009d8 <MX_TIM14_Init>
//  __RESET_OFF__;
//
//  // Wait for module to boot (around 3 seconds typical)
//  HAL_Delay(5000);

	HAL_UART_Receive_IT(&huart2, &byte, 1);
 80008e4:	2201      	movs	r2, #1
 80008e6:	4904      	ldr	r1, [pc, #16]	@ (80008f8 <main+0x30>)
 80008e8:	4804      	ldr	r0, [pc, #16]	@ (80008fc <main+0x34>)
 80008ea:	f004 fe71 	bl	80055d0 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 80008ee:	4804      	ldr	r0, [pc, #16]	@ (8000900 <main+0x38>)
 80008f0:	f004 fb2a 	bl	8004f48 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <main+0x2c>
 80008f8:	24000218 	.word	0x24000218
 80008fc:	24000184 	.word	0x24000184
 8000900:	24000138 	.word	0x24000138

08000904 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b09c      	sub	sp, #112	@ 0x70
 8000908:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800090e:	224c      	movs	r2, #76	@ 0x4c
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f007 f9c8 	bl	8007ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2220      	movs	r2, #32
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f007 f9c2 	bl	8007ca8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000924:	2002      	movs	r0, #2
 8000926:	f001 fc6b 	bl	8002200 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800092a:	2300      	movs	r3, #0
 800092c:	603b      	str	r3, [r7, #0]
 800092e:	4b28      	ldr	r3, [pc, #160]	@ (80009d0 <SystemClock_Config+0xcc>)
 8000930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000932:	4a27      	ldr	r2, [pc, #156]	@ (80009d0 <SystemClock_Config+0xcc>)
 8000934:	f023 0301 	bic.w	r3, r3, #1
 8000938:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800093a:	4b25      	ldr	r3, [pc, #148]	@ (80009d0 <SystemClock_Config+0xcc>)
 800093c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	4b23      	ldr	r3, [pc, #140]	@ (80009d4 <SystemClock_Config+0xd0>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800094c:	4a21      	ldr	r2, [pc, #132]	@ (80009d4 <SystemClock_Config+0xd0>)
 800094e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000952:	6193      	str	r3, [r2, #24]
 8000954:	4b1f      	ldr	r3, [pc, #124]	@ (80009d4 <SystemClock_Config+0xd0>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800095c:	603b      	str	r3, [r7, #0]
 800095e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000960:	bf00      	nop
 8000962:	4b1c      	ldr	r3, [pc, #112]	@ (80009d4 <SystemClock_Config+0xd0>)
 8000964:	699b      	ldr	r3, [r3, #24]
 8000966:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800096a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800096e:	d1f8      	bne.n	8000962 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000970:	2302      	movs	r3, #2
 8000972:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000974:	2301      	movs	r3, #1
 8000976:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000978:	2340      	movs	r3, #64	@ 0x40
 800097a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800097c:	2300      	movs	r3, #0
 800097e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000980:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000984:	4618      	mov	r0, r3
 8000986:	f001 fc75 	bl	8002274 <HAL_RCC_OscConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000990:	f000 f902 	bl	8000b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000994:	233f      	movs	r3, #63	@ 0x3f
 8000996:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000998:	2300      	movs	r3, #0
 800099a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009a8:	2340      	movs	r3, #64	@ 0x40
 80009aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80009ac:	2300      	movs	r3, #0
 80009ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2101      	movs	r1, #1
 80009b8:	4618      	mov	r0, r3
 80009ba:	f002 f8b5 	bl	8002b28 <HAL_RCC_ClockConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009c4:	f000 f8e8 	bl	8000b98 <Error_Handler>
  }
}
 80009c8:	bf00      	nop
 80009ca:	3770      	adds	r7, #112	@ 0x70
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	58000400 	.word	0x58000400
 80009d4:	58024800 	.word	0x58024800

080009d8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009de:	4a0f      	ldr	r2, [pc, #60]	@ (8000a1c <MX_TIM14_Init+0x44>)
 80009e0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 64;
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009e4:	2240      	movs	r2, #64	@ 0x40
 80009e6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 80009ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009f4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_TIM14_Init+0x40>)
 8000a04:	f004 fa48 	bl	8004e98 <HAL_TIM_Base_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000a0e:	f000 f8c3 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	24000138 	.word	0x24000138
 8000a1c:	40002000 	.word	0x40002000

08000a20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a24:	4b22      	ldr	r3, [pc, #136]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a26:	4a23      	ldr	r2, [pc, #140]	@ (8000ab4 <MX_USART2_UART_Init+0x94>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a2a:	4b21      	ldr	r3, [pc, #132]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b17      	ldr	r3, [pc, #92]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a56:	4b16      	ldr	r3, [pc, #88]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a5c:	4b14      	ldr	r3, [pc, #80]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a62:	4b13      	ldr	r3, [pc, #76]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a68:	4811      	ldr	r0, [pc, #68]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a6a:	f004 fcd3 	bl	8005414 <HAL_UART_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a74:	f000 f890 	bl	8000b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	480d      	ldr	r0, [pc, #52]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a7c:	f007 f849 	bl	8007b12 <HAL_UARTEx_SetTxFifoThreshold>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a86:	f000 f887 	bl	8000b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4808      	ldr	r0, [pc, #32]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a8e:	f007 f87e 	bl	8007b8e <HAL_UARTEx_SetRxFifoThreshold>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a98:	f000 f87e 	bl	8000b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a9c:	4804      	ldr	r0, [pc, #16]	@ (8000ab0 <MX_USART2_UART_Init+0x90>)
 8000a9e:	f006 ffff 	bl	8007aa0 <HAL_UARTEx_DisableFifoMode>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000aa8:	f000 f876 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	24000184 	.word	0x24000184
 8000ab4:	40004400 	.word	0x40004400

08000ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 030c 	add.w	r3, r7, #12
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <MX_GPIO_Init+0x80>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad4:	4a18      	ldr	r2, [pc, #96]	@ (8000b38 <MX_GPIO_Init+0x80>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ade:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <MX_GPIO_Init+0x80>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae4:	f003 0301 	and.w	r3, r3, #1
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <MX_GPIO_Init+0x80>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af2:	4a11      	ldr	r2, [pc, #68]	@ (8000b38 <MX_GPIO_Init+0x80>)
 8000af4:	f043 0308 	orr.w	r3, r3, #8
 8000af8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000afc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <MX_GPIO_Init+0x80>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, EC_RST_Pin|EC_PWR_Pin, GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2103      	movs	r1, #3
 8000b0e:	480b      	ldr	r0, [pc, #44]	@ (8000b3c <MX_GPIO_Init+0x84>)
 8000b10:	f001 fb5c 	bl	80021cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EC_RST_Pin EC_PWR_Pin */
  GPIO_InitStruct.Pin = EC_RST_Pin|EC_PWR_Pin;
 8000b14:	2303      	movs	r3, #3
 8000b16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2300      	movs	r3, #0
 8000b22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <MX_GPIO_Init+0x84>)
 8000b2c:	f001 f99e 	bl	8001e6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b30:	bf00      	nop
 8000b32:	3720      	adds	r7, #32
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	58020c00 	.word	0x58020c00

08000b40 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b46:	463b      	mov	r3, r7
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b52:	f000 fbaf 	bl	80012b4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b56:	2301      	movs	r3, #1
 8000b58:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b62:	231f      	movs	r3, #31
 8000b64:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b66:	2387      	movs	r3, #135	@ 0x87
 8000b68:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b72:	2301      	movs	r3, #1
 8000b74:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b76:	2301      	movs	r3, #1
 8000b78:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b82:	463b      	mov	r3, r7
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 fbcd 	bl	8001324 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b8a:	2004      	movs	r0, #4
 8000b8c:	f000 fbaa 	bl	80012e4 <HAL_MPU_Enable>

}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b9c:	b672      	cpsid	i
}
 8000b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <Error_Handler+0x8>

08000ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000baa:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <HAL_MspInit+0x30>)
 8000bac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bb0:	4a08      	ldr	r2, [pc, #32]	@ (8000bd4 <HAL_MspInit+0x30>)
 8000bb2:	f043 0302 	orr.w	r3, r3, #2
 8000bb6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bba:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <HAL_MspInit+0x30>)
 8000bbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bc0:	f003 0302 	and.w	r3, r3, #2
 8000bc4:	607b      	str	r3, [r7, #4]
 8000bc6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	58024400 	.word	0x58024400

08000bd8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a0e      	ldr	r2, [pc, #56]	@ (8000c20 <HAL_TIM_Base_MspInit+0x48>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d116      	bne.n	8000c18 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000bea:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <HAL_TIM_Base_MspInit+0x4c>)
 8000bec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8000c24 <HAL_TIM_Base_MspInit+0x4c>)
 8000bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000c24 <HAL_TIM_Base_MspInit+0x4c>)
 8000bfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	202d      	movs	r0, #45	@ 0x2d
 8000c0e:	f000 fb1c 	bl	800124a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000c12:	202d      	movs	r0, #45	@ 0x2d
 8000c14:	f000 fb33 	bl	800127e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000c18:	bf00      	nop
 8000c1a:	3710      	adds	r7, #16
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40002000 	.word	0x40002000
 8000c24:	58024400 	.word	0x58024400

08000c28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b0ba      	sub	sp, #232	@ 0xe8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
 8000c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	22c0      	movs	r2, #192	@ 0xc0
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f007 f82d 	bl	8007ca8 <memset>
  if(huart->Instance==USART2)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a2a      	ldr	r2, [pc, #168]	@ (8000cfc <HAL_UART_MspInit+0xd4>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d14d      	bne.n	8000cf4 <HAL_UART_MspInit+0xcc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c58:	f04f 0202 	mov.w	r2, #2
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c6a:	f107 0310 	add.w	r3, r7, #16
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f002 fae6 	bl	8003240 <HAL_RCCEx_PeriphCLKConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c7a:	f7ff ff8d 	bl	8000b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c7e:	4b20      	ldr	r3, [pc, #128]	@ (8000d00 <HAL_UART_MspInit+0xd8>)
 8000c80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c84:	4a1e      	ldr	r2, [pc, #120]	@ (8000d00 <HAL_UART_MspInit+0xd8>)
 8000c86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <HAL_UART_MspInit+0xd8>)
 8000c90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9c:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <HAL_UART_MspInit+0xd8>)
 8000c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca2:	4a17      	ldr	r2, [pc, #92]	@ (8000d00 <HAL_UART_MspInit+0xd8>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cac:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <HAL_UART_MspInit+0xd8>)
 8000cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = EC_TX_Pin|EC_RX_Pin;
 8000cba:	230c      	movs	r3, #12
 8000cbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cd2:	2307      	movs	r3, #7
 8000cd4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4809      	ldr	r0, [pc, #36]	@ (8000d04 <HAL_UART_MspInit+0xdc>)
 8000ce0:	f001 f8c4 	bl	8001e6c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	2026      	movs	r0, #38	@ 0x26
 8000cea:	f000 faae 	bl	800124a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cee:	2026      	movs	r0, #38	@ 0x26
 8000cf0:	f000 fac5 	bl	800127e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cf4:	bf00      	nop
 8000cf6:	37e8      	adds	r7, #232	@ 0xe8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40004400 	.word	0x40004400
 8000d00:	58024400 	.word	0x58024400
 8000d04:	58020000 	.word	0x58020000

08000d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <NMI_Handler+0x4>

08000d10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <HardFault_Handler+0x4>

08000d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <MemManage_Handler+0x4>

08000d20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <BusFault_Handler+0x4>

08000d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <UsageFault_Handler+0x4>

08000d30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d50:	bf00      	nop
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d5e:	f000 f96d 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d6c:	4802      	ldr	r0, [pc, #8]	@ (8000d78 <USART2_IRQHandler+0x10>)
 8000d6e:	f004 fc7b 	bl	8005668 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	24000184 	.word	0x24000184

08000d7c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000d80:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000d82:	f004 f959 	bl	8005038 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	24000138 	.word	0x24000138

08000d90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d94:	4b43      	ldr	r3, [pc, #268]	@ (8000ea4 <SystemInit+0x114>)
 8000d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d9a:	4a42      	ldr	r2, [pc, #264]	@ (8000ea4 <SystemInit+0x114>)
 8000d9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000da0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000da4:	4b40      	ldr	r3, [pc, #256]	@ (8000ea8 <SystemInit+0x118>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f003 030f 	and.w	r3, r3, #15
 8000dac:	2b06      	cmp	r3, #6
 8000dae:	d807      	bhi.n	8000dc0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000db0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea8 <SystemInit+0x118>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f023 030f 	bic.w	r3, r3, #15
 8000db8:	4a3b      	ldr	r2, [pc, #236]	@ (8000ea8 <SystemInit+0x118>)
 8000dba:	f043 0307 	orr.w	r3, r3, #7
 8000dbe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000dc0:	4b3a      	ldr	r3, [pc, #232]	@ (8000eac <SystemInit+0x11c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a39      	ldr	r2, [pc, #228]	@ (8000eac <SystemInit+0x11c>)
 8000dc6:	f043 0301 	orr.w	r3, r3, #1
 8000dca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000dcc:	4b37      	ldr	r3, [pc, #220]	@ (8000eac <SystemInit+0x11c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000dd2:	4b36      	ldr	r3, [pc, #216]	@ (8000eac <SystemInit+0x11c>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	4935      	ldr	r1, [pc, #212]	@ (8000eac <SystemInit+0x11c>)
 8000dd8:	4b35      	ldr	r3, [pc, #212]	@ (8000eb0 <SystemInit+0x120>)
 8000dda:	4013      	ands	r3, r2
 8000ddc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000dde:	4b32      	ldr	r3, [pc, #200]	@ (8000ea8 <SystemInit+0x118>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f003 0308 	and.w	r3, r3, #8
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d007      	beq.n	8000dfa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000dea:	4b2f      	ldr	r3, [pc, #188]	@ (8000ea8 <SystemInit+0x118>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f023 030f 	bic.w	r3, r3, #15
 8000df2:	4a2d      	ldr	r2, [pc, #180]	@ (8000ea8 <SystemInit+0x118>)
 8000df4:	f043 0307 	orr.w	r3, r3, #7
 8000df8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8000eac <SystemInit+0x11c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000e00:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <SystemInit+0x11c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000e06:	4b29      	ldr	r3, [pc, #164]	@ (8000eac <SystemInit+0x11c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000e0c:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <SystemInit+0x11c>)
 8000e0e:	4a29      	ldr	r2, [pc, #164]	@ (8000eb4 <SystemInit+0x124>)
 8000e10:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000e12:	4b26      	ldr	r3, [pc, #152]	@ (8000eac <SystemInit+0x11c>)
 8000e14:	4a28      	ldr	r2, [pc, #160]	@ (8000eb8 <SystemInit+0x128>)
 8000e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000e18:	4b24      	ldr	r3, [pc, #144]	@ (8000eac <SystemInit+0x11c>)
 8000e1a:	4a28      	ldr	r2, [pc, #160]	@ (8000ebc <SystemInit+0x12c>)
 8000e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000e1e:	4b23      	ldr	r3, [pc, #140]	@ (8000eac <SystemInit+0x11c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000e24:	4b21      	ldr	r3, [pc, #132]	@ (8000eac <SystemInit+0x11c>)
 8000e26:	4a25      	ldr	r2, [pc, #148]	@ (8000ebc <SystemInit+0x12c>)
 8000e28:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000e2a:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <SystemInit+0x11c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e30:	4b1e      	ldr	r3, [pc, #120]	@ (8000eac <SystemInit+0x11c>)
 8000e32:	4a22      	ldr	r2, [pc, #136]	@ (8000ebc <SystemInit+0x12c>)
 8000e34:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e36:	4b1d      	ldr	r3, [pc, #116]	@ (8000eac <SystemInit+0x11c>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <SystemInit+0x11c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a1a      	ldr	r2, [pc, #104]	@ (8000eac <SystemInit+0x11c>)
 8000e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e48:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <SystemInit+0x11c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec0 <SystemInit+0x130>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec4 <SystemInit+0x134>)
 8000e54:	4013      	ands	r3, r2
 8000e56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e5a:	d202      	bcs.n	8000e62 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <SystemInit+0x138>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e62:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <SystemInit+0x11c>)
 8000e64:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d113      	bne.n	8000e98 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e70:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <SystemInit+0x11c>)
 8000e72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e76:	4a0d      	ldr	r2, [pc, #52]	@ (8000eac <SystemInit+0x11c>)
 8000e78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e7c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e80:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <SystemInit+0x13c>)
 8000e82:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e86:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <SystemInit+0x11c>)
 8000e8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e8e:	4a07      	ldr	r2, [pc, #28]	@ (8000eac <SystemInit+0x11c>)
 8000e90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e94:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000ed00 	.word	0xe000ed00
 8000ea8:	52002000 	.word	0x52002000
 8000eac:	58024400 	.word	0x58024400
 8000eb0:	eaf6ed7f 	.word	0xeaf6ed7f
 8000eb4:	02020200 	.word	0x02020200
 8000eb8:	01ff0000 	.word	0x01ff0000
 8000ebc:	01010280 	.word	0x01010280
 8000ec0:	5c001000 	.word	0x5c001000
 8000ec4:	ffff0000 	.word	0xffff0000
 8000ec8:	51008108 	.word	0x51008108
 8000ecc:	52004000 	.word	0x52004000

08000ed0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ed4:	4b09      	ldr	r3, [pc, #36]	@ (8000efc <ExitRun0Mode+0x2c>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	4a08      	ldr	r2, [pc, #32]	@ (8000efc <ExitRun0Mode+0x2c>)
 8000eda:	f043 0302 	orr.w	r3, r3, #2
 8000ede:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ee0:	bf00      	nop
 8000ee2:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <ExitRun0Mode+0x2c>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d0f9      	beq.n	8000ee2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000eee:	bf00      	nop
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	58024800 	.word	0x58024800

08000f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f00:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000f3c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f04:	f7ff ffe4 	bl	8000ed0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f08:	f7ff ff42 	bl	8000d90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f0c:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f0e:	490d      	ldr	r1, [pc, #52]	@ (8000f44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f10:	4a0d      	ldr	r2, [pc, #52]	@ (8000f48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f14:	e002      	b.n	8000f1c <LoopCopyDataInit>

08000f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1a:	3304      	adds	r3, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f20:	d3f9      	bcc.n	8000f16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f24:	4c0a      	ldr	r4, [pc, #40]	@ (8000f50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f28:	e001      	b.n	8000f2e <LoopFillZerobss>

08000f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f2c:	3204      	adds	r2, #4

08000f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f30:	d3fb      	bcc.n	8000f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f32:	f006 fed7 	bl	8007ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f36:	f7ff fcc7 	bl	80008c8 <main>
  bx  lr
 8000f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f44:	24000048 	.word	0x24000048
  ldr r2, =_sidata
 8000f48:	08007e2c 	.word	0x08007e2c
  ldr r2, =_sbss
 8000f4c:	24000048 	.word	0x24000048
  ldr r4, =_ebss
 8000f50:	24000220 	.word	0x24000220

08000f54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f54:	e7fe      	b.n	8000f54 <ADC3_IRQHandler>
	...

08000f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5e:	2003      	movs	r0, #3
 8000f60:	f000 f968 	bl	8001234 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f64:	f001 ff96 	bl	8002e94 <HAL_RCC_GetSysClockFreq>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <HAL_Init+0x68>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	4913      	ldr	r1, [pc, #76]	@ (8000fc4 <HAL_Init+0x6c>)
 8000f76:	5ccb      	ldrb	r3, [r1, r3]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_Init+0x68>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc4 <HAL_Init+0x6c>)
 8000f8c:	5cd3      	ldrb	r3, [r2, r3]
 8000f8e:	f003 031f 	and.w	r3, r3, #31
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	fa22 f303 	lsr.w	r3, r2, r3
 8000f98:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <HAL_Init+0x70>)
 8000f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fcc <HAL_Init+0x74>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa2:	200f      	movs	r0, #15
 8000fa4:	f000 f814 	bl	8000fd0 <HAL_InitTick>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e002      	b.n	8000fb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb2:	f7ff fdf7 	bl	8000ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58024400 	.word	0x58024400
 8000fc4:	08007de4 	.word	0x08007de4
 8000fc8:	2400003c 	.word	0x2400003c
 8000fcc:	24000038 	.word	0x24000038

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <HAL_InitTick+0x60>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e021      	b.n	8001028 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <HAL_InitTick+0x64>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <HAL_InitTick+0x60>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f94d 	bl	800129a <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 f917 	bl	800124a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	@ (8001038 <HAL_InitTick+0x68>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	24000044 	.word	0x24000044
 8001034:	24000038 	.word	0x24000038
 8001038:	24000040 	.word	0x24000040

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	24000044 	.word	0x24000044
 8001060:	2400021c 	.word	0x2400021c

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	@ (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	2400021c 	.word	0x2400021c

0800107c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001080:	4b03      	ldr	r3, [pc, #12]	@ (8001090 <HAL_GetREVID+0x14>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	0c1b      	lsrs	r3, r3, #16
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	5c001000 	.word	0x5c001000

08001094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a4:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x40>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010b0:	4013      	ands	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <__NVIC_SetPriorityGrouping+0x44>)
 80010be:	4313      	orrs	r3, r2
 80010c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010c2:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x40>)
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	60d3      	str	r3, [r2, #12]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00
 80010d8:	05fa0000 	.word	0x05fa0000

080010dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e0:	4b04      	ldr	r3, [pc, #16]	@ (80010f4 <__NVIC_GetPriorityGrouping+0x18>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	0a1b      	lsrs	r3, r3, #8
 80010e6:	f003 0307 	and.w	r3, r3, #7
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001106:	2b00      	cmp	r3, #0
 8001108:	db0b      	blt.n	8001122 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800110a:	88fb      	ldrh	r3, [r7, #6]
 800110c:	f003 021f 	and.w	r2, r3, #31
 8001110:	4907      	ldr	r1, [pc, #28]	@ (8001130 <__NVIC_EnableIRQ+0x38>)
 8001112:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001116:	095b      	lsrs	r3, r3, #5
 8001118:	2001      	movs	r0, #1
 800111a:	fa00 f202 	lsl.w	r2, r0, r2
 800111e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000e100 	.word	0xe000e100

08001134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	6039      	str	r1, [r7, #0]
 800113e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001140:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001144:	2b00      	cmp	r3, #0
 8001146:	db0a      	blt.n	800115e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	b2da      	uxtb	r2, r3
 800114c:	490c      	ldr	r1, [pc, #48]	@ (8001180 <__NVIC_SetPriority+0x4c>)
 800114e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001152:	0112      	lsls	r2, r2, #4
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	440b      	add	r3, r1
 8001158:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800115c:	e00a      	b.n	8001174 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	b2da      	uxtb	r2, r3
 8001162:	4908      	ldr	r1, [pc, #32]	@ (8001184 <__NVIC_SetPriority+0x50>)
 8001164:	88fb      	ldrh	r3, [r7, #6]
 8001166:	f003 030f 	and.w	r3, r3, #15
 800116a:	3b04      	subs	r3, #4
 800116c:	0112      	lsls	r2, r2, #4
 800116e:	b2d2      	uxtb	r2, r2
 8001170:	440b      	add	r3, r1
 8001172:	761a      	strb	r2, [r3, #24]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000e100 	.word	0xe000e100
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001188:	b480      	push	{r7}
 800118a:	b089      	sub	sp, #36	@ 0x24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f1c3 0307 	rsb	r3, r3, #7
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	bf28      	it	cs
 80011a6:	2304      	movcs	r3, #4
 80011a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3304      	adds	r3, #4
 80011ae:	2b06      	cmp	r3, #6
 80011b0:	d902      	bls.n	80011b8 <NVIC_EncodePriority+0x30>
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3b03      	subs	r3, #3
 80011b6:	e000      	b.n	80011ba <NVIC_EncodePriority+0x32>
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	f04f 32ff 	mov.w	r2, #4294967295
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43da      	mvns	r2, r3
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	401a      	ands	r2, r3
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d0:	f04f 31ff 	mov.w	r1, #4294967295
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	fa01 f303 	lsl.w	r3, r1, r3
 80011da:	43d9      	mvns	r1, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e0:	4313      	orrs	r3, r2
         );
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3724      	adds	r7, #36	@ 0x24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001200:	d301      	bcc.n	8001206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001202:	2301      	movs	r3, #1
 8001204:	e00f      	b.n	8001226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001206:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <SysTick_Config+0x40>)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3b01      	subs	r3, #1
 800120c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120e:	210f      	movs	r1, #15
 8001210:	f04f 30ff 	mov.w	r0, #4294967295
 8001214:	f7ff ff8e 	bl	8001134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001218:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <SysTick_Config+0x40>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121e:	4b04      	ldr	r3, [pc, #16]	@ (8001230 <SysTick_Config+0x40>)
 8001220:	2207      	movs	r2, #7
 8001222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	e000e010 	.word	0xe000e010

08001234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff ff29 	bl	8001094 <__NVIC_SetPriorityGrouping>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b086      	sub	sp, #24
 800124e:	af00      	add	r7, sp, #0
 8001250:	4603      	mov	r3, r0
 8001252:	60b9      	str	r1, [r7, #8]
 8001254:	607a      	str	r2, [r7, #4]
 8001256:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001258:	f7ff ff40 	bl	80010dc <__NVIC_GetPriorityGrouping>
 800125c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	6978      	ldr	r0, [r7, #20]
 8001264:	f7ff ff90 	bl	8001188 <NVIC_EncodePriority>
 8001268:	4602      	mov	r2, r0
 800126a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff5f 	bl	8001134 <__NVIC_SetPriority>
}
 8001276:	bf00      	nop
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001288:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff33 	bl	80010f8 <__NVIC_EnableIRQ>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ffa4 	bl	80011f0 <SysTick_Config>
 80012a8:	4603      	mov	r3, r0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80012b8:	f3bf 8f5f 	dmb	sy
}
 80012bc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <HAL_MPU_Disable+0x28>)
 80012c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c2:	4a06      	ldr	r2, [pc, #24]	@ (80012dc <HAL_MPU_Disable+0x28>)
 80012c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012c8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80012ca:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <HAL_MPU_Disable+0x2c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	e000ed00 	.word	0xe000ed00
 80012e0:	e000ed90 	.word	0xe000ed90

080012e4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80012ec:	4a0b      	ldr	r2, [pc, #44]	@ (800131c <HAL_MPU_Enable+0x38>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <HAL_MPU_Enable+0x3c>)
 80012f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012fa:	4a09      	ldr	r2, [pc, #36]	@ (8001320 <HAL_MPU_Enable+0x3c>)
 80012fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001300:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001302:	f3bf 8f4f 	dsb	sy
}
 8001306:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001308:	f3bf 8f6f 	isb	sy
}
 800130c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	e000ed90 	.word	0xe000ed90
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	785a      	ldrb	r2, [r3, #1]
 8001330:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <HAL_MPU_ConfigRegion+0x7c>)
 8001332:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001334:	4b1a      	ldr	r3, [pc, #104]	@ (80013a0 <HAL_MPU_ConfigRegion+0x7c>)
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	4a19      	ldr	r2, [pc, #100]	@ (80013a0 <HAL_MPU_ConfigRegion+0x7c>)
 800133a:	f023 0301 	bic.w	r3, r3, #1
 800133e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001340:	4a17      	ldr	r2, [pc, #92]	@ (80013a0 <HAL_MPU_ConfigRegion+0x7c>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	7b1b      	ldrb	r3, [r3, #12]
 800134c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	7adb      	ldrb	r3, [r3, #11]
 8001352:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001354:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	7a9b      	ldrb	r3, [r3, #10]
 800135a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800135c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	7b5b      	ldrb	r3, [r3, #13]
 8001362:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001364:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	7b9b      	ldrb	r3, [r3, #14]
 800136a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800136c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	7bdb      	ldrb	r3, [r3, #15]
 8001372:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001374:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	7a5b      	ldrb	r3, [r3, #9]
 800137a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800137c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	7a1b      	ldrb	r3, [r3, #8]
 8001382:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001384:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	7812      	ldrb	r2, [r2, #0]
 800138a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800138c:	4a04      	ldr	r2, [pc, #16]	@ (80013a0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800138e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001390:	6113      	str	r3, [r2, #16]
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed90 	.word	0xe000ed90

080013a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80013ac:	f7ff fe5a 	bl	8001064 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e2dc      	b.n	8001976 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d008      	beq.n	80013da <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2280      	movs	r2, #128	@ 0x80
 80013cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e2cd      	b.n	8001976 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a76      	ldr	r2, [pc, #472]	@ (80015b8 <HAL_DMA_Abort+0x214>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d04a      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a74      	ldr	r2, [pc, #464]	@ (80015bc <HAL_DMA_Abort+0x218>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d045      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a73      	ldr	r2, [pc, #460]	@ (80015c0 <HAL_DMA_Abort+0x21c>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d040      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a71      	ldr	r2, [pc, #452]	@ (80015c4 <HAL_DMA_Abort+0x220>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d03b      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a70      	ldr	r2, [pc, #448]	@ (80015c8 <HAL_DMA_Abort+0x224>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d036      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a6e      	ldr	r2, [pc, #440]	@ (80015cc <HAL_DMA_Abort+0x228>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d031      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a6d      	ldr	r2, [pc, #436]	@ (80015d0 <HAL_DMA_Abort+0x22c>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d02c      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a6b      	ldr	r2, [pc, #428]	@ (80015d4 <HAL_DMA_Abort+0x230>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d027      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a6a      	ldr	r2, [pc, #424]	@ (80015d8 <HAL_DMA_Abort+0x234>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d022      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a68      	ldr	r2, [pc, #416]	@ (80015dc <HAL_DMA_Abort+0x238>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d01d      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a67      	ldr	r2, [pc, #412]	@ (80015e0 <HAL_DMA_Abort+0x23c>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d018      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a65      	ldr	r2, [pc, #404]	@ (80015e4 <HAL_DMA_Abort+0x240>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d013      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a64      	ldr	r2, [pc, #400]	@ (80015e8 <HAL_DMA_Abort+0x244>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d00e      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a62      	ldr	r2, [pc, #392]	@ (80015ec <HAL_DMA_Abort+0x248>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d009      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a61      	ldr	r2, [pc, #388]	@ (80015f0 <HAL_DMA_Abort+0x24c>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d004      	beq.n	800147a <HAL_DMA_Abort+0xd6>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a5f      	ldr	r2, [pc, #380]	@ (80015f4 <HAL_DMA_Abort+0x250>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d101      	bne.n	800147e <HAL_DMA_Abort+0xda>
 800147a:	2301      	movs	r3, #1
 800147c:	e000      	b.n	8001480 <HAL_DMA_Abort+0xdc>
 800147e:	2300      	movs	r3, #0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d013      	beq.n	80014ac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f022 021e 	bic.w	r2, r2, #30
 8001492:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	695a      	ldr	r2, [r3, #20]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014a2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	e00a      	b.n	80014c2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 020e 	bic.w	r2, r2, #14
 80014ba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a3c      	ldr	r2, [pc, #240]	@ (80015b8 <HAL_DMA_Abort+0x214>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d072      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a3a      	ldr	r2, [pc, #232]	@ (80015bc <HAL_DMA_Abort+0x218>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d06d      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a39      	ldr	r2, [pc, #228]	@ (80015c0 <HAL_DMA_Abort+0x21c>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d068      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a37      	ldr	r2, [pc, #220]	@ (80015c4 <HAL_DMA_Abort+0x220>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d063      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a36      	ldr	r2, [pc, #216]	@ (80015c8 <HAL_DMA_Abort+0x224>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d05e      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a34      	ldr	r2, [pc, #208]	@ (80015cc <HAL_DMA_Abort+0x228>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d059      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a33      	ldr	r2, [pc, #204]	@ (80015d0 <HAL_DMA_Abort+0x22c>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d054      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a31      	ldr	r2, [pc, #196]	@ (80015d4 <HAL_DMA_Abort+0x230>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d04f      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a30      	ldr	r2, [pc, #192]	@ (80015d8 <HAL_DMA_Abort+0x234>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d04a      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a2e      	ldr	r2, [pc, #184]	@ (80015dc <HAL_DMA_Abort+0x238>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d045      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a2d      	ldr	r2, [pc, #180]	@ (80015e0 <HAL_DMA_Abort+0x23c>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d040      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a2b      	ldr	r2, [pc, #172]	@ (80015e4 <HAL_DMA_Abort+0x240>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d03b      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a2a      	ldr	r2, [pc, #168]	@ (80015e8 <HAL_DMA_Abort+0x244>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d036      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a28      	ldr	r2, [pc, #160]	@ (80015ec <HAL_DMA_Abort+0x248>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d031      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a27      	ldr	r2, [pc, #156]	@ (80015f0 <HAL_DMA_Abort+0x24c>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d02c      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a25      	ldr	r2, [pc, #148]	@ (80015f4 <HAL_DMA_Abort+0x250>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d027      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a24      	ldr	r2, [pc, #144]	@ (80015f8 <HAL_DMA_Abort+0x254>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d022      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a22      	ldr	r2, [pc, #136]	@ (80015fc <HAL_DMA_Abort+0x258>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d01d      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a21      	ldr	r2, [pc, #132]	@ (8001600 <HAL_DMA_Abort+0x25c>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d018      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a1f      	ldr	r2, [pc, #124]	@ (8001604 <HAL_DMA_Abort+0x260>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d013      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a1e      	ldr	r2, [pc, #120]	@ (8001608 <HAL_DMA_Abort+0x264>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d00e      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a1c      	ldr	r2, [pc, #112]	@ (800160c <HAL_DMA_Abort+0x268>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d009      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a1b      	ldr	r2, [pc, #108]	@ (8001610 <HAL_DMA_Abort+0x26c>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d004      	beq.n	80015b2 <HAL_DMA_Abort+0x20e>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a19      	ldr	r2, [pc, #100]	@ (8001614 <HAL_DMA_Abort+0x270>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d132      	bne.n	8001618 <HAL_DMA_Abort+0x274>
 80015b2:	2301      	movs	r3, #1
 80015b4:	e031      	b.n	800161a <HAL_DMA_Abort+0x276>
 80015b6:	bf00      	nop
 80015b8:	40020010 	.word	0x40020010
 80015bc:	40020028 	.word	0x40020028
 80015c0:	40020040 	.word	0x40020040
 80015c4:	40020058 	.word	0x40020058
 80015c8:	40020070 	.word	0x40020070
 80015cc:	40020088 	.word	0x40020088
 80015d0:	400200a0 	.word	0x400200a0
 80015d4:	400200b8 	.word	0x400200b8
 80015d8:	40020410 	.word	0x40020410
 80015dc:	40020428 	.word	0x40020428
 80015e0:	40020440 	.word	0x40020440
 80015e4:	40020458 	.word	0x40020458
 80015e8:	40020470 	.word	0x40020470
 80015ec:	40020488 	.word	0x40020488
 80015f0:	400204a0 	.word	0x400204a0
 80015f4:	400204b8 	.word	0x400204b8
 80015f8:	58025408 	.word	0x58025408
 80015fc:	5802541c 	.word	0x5802541c
 8001600:	58025430 	.word	0x58025430
 8001604:	58025444 	.word	0x58025444
 8001608:	58025458 	.word	0x58025458
 800160c:	5802546c 	.word	0x5802546c
 8001610:	58025480 	.word	0x58025480
 8001614:	58025494 	.word	0x58025494
 8001618:	2300      	movs	r3, #0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d007      	beq.n	800162e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001628:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800162c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a6d      	ldr	r2, [pc, #436]	@ (80017e8 <HAL_DMA_Abort+0x444>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d04a      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a6b      	ldr	r2, [pc, #428]	@ (80017ec <HAL_DMA_Abort+0x448>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d045      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a6a      	ldr	r2, [pc, #424]	@ (80017f0 <HAL_DMA_Abort+0x44c>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d040      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a68      	ldr	r2, [pc, #416]	@ (80017f4 <HAL_DMA_Abort+0x450>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d03b      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a67      	ldr	r2, [pc, #412]	@ (80017f8 <HAL_DMA_Abort+0x454>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d036      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a65      	ldr	r2, [pc, #404]	@ (80017fc <HAL_DMA_Abort+0x458>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d031      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a64      	ldr	r2, [pc, #400]	@ (8001800 <HAL_DMA_Abort+0x45c>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d02c      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a62      	ldr	r2, [pc, #392]	@ (8001804 <HAL_DMA_Abort+0x460>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d027      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a61      	ldr	r2, [pc, #388]	@ (8001808 <HAL_DMA_Abort+0x464>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d022      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a5f      	ldr	r2, [pc, #380]	@ (800180c <HAL_DMA_Abort+0x468>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d01d      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a5e      	ldr	r2, [pc, #376]	@ (8001810 <HAL_DMA_Abort+0x46c>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d018      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a5c      	ldr	r2, [pc, #368]	@ (8001814 <HAL_DMA_Abort+0x470>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d013      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001818 <HAL_DMA_Abort+0x474>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d00e      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a59      	ldr	r2, [pc, #356]	@ (800181c <HAL_DMA_Abort+0x478>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d009      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a58      	ldr	r2, [pc, #352]	@ (8001820 <HAL_DMA_Abort+0x47c>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d004      	beq.n	80016ce <HAL_DMA_Abort+0x32a>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a56      	ldr	r2, [pc, #344]	@ (8001824 <HAL_DMA_Abort+0x480>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d108      	bne.n	80016e0 <HAL_DMA_Abort+0x33c>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 0201 	bic.w	r2, r2, #1
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	e007      	b.n	80016f0 <HAL_DMA_Abort+0x34c>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0201 	bic.w	r2, r2, #1
 80016ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80016f0:	e013      	b.n	800171a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016f2:	f7ff fcb7 	bl	8001064 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b05      	cmp	r3, #5
 80016fe:	d90c      	bls.n	800171a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2220      	movs	r2, #32
 8001704:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2203      	movs	r2, #3
 800170a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e12d      	b.n	8001976 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1e5      	bne.n	80016f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a2f      	ldr	r2, [pc, #188]	@ (80017e8 <HAL_DMA_Abort+0x444>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d04a      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a2d      	ldr	r2, [pc, #180]	@ (80017ec <HAL_DMA_Abort+0x448>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d045      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a2c      	ldr	r2, [pc, #176]	@ (80017f0 <HAL_DMA_Abort+0x44c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d040      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a2a      	ldr	r2, [pc, #168]	@ (80017f4 <HAL_DMA_Abort+0x450>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d03b      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a29      	ldr	r2, [pc, #164]	@ (80017f8 <HAL_DMA_Abort+0x454>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d036      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a27      	ldr	r2, [pc, #156]	@ (80017fc <HAL_DMA_Abort+0x458>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d031      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a26      	ldr	r2, [pc, #152]	@ (8001800 <HAL_DMA_Abort+0x45c>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d02c      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a24      	ldr	r2, [pc, #144]	@ (8001804 <HAL_DMA_Abort+0x460>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d027      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a23      	ldr	r2, [pc, #140]	@ (8001808 <HAL_DMA_Abort+0x464>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d022      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a21      	ldr	r2, [pc, #132]	@ (800180c <HAL_DMA_Abort+0x468>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d01d      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a20      	ldr	r2, [pc, #128]	@ (8001810 <HAL_DMA_Abort+0x46c>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d018      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a1e      	ldr	r2, [pc, #120]	@ (8001814 <HAL_DMA_Abort+0x470>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d013      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001818 <HAL_DMA_Abort+0x474>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d00e      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a1b      	ldr	r2, [pc, #108]	@ (800181c <HAL_DMA_Abort+0x478>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d009      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001820 <HAL_DMA_Abort+0x47c>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d004      	beq.n	80017c6 <HAL_DMA_Abort+0x422>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a18      	ldr	r2, [pc, #96]	@ (8001824 <HAL_DMA_Abort+0x480>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d101      	bne.n	80017ca <HAL_DMA_Abort+0x426>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <HAL_DMA_Abort+0x428>
 80017ca:	2300      	movs	r3, #0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d02b      	beq.n	8001828 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	223f      	movs	r2, #63	@ 0x3f
 80017e0:	409a      	lsls	r2, r3
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	e02a      	b.n	800183e <HAL_DMA_Abort+0x49a>
 80017e8:	40020010 	.word	0x40020010
 80017ec:	40020028 	.word	0x40020028
 80017f0:	40020040 	.word	0x40020040
 80017f4:	40020058 	.word	0x40020058
 80017f8:	40020070 	.word	0x40020070
 80017fc:	40020088 	.word	0x40020088
 8001800:	400200a0 	.word	0x400200a0
 8001804:	400200b8 	.word	0x400200b8
 8001808:	40020410 	.word	0x40020410
 800180c:	40020428 	.word	0x40020428
 8001810:	40020440 	.word	0x40020440
 8001814:	40020458 	.word	0x40020458
 8001818:	40020470 	.word	0x40020470
 800181c:	40020488 	.word	0x40020488
 8001820:	400204a0 	.word	0x400204a0
 8001824:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001832:	f003 031f 	and.w	r3, r3, #31
 8001836:	2201      	movs	r2, #1
 8001838:	409a      	lsls	r2, r3
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a4f      	ldr	r2, [pc, #316]	@ (8001980 <HAL_DMA_Abort+0x5dc>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d072      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a4d      	ldr	r2, [pc, #308]	@ (8001984 <HAL_DMA_Abort+0x5e0>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d06d      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a4c      	ldr	r2, [pc, #304]	@ (8001988 <HAL_DMA_Abort+0x5e4>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d068      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a4a      	ldr	r2, [pc, #296]	@ (800198c <HAL_DMA_Abort+0x5e8>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d063      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a49      	ldr	r2, [pc, #292]	@ (8001990 <HAL_DMA_Abort+0x5ec>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d05e      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a47      	ldr	r2, [pc, #284]	@ (8001994 <HAL_DMA_Abort+0x5f0>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d059      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a46      	ldr	r2, [pc, #280]	@ (8001998 <HAL_DMA_Abort+0x5f4>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d054      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a44      	ldr	r2, [pc, #272]	@ (800199c <HAL_DMA_Abort+0x5f8>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d04f      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a43      	ldr	r2, [pc, #268]	@ (80019a0 <HAL_DMA_Abort+0x5fc>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d04a      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a41      	ldr	r2, [pc, #260]	@ (80019a4 <HAL_DMA_Abort+0x600>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d045      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a40      	ldr	r2, [pc, #256]	@ (80019a8 <HAL_DMA_Abort+0x604>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d040      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a3e      	ldr	r2, [pc, #248]	@ (80019ac <HAL_DMA_Abort+0x608>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d03b      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a3d      	ldr	r2, [pc, #244]	@ (80019b0 <HAL_DMA_Abort+0x60c>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d036      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a3b      	ldr	r2, [pc, #236]	@ (80019b4 <HAL_DMA_Abort+0x610>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d031      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a3a      	ldr	r2, [pc, #232]	@ (80019b8 <HAL_DMA_Abort+0x614>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d02c      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a38      	ldr	r2, [pc, #224]	@ (80019bc <HAL_DMA_Abort+0x618>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d027      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a37      	ldr	r2, [pc, #220]	@ (80019c0 <HAL_DMA_Abort+0x61c>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d022      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a35      	ldr	r2, [pc, #212]	@ (80019c4 <HAL_DMA_Abort+0x620>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01d      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a34      	ldr	r2, [pc, #208]	@ (80019c8 <HAL_DMA_Abort+0x624>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d018      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a32      	ldr	r2, [pc, #200]	@ (80019cc <HAL_DMA_Abort+0x628>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d013      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a31      	ldr	r2, [pc, #196]	@ (80019d0 <HAL_DMA_Abort+0x62c>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d00e      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a2f      	ldr	r2, [pc, #188]	@ (80019d4 <HAL_DMA_Abort+0x630>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d009      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a2e      	ldr	r2, [pc, #184]	@ (80019d8 <HAL_DMA_Abort+0x634>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d004      	beq.n	800192e <HAL_DMA_Abort+0x58a>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a2c      	ldr	r2, [pc, #176]	@ (80019dc <HAL_DMA_Abort+0x638>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d101      	bne.n	8001932 <HAL_DMA_Abort+0x58e>
 800192e:	2301      	movs	r3, #1
 8001930:	e000      	b.n	8001934 <HAL_DMA_Abort+0x590>
 8001932:	2300      	movs	r3, #0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d015      	beq.n	8001964 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001940:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001946:	2b00      	cmp	r3, #0
 8001948:	d00c      	beq.n	8001964 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001954:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001958:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001962:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40020010 	.word	0x40020010
 8001984:	40020028 	.word	0x40020028
 8001988:	40020040 	.word	0x40020040
 800198c:	40020058 	.word	0x40020058
 8001990:	40020070 	.word	0x40020070
 8001994:	40020088 	.word	0x40020088
 8001998:	400200a0 	.word	0x400200a0
 800199c:	400200b8 	.word	0x400200b8
 80019a0:	40020410 	.word	0x40020410
 80019a4:	40020428 	.word	0x40020428
 80019a8:	40020440 	.word	0x40020440
 80019ac:	40020458 	.word	0x40020458
 80019b0:	40020470 	.word	0x40020470
 80019b4:	40020488 	.word	0x40020488
 80019b8:	400204a0 	.word	0x400204a0
 80019bc:	400204b8 	.word	0x400204b8
 80019c0:	58025408 	.word	0x58025408
 80019c4:	5802541c 	.word	0x5802541c
 80019c8:	58025430 	.word	0x58025430
 80019cc:	58025444 	.word	0x58025444
 80019d0:	58025458 	.word	0x58025458
 80019d4:	5802546c 	.word	0x5802546c
 80019d8:	58025480 	.word	0x58025480
 80019dc:	58025494 	.word	0x58025494

080019e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e237      	b.n	8001e62 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d004      	beq.n	8001a08 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2280      	movs	r2, #128	@ 0x80
 8001a02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e22c      	b.n	8001e62 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a5c      	ldr	r2, [pc, #368]	@ (8001b80 <HAL_DMA_Abort_IT+0x1a0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d04a      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a5b      	ldr	r2, [pc, #364]	@ (8001b84 <HAL_DMA_Abort_IT+0x1a4>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d045      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a59      	ldr	r2, [pc, #356]	@ (8001b88 <HAL_DMA_Abort_IT+0x1a8>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d040      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a58      	ldr	r2, [pc, #352]	@ (8001b8c <HAL_DMA_Abort_IT+0x1ac>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d03b      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a56      	ldr	r2, [pc, #344]	@ (8001b90 <HAL_DMA_Abort_IT+0x1b0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d036      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a55      	ldr	r2, [pc, #340]	@ (8001b94 <HAL_DMA_Abort_IT+0x1b4>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d031      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a53      	ldr	r2, [pc, #332]	@ (8001b98 <HAL_DMA_Abort_IT+0x1b8>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d02c      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a52      	ldr	r2, [pc, #328]	@ (8001b9c <HAL_DMA_Abort_IT+0x1bc>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d027      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a50      	ldr	r2, [pc, #320]	@ (8001ba0 <HAL_DMA_Abort_IT+0x1c0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d022      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a4f      	ldr	r2, [pc, #316]	@ (8001ba4 <HAL_DMA_Abort_IT+0x1c4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d01d      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a4d      	ldr	r2, [pc, #308]	@ (8001ba8 <HAL_DMA_Abort_IT+0x1c8>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d018      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a4c      	ldr	r2, [pc, #304]	@ (8001bac <HAL_DMA_Abort_IT+0x1cc>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d013      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a4a      	ldr	r2, [pc, #296]	@ (8001bb0 <HAL_DMA_Abort_IT+0x1d0>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d00e      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a49      	ldr	r2, [pc, #292]	@ (8001bb4 <HAL_DMA_Abort_IT+0x1d4>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d009      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a47      	ldr	r2, [pc, #284]	@ (8001bb8 <HAL_DMA_Abort_IT+0x1d8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d004      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0xc8>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a46      	ldr	r2, [pc, #280]	@ (8001bbc <HAL_DMA_Abort_IT+0x1dc>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d101      	bne.n	8001aac <HAL_DMA_Abort_IT+0xcc>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e000      	b.n	8001aae <HAL_DMA_Abort_IT+0xce>
 8001aac:	2300      	movs	r3, #0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 8086 	beq.w	8001bc0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a2f      	ldr	r2, [pc, #188]	@ (8001b80 <HAL_DMA_Abort_IT+0x1a0>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d04a      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a2e      	ldr	r2, [pc, #184]	@ (8001b84 <HAL_DMA_Abort_IT+0x1a4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d045      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8001b88 <HAL_DMA_Abort_IT+0x1a8>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d040      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a2b      	ldr	r2, [pc, #172]	@ (8001b8c <HAL_DMA_Abort_IT+0x1ac>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d03b      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a29      	ldr	r2, [pc, #164]	@ (8001b90 <HAL_DMA_Abort_IT+0x1b0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d036      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a28      	ldr	r2, [pc, #160]	@ (8001b94 <HAL_DMA_Abort_IT+0x1b4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d031      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a26      	ldr	r2, [pc, #152]	@ (8001b98 <HAL_DMA_Abort_IT+0x1b8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d02c      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a25      	ldr	r2, [pc, #148]	@ (8001b9c <HAL_DMA_Abort_IT+0x1bc>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d027      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a23      	ldr	r2, [pc, #140]	@ (8001ba0 <HAL_DMA_Abort_IT+0x1c0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d022      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a22      	ldr	r2, [pc, #136]	@ (8001ba4 <HAL_DMA_Abort_IT+0x1c4>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d01d      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a20      	ldr	r2, [pc, #128]	@ (8001ba8 <HAL_DMA_Abort_IT+0x1c8>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d018      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001bac <HAL_DMA_Abort_IT+0x1cc>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d013      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a1d      	ldr	r2, [pc, #116]	@ (8001bb0 <HAL_DMA_Abort_IT+0x1d0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d00e      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb4 <HAL_DMA_Abort_IT+0x1d4>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d009      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb8 <HAL_DMA_Abort_IT+0x1d8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d004      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x17c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a19      	ldr	r2, [pc, #100]	@ (8001bbc <HAL_DMA_Abort_IT+0x1dc>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d108      	bne.n	8001b6e <HAL_DMA_Abort_IT+0x18e>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0201 	bic.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	e178      	b.n	8001e60 <HAL_DMA_Abort_IT+0x480>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f022 0201 	bic.w	r2, r2, #1
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	e16f      	b.n	8001e60 <HAL_DMA_Abort_IT+0x480>
 8001b80:	40020010 	.word	0x40020010
 8001b84:	40020028 	.word	0x40020028
 8001b88:	40020040 	.word	0x40020040
 8001b8c:	40020058 	.word	0x40020058
 8001b90:	40020070 	.word	0x40020070
 8001b94:	40020088 	.word	0x40020088
 8001b98:	400200a0 	.word	0x400200a0
 8001b9c:	400200b8 	.word	0x400200b8
 8001ba0:	40020410 	.word	0x40020410
 8001ba4:	40020428 	.word	0x40020428
 8001ba8:	40020440 	.word	0x40020440
 8001bac:	40020458 	.word	0x40020458
 8001bb0:	40020470 	.word	0x40020470
 8001bb4:	40020488 	.word	0x40020488
 8001bb8:	400204a0 	.word	0x400204a0
 8001bbc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 020e 	bic.w	r2, r2, #14
 8001bce:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a6c      	ldr	r2, [pc, #432]	@ (8001d88 <HAL_DMA_Abort_IT+0x3a8>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d04a      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a6b      	ldr	r2, [pc, #428]	@ (8001d8c <HAL_DMA_Abort_IT+0x3ac>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d045      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a69      	ldr	r2, [pc, #420]	@ (8001d90 <HAL_DMA_Abort_IT+0x3b0>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d040      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a68      	ldr	r2, [pc, #416]	@ (8001d94 <HAL_DMA_Abort_IT+0x3b4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d03b      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a66      	ldr	r2, [pc, #408]	@ (8001d98 <HAL_DMA_Abort_IT+0x3b8>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d036      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a65      	ldr	r2, [pc, #404]	@ (8001d9c <HAL_DMA_Abort_IT+0x3bc>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d031      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a63      	ldr	r2, [pc, #396]	@ (8001da0 <HAL_DMA_Abort_IT+0x3c0>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d02c      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a62      	ldr	r2, [pc, #392]	@ (8001da4 <HAL_DMA_Abort_IT+0x3c4>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d027      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a60      	ldr	r2, [pc, #384]	@ (8001da8 <HAL_DMA_Abort_IT+0x3c8>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d022      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a5f      	ldr	r2, [pc, #380]	@ (8001dac <HAL_DMA_Abort_IT+0x3cc>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d01d      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a5d      	ldr	r2, [pc, #372]	@ (8001db0 <HAL_DMA_Abort_IT+0x3d0>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d018      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a5c      	ldr	r2, [pc, #368]	@ (8001db4 <HAL_DMA_Abort_IT+0x3d4>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d013      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a5a      	ldr	r2, [pc, #360]	@ (8001db8 <HAL_DMA_Abort_IT+0x3d8>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d00e      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a59      	ldr	r2, [pc, #356]	@ (8001dbc <HAL_DMA_Abort_IT+0x3dc>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d009      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a57      	ldr	r2, [pc, #348]	@ (8001dc0 <HAL_DMA_Abort_IT+0x3e0>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d004      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x290>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a56      	ldr	r2, [pc, #344]	@ (8001dc4 <HAL_DMA_Abort_IT+0x3e4>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d108      	bne.n	8001c82 <HAL_DMA_Abort_IT+0x2a2>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0201 	bic.w	r2, r2, #1
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	e007      	b.n	8001c92 <HAL_DMA_Abort_IT+0x2b2>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 0201 	bic.w	r2, r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a3c      	ldr	r2, [pc, #240]	@ (8001d88 <HAL_DMA_Abort_IT+0x3a8>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d072      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a3a      	ldr	r2, [pc, #232]	@ (8001d8c <HAL_DMA_Abort_IT+0x3ac>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d06d      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a39      	ldr	r2, [pc, #228]	@ (8001d90 <HAL_DMA_Abort_IT+0x3b0>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d068      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a37      	ldr	r2, [pc, #220]	@ (8001d94 <HAL_DMA_Abort_IT+0x3b4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d063      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a36      	ldr	r2, [pc, #216]	@ (8001d98 <HAL_DMA_Abort_IT+0x3b8>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d05e      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a34      	ldr	r2, [pc, #208]	@ (8001d9c <HAL_DMA_Abort_IT+0x3bc>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d059      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a33      	ldr	r2, [pc, #204]	@ (8001da0 <HAL_DMA_Abort_IT+0x3c0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d054      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a31      	ldr	r2, [pc, #196]	@ (8001da4 <HAL_DMA_Abort_IT+0x3c4>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d04f      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a30      	ldr	r2, [pc, #192]	@ (8001da8 <HAL_DMA_Abort_IT+0x3c8>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d04a      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a2e      	ldr	r2, [pc, #184]	@ (8001dac <HAL_DMA_Abort_IT+0x3cc>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d045      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8001db0 <HAL_DMA_Abort_IT+0x3d0>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d040      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a2b      	ldr	r2, [pc, #172]	@ (8001db4 <HAL_DMA_Abort_IT+0x3d4>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d03b      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a2a      	ldr	r2, [pc, #168]	@ (8001db8 <HAL_DMA_Abort_IT+0x3d8>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d036      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a28      	ldr	r2, [pc, #160]	@ (8001dbc <HAL_DMA_Abort_IT+0x3dc>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d031      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a27      	ldr	r2, [pc, #156]	@ (8001dc0 <HAL_DMA_Abort_IT+0x3e0>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d02c      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a25      	ldr	r2, [pc, #148]	@ (8001dc4 <HAL_DMA_Abort_IT+0x3e4>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d027      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a24      	ldr	r2, [pc, #144]	@ (8001dc8 <HAL_DMA_Abort_IT+0x3e8>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d022      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a22      	ldr	r2, [pc, #136]	@ (8001dcc <HAL_DMA_Abort_IT+0x3ec>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01d      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a21      	ldr	r2, [pc, #132]	@ (8001dd0 <HAL_DMA_Abort_IT+0x3f0>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d018      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd4 <HAL_DMA_Abort_IT+0x3f4>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d013      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001dd8 <HAL_DMA_Abort_IT+0x3f8>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d00e      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1c      	ldr	r2, [pc, #112]	@ (8001ddc <HAL_DMA_Abort_IT+0x3fc>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d009      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a1b      	ldr	r2, [pc, #108]	@ (8001de0 <HAL_DMA_Abort_IT+0x400>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d004      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x3a2>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a19      	ldr	r2, [pc, #100]	@ (8001de4 <HAL_DMA_Abort_IT+0x404>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d132      	bne.n	8001de8 <HAL_DMA_Abort_IT+0x408>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e031      	b.n	8001dea <HAL_DMA_Abort_IT+0x40a>
 8001d86:	bf00      	nop
 8001d88:	40020010 	.word	0x40020010
 8001d8c:	40020028 	.word	0x40020028
 8001d90:	40020040 	.word	0x40020040
 8001d94:	40020058 	.word	0x40020058
 8001d98:	40020070 	.word	0x40020070
 8001d9c:	40020088 	.word	0x40020088
 8001da0:	400200a0 	.word	0x400200a0
 8001da4:	400200b8 	.word	0x400200b8
 8001da8:	40020410 	.word	0x40020410
 8001dac:	40020428 	.word	0x40020428
 8001db0:	40020440 	.word	0x40020440
 8001db4:	40020458 	.word	0x40020458
 8001db8:	40020470 	.word	0x40020470
 8001dbc:	40020488 	.word	0x40020488
 8001dc0:	400204a0 	.word	0x400204a0
 8001dc4:	400204b8 	.word	0x400204b8
 8001dc8:	58025408 	.word	0x58025408
 8001dcc:	5802541c 	.word	0x5802541c
 8001dd0:	58025430 	.word	0x58025430
 8001dd4:	58025444 	.word	0x58025444
 8001dd8:	58025458 	.word	0x58025458
 8001ddc:	5802546c 	.word	0x5802546c
 8001de0:	58025480 	.word	0x58025480
 8001de4:	58025494 	.word	0x58025494
 8001de8:	2300      	movs	r3, #0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d028      	beq.n	8001e40 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dfc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e08:	f003 031f 	and.w	r3, r3, #31
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e1c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00c      	beq.n	8001e40 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e34:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e3e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b089      	sub	sp, #36	@ 0x24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001e7a:	4b89      	ldr	r3, [pc, #548]	@ (80020a0 <HAL_GPIO_Init+0x234>)
 8001e7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e7e:	e194      	b.n	80021aa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	2101      	movs	r1, #1
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 8186 	beq.w	80021a4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d005      	beq.n	8001eb0 <HAL_GPIO_Init+0x44>
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d130      	bne.n	8001f12 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	2203      	movs	r2, #3
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	091b      	lsrs	r3, r3, #4
 8001efc:	f003 0201 	and.w	r2, r3, #1
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	d017      	beq.n	8001f4e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	2203      	movs	r2, #3
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4013      	ands	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	689a      	ldr	r2, [r3, #8]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d123      	bne.n	8001fa2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	08da      	lsrs	r2, r3, #3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3208      	adds	r2, #8
 8001f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	220f      	movs	r2, #15
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	691a      	ldr	r2, [r3, #16]
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	f003 0307 	and.w	r3, r3, #7
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	08da      	lsrs	r2, r3, #3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3208      	adds	r2, #8
 8001f9c:	69b9      	ldr	r1, [r7, #24]
 8001f9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2203      	movs	r2, #3
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f003 0203 	and.w	r2, r3, #3
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 80e0 	beq.w	80021a4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80020a4 <HAL_GPIO_Init+0x238>)
 8001fe6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fea:	4a2e      	ldr	r2, [pc, #184]	@ (80020a4 <HAL_GPIO_Init+0x238>)
 8001fec:	f043 0302 	orr.w	r3, r3, #2
 8001ff0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80020a4 <HAL_GPIO_Init+0x238>)
 8001ff6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002002:	4a29      	ldr	r2, [pc, #164]	@ (80020a8 <HAL_GPIO_Init+0x23c>)
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a20      	ldr	r2, [pc, #128]	@ (80020ac <HAL_GPIO_Init+0x240>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d052      	beq.n	80020d4 <HAL_GPIO_Init+0x268>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a1f      	ldr	r2, [pc, #124]	@ (80020b0 <HAL_GPIO_Init+0x244>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d031      	beq.n	800209a <HAL_GPIO_Init+0x22e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a1e      	ldr	r2, [pc, #120]	@ (80020b4 <HAL_GPIO_Init+0x248>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d02b      	beq.n	8002096 <HAL_GPIO_Init+0x22a>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a1d      	ldr	r2, [pc, #116]	@ (80020b8 <HAL_GPIO_Init+0x24c>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d025      	beq.n	8002092 <HAL_GPIO_Init+0x226>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a1c      	ldr	r2, [pc, #112]	@ (80020bc <HAL_GPIO_Init+0x250>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d01f      	beq.n	800208e <HAL_GPIO_Init+0x222>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a1b      	ldr	r2, [pc, #108]	@ (80020c0 <HAL_GPIO_Init+0x254>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d019      	beq.n	800208a <HAL_GPIO_Init+0x21e>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a1a      	ldr	r2, [pc, #104]	@ (80020c4 <HAL_GPIO_Init+0x258>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d013      	beq.n	8002086 <HAL_GPIO_Init+0x21a>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a19      	ldr	r2, [pc, #100]	@ (80020c8 <HAL_GPIO_Init+0x25c>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d00d      	beq.n	8002082 <HAL_GPIO_Init+0x216>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a18      	ldr	r2, [pc, #96]	@ (80020cc <HAL_GPIO_Init+0x260>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d007      	beq.n	800207e <HAL_GPIO_Init+0x212>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a17      	ldr	r2, [pc, #92]	@ (80020d0 <HAL_GPIO_Init+0x264>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d101      	bne.n	800207a <HAL_GPIO_Init+0x20e>
 8002076:	2309      	movs	r3, #9
 8002078:	e02d      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 800207a:	230a      	movs	r3, #10
 800207c:	e02b      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 800207e:	2308      	movs	r3, #8
 8002080:	e029      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 8002082:	2307      	movs	r3, #7
 8002084:	e027      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 8002086:	2306      	movs	r3, #6
 8002088:	e025      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 800208a:	2305      	movs	r3, #5
 800208c:	e023      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 800208e:	2304      	movs	r3, #4
 8002090:	e021      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 8002092:	2303      	movs	r3, #3
 8002094:	e01f      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 8002096:	2302      	movs	r3, #2
 8002098:	e01d      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 800209a:	2301      	movs	r3, #1
 800209c:	e01b      	b.n	80020d6 <HAL_GPIO_Init+0x26a>
 800209e:	bf00      	nop
 80020a0:	58000080 	.word	0x58000080
 80020a4:	58024400 	.word	0x58024400
 80020a8:	58000400 	.word	0x58000400
 80020ac:	58020000 	.word	0x58020000
 80020b0:	58020400 	.word	0x58020400
 80020b4:	58020800 	.word	0x58020800
 80020b8:	58020c00 	.word	0x58020c00
 80020bc:	58021000 	.word	0x58021000
 80020c0:	58021400 	.word	0x58021400
 80020c4:	58021800 	.word	0x58021800
 80020c8:	58021c00 	.word	0x58021c00
 80020cc:	58022000 	.word	0x58022000
 80020d0:	58022400 	.word	0x58022400
 80020d4:	2300      	movs	r3, #0
 80020d6:	69fa      	ldr	r2, [r7, #28]
 80020d8:	f002 0203 	and.w	r2, r2, #3
 80020dc:	0092      	lsls	r2, r2, #2
 80020de:	4093      	lsls	r3, r2
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020e6:	4938      	ldr	r1, [pc, #224]	@ (80021c8 <HAL_GPIO_Init+0x35c>)
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	089b      	lsrs	r3, r3, #2
 80020ec:	3302      	adds	r3, #2
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800211a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002148:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	43db      	mvns	r3, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4013      	ands	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	43db      	mvns	r3, r3
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	4013      	ands	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	3301      	adds	r3, #1
 80021a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f47f ae63 	bne.w	8001e80 <HAL_GPIO_Init+0x14>
  }
}
 80021ba:	bf00      	nop
 80021bc:	bf00      	nop
 80021be:	3724      	adds	r7, #36	@ 0x24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	58000400 	.word	0x58000400

080021cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	460b      	mov	r3, r1
 80021d6:	807b      	strh	r3, [r7, #2]
 80021d8:	4613      	mov	r3, r2
 80021da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021dc:	787b      	ldrb	r3, [r7, #1]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021e2:	887a      	ldrh	r2, [r7, #2]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80021e8:	e003      	b.n	80021f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80021ea:	887b      	ldrh	r3, [r7, #2]
 80021ec:	041a      	lsls	r2, r3, #16
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	619a      	str	r2, [r3, #24]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002208:	4b19      	ldr	r3, [pc, #100]	@ (8002270 <HAL_PWREx_ConfigSupply+0x70>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b04      	cmp	r3, #4
 8002212:	d00a      	beq.n	800222a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002214:	4b16      	ldr	r3, [pc, #88]	@ (8002270 <HAL_PWREx_ConfigSupply+0x70>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	d001      	beq.n	8002226 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e01f      	b.n	8002266 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002226:	2300      	movs	r3, #0
 8002228:	e01d      	b.n	8002266 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800222a:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <HAL_PWREx_ConfigSupply+0x70>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	f023 0207 	bic.w	r2, r3, #7
 8002232:	490f      	ldr	r1, [pc, #60]	@ (8002270 <HAL_PWREx_ConfigSupply+0x70>)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4313      	orrs	r3, r2
 8002238:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800223a:	f7fe ff13 	bl	8001064 <HAL_GetTick>
 800223e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002240:	e009      	b.n	8002256 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002242:	f7fe ff0f 	bl	8001064 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002250:	d901      	bls.n	8002256 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e007      	b.n	8002266 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002256:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <HAL_PWREx_ConfigSupply+0x70>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800225e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002262:	d1ee      	bne.n	8002242 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	58024800 	.word	0x58024800

08002274 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08c      	sub	sp, #48	@ 0x30
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d102      	bne.n	8002288 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	f000 bc48 	b.w	8002b18 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 8088 	beq.w	80023a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002296:	4b99      	ldr	r3, [pc, #612]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800229e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80022a0:	4b96      	ldr	r3, [pc, #600]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80022a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80022a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a8:	2b10      	cmp	r3, #16
 80022aa:	d007      	beq.n	80022bc <HAL_RCC_OscConfig+0x48>
 80022ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ae:	2b18      	cmp	r3, #24
 80022b0:	d111      	bne.n	80022d6 <HAL_RCC_OscConfig+0x62>
 80022b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022b4:	f003 0303 	and.w	r3, r3, #3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d10c      	bne.n	80022d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022bc:	4b8f      	ldr	r3, [pc, #572]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d06d      	beq.n	80023a4 <HAL_RCC_OscConfig+0x130>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d169      	bne.n	80023a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	f000 bc21 	b.w	8002b18 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022de:	d106      	bne.n	80022ee <HAL_RCC_OscConfig+0x7a>
 80022e0:	4b86      	ldr	r3, [pc, #536]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a85      	ldr	r2, [pc, #532]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80022e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	e02e      	b.n	800234c <HAL_RCC_OscConfig+0xd8>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10c      	bne.n	8002310 <HAL_RCC_OscConfig+0x9c>
 80022f6:	4b81      	ldr	r3, [pc, #516]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a80      	ldr	r2, [pc, #512]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80022fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	4b7e      	ldr	r3, [pc, #504]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a7d      	ldr	r2, [pc, #500]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002308:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	e01d      	b.n	800234c <HAL_RCC_OscConfig+0xd8>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002318:	d10c      	bne.n	8002334 <HAL_RCC_OscConfig+0xc0>
 800231a:	4b78      	ldr	r3, [pc, #480]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a77      	ldr	r2, [pc, #476]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002320:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	4b75      	ldr	r3, [pc, #468]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a74      	ldr	r2, [pc, #464]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 800232c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	e00b      	b.n	800234c <HAL_RCC_OscConfig+0xd8>
 8002334:	4b71      	ldr	r3, [pc, #452]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a70      	ldr	r2, [pc, #448]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 800233a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800233e:	6013      	str	r3, [r2, #0]
 8002340:	4b6e      	ldr	r3, [pc, #440]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a6d      	ldr	r2, [pc, #436]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002346:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800234a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d013      	beq.n	800237c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7fe fe86 	bl	8001064 <HAL_GetTick>
 8002358:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7fe fe82 	bl	8001064 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	@ 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e3d4      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800236e:	4b63      	ldr	r3, [pc, #396]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0xe8>
 800237a:	e014      	b.n	80023a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7fe fe72 	bl	8001064 <HAL_GetTick>
 8002380:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002384:	f7fe fe6e 	bl	8001064 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b64      	cmp	r3, #100	@ 0x64
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e3c0      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002396:	4b59      	ldr	r3, [pc, #356]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f0      	bne.n	8002384 <HAL_RCC_OscConfig+0x110>
 80023a2:	e000      	b.n	80023a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	f000 80ca 	beq.w	8002548 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b4:	4b51      	ldr	r3, [pc, #324]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023be:	4b4f      	ldr	r3, [pc, #316]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80023c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80023c4:	6a3b      	ldr	r3, [r7, #32]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d007      	beq.n	80023da <HAL_RCC_OscConfig+0x166>
 80023ca:	6a3b      	ldr	r3, [r7, #32]
 80023cc:	2b18      	cmp	r3, #24
 80023ce:	d156      	bne.n	800247e <HAL_RCC_OscConfig+0x20a>
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d151      	bne.n	800247e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023da:	4b48      	ldr	r3, [pc, #288]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0304 	and.w	r3, r3, #4
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d005      	beq.n	80023f2 <HAL_RCC_OscConfig+0x17e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d101      	bne.n	80023f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e392      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80023f2:	4b42      	ldr	r3, [pc, #264]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f023 0219 	bic.w	r2, r3, #25
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	493f      	ldr	r1, [pc, #252]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002400:	4313      	orrs	r3, r2
 8002402:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002404:	f7fe fe2e 	bl	8001064 <HAL_GetTick>
 8002408:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240c:	f7fe fe2a 	bl	8001064 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e37c      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800241e:	4b37      	ldr	r3, [pc, #220]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242a:	f7fe fe27 	bl	800107c <HAL_GetREVID>
 800242e:	4603      	mov	r3, r0
 8002430:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002434:	4293      	cmp	r3, r2
 8002436:	d817      	bhi.n	8002468 <HAL_RCC_OscConfig+0x1f4>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	2b40      	cmp	r3, #64	@ 0x40
 800243e:	d108      	bne.n	8002452 <HAL_RCC_OscConfig+0x1de>
 8002440:	4b2e      	ldr	r3, [pc, #184]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002448:	4a2c      	ldr	r2, [pc, #176]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 800244a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800244e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002450:	e07a      	b.n	8002548 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002452:	4b2a      	ldr	r3, [pc, #168]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	031b      	lsls	r3, r3, #12
 8002460:	4926      	ldr	r1, [pc, #152]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002462:	4313      	orrs	r3, r2
 8002464:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002466:	e06f      	b.n	8002548 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002468:	4b24      	ldr	r3, [pc, #144]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	061b      	lsls	r3, r3, #24
 8002476:	4921      	ldr	r1, [pc, #132]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002478:	4313      	orrs	r3, r2
 800247a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800247c:	e064      	b.n	8002548 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d047      	beq.n	8002516 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002486:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f023 0219 	bic.w	r2, r3, #25
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	491a      	ldr	r1, [pc, #104]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7fe fde4 	bl	8001064 <HAL_GetTick>
 800249c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024a0:	f7fe fde0 	bl	8001064 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e332      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024b2:	4b12      	ldr	r3, [pc, #72]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0304 	and.w	r3, r3, #4
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d0f0      	beq.n	80024a0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024be:	f7fe fddd 	bl	800107c <HAL_GetREVID>
 80024c2:	4603      	mov	r3, r0
 80024c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d819      	bhi.n	8002500 <HAL_RCC_OscConfig+0x28c>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	2b40      	cmp	r3, #64	@ 0x40
 80024d2:	d108      	bne.n	80024e6 <HAL_RCC_OscConfig+0x272>
 80024d4:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80024dc:	4a07      	ldr	r2, [pc, #28]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80024de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e2:	6053      	str	r3, [r2, #4]
 80024e4:	e030      	b.n	8002548 <HAL_RCC_OscConfig+0x2d4>
 80024e6:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	031b      	lsls	r3, r3, #12
 80024f4:	4901      	ldr	r1, [pc, #4]	@ (80024fc <HAL_RCC_OscConfig+0x288>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	604b      	str	r3, [r1, #4]
 80024fa:	e025      	b.n	8002548 <HAL_RCC_OscConfig+0x2d4>
 80024fc:	58024400 	.word	0x58024400
 8002500:	4b9a      	ldr	r3, [pc, #616]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	061b      	lsls	r3, r3, #24
 800250e:	4997      	ldr	r1, [pc, #604]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002510:	4313      	orrs	r3, r2
 8002512:	604b      	str	r3, [r1, #4]
 8002514:	e018      	b.n	8002548 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002516:	4b95      	ldr	r3, [pc, #596]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a94      	ldr	r2, [pc, #592]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800251c:	f023 0301 	bic.w	r3, r3, #1
 8002520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002522:	f7fe fd9f 	bl	8001064 <HAL_GetTick>
 8002526:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252a:	f7fe fd9b 	bl	8001064 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e2ed      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800253c:	4b8b      	ldr	r3, [pc, #556]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1f0      	bne.n	800252a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 80a9 	beq.w	80026a8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002556:	4b85      	ldr	r3, [pc, #532]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800255e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002560:	4b82      	ldr	r3, [pc, #520]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002564:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	2b08      	cmp	r3, #8
 800256a:	d007      	beq.n	800257c <HAL_RCC_OscConfig+0x308>
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	2b18      	cmp	r3, #24
 8002570:	d13a      	bne.n	80025e8 <HAL_RCC_OscConfig+0x374>
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f003 0303 	and.w	r3, r3, #3
 8002578:	2b01      	cmp	r3, #1
 800257a:	d135      	bne.n	80025e8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800257c:	4b7b      	ldr	r3, [pc, #492]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002584:	2b00      	cmp	r3, #0
 8002586:	d005      	beq.n	8002594 <HAL_RCC_OscConfig+0x320>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	2b80      	cmp	r3, #128	@ 0x80
 800258e:	d001      	beq.n	8002594 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e2c1      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002594:	f7fe fd72 	bl	800107c <HAL_GetREVID>
 8002598:	4603      	mov	r3, r0
 800259a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800259e:	4293      	cmp	r3, r2
 80025a0:	d817      	bhi.n	80025d2 <HAL_RCC_OscConfig+0x35e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	2b20      	cmp	r3, #32
 80025a8:	d108      	bne.n	80025bc <HAL_RCC_OscConfig+0x348>
 80025aa:	4b70      	ldr	r3, [pc, #448]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80025b2:	4a6e      	ldr	r2, [pc, #440]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80025b8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025ba:	e075      	b.n	80026a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025bc:	4b6b      	ldr	r3, [pc, #428]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	069b      	lsls	r3, r3, #26
 80025ca:	4968      	ldr	r1, [pc, #416]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025d0:	e06a      	b.n	80026a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025d2:	4b66      	ldr	r3, [pc, #408]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	061b      	lsls	r3, r3, #24
 80025e0:	4962      	ldr	r1, [pc, #392]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025e6:	e05f      	b.n	80026a8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d042      	beq.n	8002676 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80025f0:	4b5e      	ldr	r3, [pc, #376]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a5d      	ldr	r2, [pc, #372]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80025f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fc:	f7fe fd32 	bl	8001064 <HAL_GetTick>
 8002600:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002604:	f7fe fd2e 	bl	8001064 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e280      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002616:	4b55      	ldr	r3, [pc, #340]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0f0      	beq.n	8002604 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002622:	f7fe fd2b 	bl	800107c <HAL_GetREVID>
 8002626:	4603      	mov	r3, r0
 8002628:	f241 0203 	movw	r2, #4099	@ 0x1003
 800262c:	4293      	cmp	r3, r2
 800262e:	d817      	bhi.n	8002660 <HAL_RCC_OscConfig+0x3ec>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	2b20      	cmp	r3, #32
 8002636:	d108      	bne.n	800264a <HAL_RCC_OscConfig+0x3d6>
 8002638:	4b4c      	ldr	r3, [pc, #304]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002640:	4a4a      	ldr	r2, [pc, #296]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002642:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002646:	6053      	str	r3, [r2, #4]
 8002648:	e02e      	b.n	80026a8 <HAL_RCC_OscConfig+0x434>
 800264a:	4b48      	ldr	r3, [pc, #288]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a1b      	ldr	r3, [r3, #32]
 8002656:	069b      	lsls	r3, r3, #26
 8002658:	4944      	ldr	r1, [pc, #272]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800265a:	4313      	orrs	r3, r2
 800265c:	604b      	str	r3, [r1, #4]
 800265e:	e023      	b.n	80026a8 <HAL_RCC_OscConfig+0x434>
 8002660:	4b42      	ldr	r3, [pc, #264]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	061b      	lsls	r3, r3, #24
 800266e:	493f      	ldr	r1, [pc, #252]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002670:	4313      	orrs	r3, r2
 8002672:	60cb      	str	r3, [r1, #12]
 8002674:	e018      	b.n	80026a8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002676:	4b3d      	ldr	r3, [pc, #244]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a3c      	ldr	r2, [pc, #240]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800267c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7fe fcef 	bl	8001064 <HAL_GetTick>
 8002686:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800268a:	f7fe fceb 	bl	8001064 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e23d      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800269c:	4b33      	ldr	r3, [pc, #204]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1f0      	bne.n	800268a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0308 	and.w	r3, r3, #8
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d036      	beq.n	8002722 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d019      	beq.n	80026f0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026bc:	4b2b      	ldr	r3, [pc, #172]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80026be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026c0:	4a2a      	ldr	r2, [pc, #168]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80026c2:	f043 0301 	orr.w	r3, r3, #1
 80026c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fe fccc 	bl	8001064 <HAL_GetTick>
 80026cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d0:	f7fe fcc8 	bl	8001064 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e21a      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026e2:	4b22      	ldr	r3, [pc, #136]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80026e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x45c>
 80026ee:	e018      	b.n	8002722 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026f0:	4b1e      	ldr	r3, [pc, #120]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80026f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 80026f6:	f023 0301 	bic.w	r3, r3, #1
 80026fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fc:	f7fe fcb2 	bl	8001064 <HAL_GetTick>
 8002700:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002704:	f7fe fcae 	bl	8001064 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e200      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002716:	4b15      	ldr	r3, [pc, #84]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b00      	cmp	r3, #0
 800272c:	d039      	beq.n	80027a2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d01c      	beq.n	8002770 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002736:	4b0d      	ldr	r3, [pc, #52]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a0c      	ldr	r2, [pc, #48]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800273c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002740:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002742:	f7fe fc8f 	bl	8001064 <HAL_GetTick>
 8002746:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800274a:	f7fe fc8b 	bl	8001064 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e1dd      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800275c:	4b03      	ldr	r3, [pc, #12]	@ (800276c <HAL_RCC_OscConfig+0x4f8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0f0      	beq.n	800274a <HAL_RCC_OscConfig+0x4d6>
 8002768:	e01b      	b.n	80027a2 <HAL_RCC_OscConfig+0x52e>
 800276a:	bf00      	nop
 800276c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002770:	4b9b      	ldr	r3, [pc, #620]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a9a      	ldr	r2, [pc, #616]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002776:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800277a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800277c:	f7fe fc72 	bl	8001064 <HAL_GetTick>
 8002780:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002784:	f7fe fc6e 	bl	8001064 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e1c0      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002796:	4b92      	ldr	r3, [pc, #584]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 8081 	beq.w	80028b2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80027b0:	4b8c      	ldr	r3, [pc, #560]	@ (80029e4 <HAL_RCC_OscConfig+0x770>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a8b      	ldr	r2, [pc, #556]	@ (80029e4 <HAL_RCC_OscConfig+0x770>)
 80027b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027bc:	f7fe fc52 	bl	8001064 <HAL_GetTick>
 80027c0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c4:	f7fe fc4e 	bl	8001064 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b64      	cmp	r3, #100	@ 0x64
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e1a0      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027d6:	4b83      	ldr	r3, [pc, #524]	@ (80029e4 <HAL_RCC_OscConfig+0x770>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d106      	bne.n	80027f8 <HAL_RCC_OscConfig+0x584>
 80027ea:	4b7d      	ldr	r3, [pc, #500]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80027ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ee:	4a7c      	ldr	r2, [pc, #496]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80027f0:	f043 0301 	orr.w	r3, r3, #1
 80027f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f6:	e02d      	b.n	8002854 <HAL_RCC_OscConfig+0x5e0>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d10c      	bne.n	800281a <HAL_RCC_OscConfig+0x5a6>
 8002800:	4b77      	ldr	r3, [pc, #476]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002804:	4a76      	ldr	r2, [pc, #472]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002806:	f023 0301 	bic.w	r3, r3, #1
 800280a:	6713      	str	r3, [r2, #112]	@ 0x70
 800280c:	4b74      	ldr	r3, [pc, #464]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002810:	4a73      	ldr	r2, [pc, #460]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002812:	f023 0304 	bic.w	r3, r3, #4
 8002816:	6713      	str	r3, [r2, #112]	@ 0x70
 8002818:	e01c      	b.n	8002854 <HAL_RCC_OscConfig+0x5e0>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b05      	cmp	r3, #5
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0x5c8>
 8002822:	4b6f      	ldr	r3, [pc, #444]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002826:	4a6e      	ldr	r2, [pc, #440]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002828:	f043 0304 	orr.w	r3, r3, #4
 800282c:	6713      	str	r3, [r2, #112]	@ 0x70
 800282e:	4b6c      	ldr	r3, [pc, #432]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002832:	4a6b      	ldr	r2, [pc, #428]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6713      	str	r3, [r2, #112]	@ 0x70
 800283a:	e00b      	b.n	8002854 <HAL_RCC_OscConfig+0x5e0>
 800283c:	4b68      	ldr	r3, [pc, #416]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800283e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002840:	4a67      	ldr	r2, [pc, #412]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002842:	f023 0301 	bic.w	r3, r3, #1
 8002846:	6713      	str	r3, [r2, #112]	@ 0x70
 8002848:	4b65      	ldr	r3, [pc, #404]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800284a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284c:	4a64      	ldr	r2, [pc, #400]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800284e:	f023 0304 	bic.w	r3, r3, #4
 8002852:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d015      	beq.n	8002888 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285c:	f7fe fc02 	bl	8001064 <HAL_GetTick>
 8002860:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002862:	e00a      	b.n	800287a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002864:	f7fe fbfe 	bl	8001064 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e14e      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800287a:	4b59      	ldr	r3, [pc, #356]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800287c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d0ee      	beq.n	8002864 <HAL_RCC_OscConfig+0x5f0>
 8002886:	e014      	b.n	80028b2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002888:	f7fe fbec 	bl	8001064 <HAL_GetTick>
 800288c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800288e:	e00a      	b.n	80028a6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002890:	f7fe fbe8 	bl	8001064 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800289e:	4293      	cmp	r3, r2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e138      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028a6:	4b4e      	ldr	r3, [pc, #312]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80028a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1ee      	bne.n	8002890 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 812d 	beq.w	8002b16 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80028bc:	4b48      	ldr	r3, [pc, #288]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028c4:	2b18      	cmp	r3, #24
 80028c6:	f000 80bd 	beq.w	8002a44 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	f040 809e 	bne.w	8002a10 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d4:	4b42      	ldr	r3, [pc, #264]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a41      	ldr	r2, [pc, #260]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80028da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fbc0 	bl	8001064 <HAL_GetTick>
 80028e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e8:	f7fe fbbc 	bl	8001064 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e10e      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028fa:	4b39      	ldr	r3, [pc, #228]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002906:	4b36      	ldr	r3, [pc, #216]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002908:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800290a:	4b37      	ldr	r3, [pc, #220]	@ (80029e8 <HAL_RCC_OscConfig+0x774>)
 800290c:	4013      	ands	r3, r2
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002916:	0112      	lsls	r2, r2, #4
 8002918:	430a      	orrs	r2, r1
 800291a:	4931      	ldr	r1, [pc, #196]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800291c:	4313      	orrs	r3, r2
 800291e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	3b01      	subs	r3, #1
 8002926:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292e:	3b01      	subs	r3, #1
 8002930:	025b      	lsls	r3, r3, #9
 8002932:	b29b      	uxth	r3, r3
 8002934:	431a      	orrs	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800293a:	3b01      	subs	r3, #1
 800293c:	041b      	lsls	r3, r3, #16
 800293e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002948:	3b01      	subs	r3, #1
 800294a:	061b      	lsls	r3, r3, #24
 800294c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002950:	4923      	ldr	r1, [pc, #140]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002952:	4313      	orrs	r3, r2
 8002954:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002956:	4b22      	ldr	r3, [pc, #136]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295a:	4a21      	ldr	r2, [pc, #132]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800295c:	f023 0301 	bic.w	r3, r3, #1
 8002960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002962:	4b1f      	ldr	r3, [pc, #124]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002966:	4b21      	ldr	r3, [pc, #132]	@ (80029ec <HAL_RCC_OscConfig+0x778>)
 8002968:	4013      	ands	r3, r2
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800296e:	00d2      	lsls	r2, r2, #3
 8002970:	491b      	ldr	r1, [pc, #108]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002972:	4313      	orrs	r3, r2
 8002974:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002976:	4b1a      	ldr	r3, [pc, #104]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297a:	f023 020c 	bic.w	r2, r3, #12
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	4917      	ldr	r1, [pc, #92]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002984:	4313      	orrs	r3, r2
 8002986:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002988:	4b15      	ldr	r3, [pc, #84]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800298a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298c:	f023 0202 	bic.w	r2, r3, #2
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002994:	4912      	ldr	r1, [pc, #72]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 8002996:	4313      	orrs	r3, r2
 8002998:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800299a:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 800299c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299e:	4a10      	ldr	r2, [pc, #64]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029a6:	4b0e      	ldr	r3, [pc, #56]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	4a0d      	ldr	r2, [pc, #52]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80029b2:	4b0b      	ldr	r3, [pc, #44]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b6:	4a0a      	ldr	r2, [pc, #40]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80029be:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c2:	4a07      	ldr	r2, [pc, #28]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029ca:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a04      	ldr	r2, [pc, #16]	@ (80029e0 <HAL_RCC_OscConfig+0x76c>)
 80029d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7fe fb45 	bl	8001064 <HAL_GetTick>
 80029da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029dc:	e011      	b.n	8002a02 <HAL_RCC_OscConfig+0x78e>
 80029de:	bf00      	nop
 80029e0:	58024400 	.word	0x58024400
 80029e4:	58024800 	.word	0x58024800
 80029e8:	fffffc0c 	.word	0xfffffc0c
 80029ec:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f0:	f7fe fb38 	bl	8001064 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e08a      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a02:	4b47      	ldr	r3, [pc, #284]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0f0      	beq.n	80029f0 <HAL_RCC_OscConfig+0x77c>
 8002a0e:	e082      	b.n	8002b16 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a10:	4b43      	ldr	r3, [pc, #268]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a42      	ldr	r2, [pc, #264]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fb22 	bl	8001064 <HAL_GetTick>
 8002a20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a24:	f7fe fb1e 	bl	8001064 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e070      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a36:	4b3a      	ldr	r3, [pc, #232]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x7b0>
 8002a42:	e068      	b.n	8002b16 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a44:	4b36      	ldr	r3, [pc, #216]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a48:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a4a:	4b35      	ldr	r3, [pc, #212]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d031      	beq.n	8002abc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f003 0203 	and.w	r2, r3, #3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d12a      	bne.n	8002abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	091b      	lsrs	r3, r3, #4
 8002a6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d122      	bne.n	8002abc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a80:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d11a      	bne.n	8002abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	0a5b      	lsrs	r3, r3, #9
 8002a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a92:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d111      	bne.n	8002abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	0c1b      	lsrs	r3, r3, #16
 8002a9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d108      	bne.n	8002abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	0e1b      	lsrs	r3, r3, #24
 8002aae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e02b      	b.n	8002b18 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002ac0:	4b17      	ldr	r3, [pc, #92]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ac4:	08db      	lsrs	r3, r3, #3
 8002ac6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002aca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d01f      	beq.n	8002b16 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002ad6:	4b12      	ldr	r3, [pc, #72]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	4a11      	ldr	r2, [pc, #68]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ae2:	f7fe fabf 	bl	8001064 <HAL_GetTick>
 8002ae6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002ae8:	bf00      	nop
 8002aea:	f7fe fabb 	bl	8001064 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d0f9      	beq.n	8002aea <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002af6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002af8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002afa:	4b0a      	ldr	r3, [pc, #40]	@ (8002b24 <HAL_RCC_OscConfig+0x8b0>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b02:	00d2      	lsls	r2, r2, #3
 8002b04:	4906      	ldr	r1, [pc, #24]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002b0a:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0e:	4a04      	ldr	r2, [pc, #16]	@ (8002b20 <HAL_RCC_OscConfig+0x8ac>)
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3730      	adds	r7, #48	@ 0x30
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	58024400 	.word	0x58024400
 8002b24:	ffff0007 	.word	0xffff0007

08002b28 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e19c      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b3c:	4b8a      	ldr	r3, [pc, #552]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 030f 	and.w	r3, r3, #15
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d910      	bls.n	8002b6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4a:	4b87      	ldr	r3, [pc, #540]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 020f 	bic.w	r2, r3, #15
 8002b52:	4985      	ldr	r1, [pc, #532]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5a:	4b83      	ldr	r3, [pc, #524]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d001      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e184      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d010      	beq.n	8002b9a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	4b7b      	ldr	r3, [pc, #492]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d908      	bls.n	8002b9a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b88:	4b78      	ldr	r3, [pc, #480]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	4975      	ldr	r1, [pc, #468]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d010      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695a      	ldr	r2, [r3, #20]
 8002baa:	4b70      	ldr	r3, [pc, #448]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d908      	bls.n	8002bc8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002bb6:	4b6d      	ldr	r3, [pc, #436]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	496a      	ldr	r1, [pc, #424]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0310 	and.w	r3, r3, #16
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d010      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699a      	ldr	r2, [r3, #24]
 8002bd8:	4b64      	ldr	r3, [pc, #400]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d908      	bls.n	8002bf6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002be4:	4b61      	ldr	r3, [pc, #388]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	495e      	ldr	r1, [pc, #376]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0320 	and.w	r3, r3, #32
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d010      	beq.n	8002c24 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69da      	ldr	r2, [r3, #28]
 8002c06:	4b59      	ldr	r3, [pc, #356]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d908      	bls.n	8002c24 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c12:	4b56      	ldr	r3, [pc, #344]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	4953      	ldr	r1, [pc, #332]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d010      	beq.n	8002c52 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68da      	ldr	r2, [r3, #12]
 8002c34:	4b4d      	ldr	r3, [pc, #308]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	f003 030f 	and.w	r3, r3, #15
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d908      	bls.n	8002c52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c40:	4b4a      	ldr	r3, [pc, #296]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	f023 020f 	bic.w	r2, r3, #15
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	4947      	ldr	r1, [pc, #284]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d055      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002c5e:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	4940      	ldr	r1, [pc, #256]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d107      	bne.n	8002c88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c78:	4b3c      	ldr	r3, [pc, #240]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d121      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e0f6      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d107      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c90:	4b36      	ldr	r3, [pc, #216]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d115      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e0ea      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d107      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ca8:	4b30      	ldr	r3, [pc, #192]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d109      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e0de      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cb8:	4b2c      	ldr	r3, [pc, #176]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0d6      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cc8:	4b28      	ldr	r3, [pc, #160]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	f023 0207 	bic.w	r2, r3, #7
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	4925      	ldr	r1, [pc, #148]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cda:	f7fe f9c3 	bl	8001064 <HAL_GetTick>
 8002cde:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce0:	e00a      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce2:	f7fe f9bf 	bl	8001064 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e0be      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d1eb      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d010      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	4b14      	ldr	r3, [pc, #80]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	f003 030f 	and.w	r3, r3, #15
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d208      	bcs.n	8002d38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d26:	4b11      	ldr	r3, [pc, #68]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	f023 020f 	bic.w	r2, r3, #15
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	490e      	ldr	r1, [pc, #56]	@ (8002d6c <HAL_RCC_ClockConfig+0x244>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d38:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 030f 	and.w	r3, r3, #15
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d214      	bcs.n	8002d70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d46:	4b08      	ldr	r3, [pc, #32]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f023 020f 	bic.w	r2, r3, #15
 8002d4e:	4906      	ldr	r1, [pc, #24]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d56:	4b04      	ldr	r3, [pc, #16]	@ (8002d68 <HAL_RCC_ClockConfig+0x240>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 030f 	and.w	r3, r3, #15
 8002d5e:	683a      	ldr	r2, [r7, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e086      	b.n	8002e76 <HAL_RCC_ClockConfig+0x34e>
 8002d68:	52002000 	.word	0x52002000
 8002d6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d010      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691a      	ldr	r2, [r3, #16]
 8002d80:	4b3f      	ldr	r3, [pc, #252]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d208      	bcs.n	8002d9e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	4939      	ldr	r1, [pc, #228]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d010      	beq.n	8002dcc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	4b34      	ldr	r3, [pc, #208]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d208      	bcs.n	8002dcc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002dba:	4b31      	ldr	r3, [pc, #196]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	492e      	ldr	r1, [pc, #184]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0310 	and.w	r3, r3, #16
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d010      	beq.n	8002dfa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699a      	ldr	r2, [r3, #24]
 8002ddc:	4b28      	ldr	r3, [pc, #160]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d208      	bcs.n	8002dfa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002de8:	4b25      	ldr	r3, [pc, #148]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4922      	ldr	r1, [pc, #136]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d010      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69da      	ldr	r2, [r3, #28]
 8002e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d208      	bcs.n	8002e28 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e16:	4b1a      	ldr	r3, [pc, #104]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	4917      	ldr	r1, [pc, #92]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e28:	f000 f834 	bl	8002e94 <HAL_RCC_GetSysClockFreq>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	4b14      	ldr	r3, [pc, #80]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	0a1b      	lsrs	r3, r3, #8
 8002e34:	f003 030f 	and.w	r3, r3, #15
 8002e38:	4912      	ldr	r1, [pc, #72]	@ (8002e84 <HAL_RCC_ClockConfig+0x35c>)
 8002e3a:	5ccb      	ldrb	r3, [r1, r3]
 8002e3c:	f003 031f 	and.w	r3, r3, #31
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
 8002e44:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e46:	4b0e      	ldr	r3, [pc, #56]	@ (8002e80 <HAL_RCC_ClockConfig+0x358>)
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e84 <HAL_RCC_ClockConfig+0x35c>)
 8002e50:	5cd3      	ldrb	r3, [r2, r3]
 8002e52:	f003 031f 	and.w	r3, r3, #31
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e88 <HAL_RCC_ClockConfig+0x360>)
 8002e5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e60:	4a0a      	ldr	r2, [pc, #40]	@ (8002e8c <HAL_RCC_ClockConfig+0x364>)
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e66:	4b0a      	ldr	r3, [pc, #40]	@ (8002e90 <HAL_RCC_ClockConfig+0x368>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fe f8b0 	bl	8000fd0 <HAL_InitTick>
 8002e70:	4603      	mov	r3, r0
 8002e72:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	58024400 	.word	0x58024400
 8002e84:	08007de4 	.word	0x08007de4
 8002e88:	2400003c 	.word	0x2400003c
 8002e8c:	24000038 	.word	0x24000038
 8002e90:	24000040 	.word	0x24000040

08002e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	@ 0x24
 8002e98:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e9a:	4bb3      	ldr	r3, [pc, #716]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ea2:	2b18      	cmp	r3, #24
 8002ea4:	f200 8155 	bhi.w	8003152 <HAL_RCC_GetSysClockFreq+0x2be>
 8002ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002f15 	.word	0x08002f15
 8002eb4:	08003153 	.word	0x08003153
 8002eb8:	08003153 	.word	0x08003153
 8002ebc:	08003153 	.word	0x08003153
 8002ec0:	08003153 	.word	0x08003153
 8002ec4:	08003153 	.word	0x08003153
 8002ec8:	08003153 	.word	0x08003153
 8002ecc:	08003153 	.word	0x08003153
 8002ed0:	08002f3b 	.word	0x08002f3b
 8002ed4:	08003153 	.word	0x08003153
 8002ed8:	08003153 	.word	0x08003153
 8002edc:	08003153 	.word	0x08003153
 8002ee0:	08003153 	.word	0x08003153
 8002ee4:	08003153 	.word	0x08003153
 8002ee8:	08003153 	.word	0x08003153
 8002eec:	08003153 	.word	0x08003153
 8002ef0:	08002f41 	.word	0x08002f41
 8002ef4:	08003153 	.word	0x08003153
 8002ef8:	08003153 	.word	0x08003153
 8002efc:	08003153 	.word	0x08003153
 8002f00:	08003153 	.word	0x08003153
 8002f04:	08003153 	.word	0x08003153
 8002f08:	08003153 	.word	0x08003153
 8002f0c:	08003153 	.word	0x08003153
 8002f10:	08002f47 	.word	0x08002f47
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f14:	4b94      	ldr	r3, [pc, #592]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0320 	and.w	r3, r3, #32
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d009      	beq.n	8002f34 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f20:	4b91      	ldr	r3, [pc, #580]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	08db      	lsrs	r3, r3, #3
 8002f26:	f003 0303 	and.w	r3, r3, #3
 8002f2a:	4a90      	ldr	r2, [pc, #576]	@ (800316c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f30:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002f32:	e111      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f34:	4b8d      	ldr	r3, [pc, #564]	@ (800316c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f36:	61bb      	str	r3, [r7, #24]
      break;
 8002f38:	e10e      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002f3a:	4b8d      	ldr	r3, [pc, #564]	@ (8003170 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f3c:	61bb      	str	r3, [r7, #24]
      break;
 8002f3e:	e10b      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002f40:	4b8c      	ldr	r3, [pc, #560]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f42:	61bb      	str	r3, [r7, #24]
      break;
 8002f44:	e108      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f46:	4b88      	ldr	r3, [pc, #544]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002f50:	4b85      	ldr	r3, [pc, #532]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f54:	091b      	lsrs	r3, r3, #4
 8002f56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f5a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f5c:	4b82      	ldr	r3, [pc, #520]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002f66:	4b80      	ldr	r3, [pc, #512]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f6a:	08db      	lsrs	r3, r3, #3
 8002f6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	ee07 3a90 	vmov	s15, r3
 8002f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f7e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 80e1 	beq.w	800314c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	f000 8083 	beq.w	8003098 <HAL_RCC_GetSysClockFreq+0x204>
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	f200 80a1 	bhi.w	80030dc <HAL_RCC_GetSysClockFreq+0x248>
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <HAL_RCC_GetSysClockFreq+0x114>
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d056      	beq.n	8003054 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002fa6:	e099      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0320 	and.w	r3, r3, #32
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d02d      	beq.n	8003010 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002fb4:	4b6c      	ldr	r3, [pc, #432]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	08db      	lsrs	r3, r3, #3
 8002fba:	f003 0303 	and.w	r3, r3, #3
 8002fbe:	4a6b      	ldr	r2, [pc, #428]	@ (800316c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	ee07 3a90 	vmov	s15, r3
 8002fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	ee07 3a90 	vmov	s15, r3
 8002fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fde:	4b62      	ldr	r3, [pc, #392]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fee:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ff2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003178 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800300e:	e087      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	ee07 3a90 	vmov	s15, r3
 8003016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800301a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800317c <HAL_RCC_GetSysClockFreq+0x2e8>
 800301e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003022:	4b51      	ldr	r3, [pc, #324]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800302a:	ee07 3a90 	vmov	s15, r3
 800302e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003032:	ed97 6a02 	vldr	s12, [r7, #8]
 8003036:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003178 <HAL_RCC_GetSysClockFreq+0x2e4>
 800303a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800303e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003042:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800304a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800304e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003052:	e065      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	ee07 3a90 	vmov	s15, r3
 800305a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800305e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003180 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003066:	4b40      	ldr	r3, [pc, #256]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800306e:	ee07 3a90 	vmov	s15, r3
 8003072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003076:	ed97 6a02 	vldr	s12, [r7, #8]
 800307a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003178 <HAL_RCC_GetSysClockFreq+0x2e4>
 800307e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003086:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800308a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800308e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003092:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003096:	e043      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	ee07 3a90 	vmov	s15, r3
 800309e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030a2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003184 <HAL_RCC_GetSysClockFreq+0x2f0>
 80030a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b2:	ee07 3a90 	vmov	s15, r3
 80030b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80030be:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003178 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030da:	e021      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030e6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003180 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003102:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003178 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800310a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800310e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800311e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003120:	4b11      	ldr	r3, [pc, #68]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003124:	0a5b      	lsrs	r3, r3, #9
 8003126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800312a:	3301      	adds	r3, #1
 800312c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	ee07 3a90 	vmov	s15, r3
 8003134:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003138:	edd7 6a07 	vldr	s13, [r7, #28]
 800313c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003140:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003144:	ee17 3a90 	vmov	r3, s15
 8003148:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800314a:	e005      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	61bb      	str	r3, [r7, #24]
      break;
 8003150:	e002      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003152:	4b07      	ldr	r3, [pc, #28]	@ (8003170 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003154:	61bb      	str	r3, [r7, #24]
      break;
 8003156:	bf00      	nop
  }

  return sysclockfreq;
 8003158:	69bb      	ldr	r3, [r7, #24]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3724      	adds	r7, #36	@ 0x24
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	58024400 	.word	0x58024400
 800316c:	03d09000 	.word	0x03d09000
 8003170:	003d0900 	.word	0x003d0900
 8003174:	017d7840 	.word	0x017d7840
 8003178:	46000000 	.word	0x46000000
 800317c:	4c742400 	.word	0x4c742400
 8003180:	4a742400 	.word	0x4a742400
 8003184:	4bbebc20 	.word	0x4bbebc20

08003188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800318e:	f7ff fe81 	bl	8002e94 <HAL_RCC_GetSysClockFreq>
 8003192:	4602      	mov	r2, r0
 8003194:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	0a1b      	lsrs	r3, r3, #8
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	490f      	ldr	r1, [pc, #60]	@ (80031dc <HAL_RCC_GetHCLKFreq+0x54>)
 80031a0:	5ccb      	ldrb	r3, [r1, r3]
 80031a2:	f003 031f 	and.w	r3, r3, #31
 80031a6:	fa22 f303 	lsr.w	r3, r2, r3
 80031aa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031ac:	4b0a      	ldr	r3, [pc, #40]	@ (80031d8 <HAL_RCC_GetHCLKFreq+0x50>)
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	f003 030f 	and.w	r3, r3, #15
 80031b4:	4a09      	ldr	r2, [pc, #36]	@ (80031dc <HAL_RCC_GetHCLKFreq+0x54>)
 80031b6:	5cd3      	ldrb	r3, [r2, r3]
 80031b8:	f003 031f 	and.w	r3, r3, #31
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	fa22 f303 	lsr.w	r3, r2, r3
 80031c2:	4a07      	ldr	r2, [pc, #28]	@ (80031e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80031c4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031c6:	4a07      	ldr	r2, [pc, #28]	@ (80031e4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80031cc:	4b04      	ldr	r3, [pc, #16]	@ (80031e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80031ce:	681b      	ldr	r3, [r3, #0]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	58024400 	.word	0x58024400
 80031dc:	08007de4 	.word	0x08007de4
 80031e0:	2400003c 	.word	0x2400003c
 80031e4:	24000038 	.word	0x24000038

080031e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80031ec:	f7ff ffcc 	bl	8003188 <HAL_RCC_GetHCLKFreq>
 80031f0:	4602      	mov	r2, r0
 80031f2:	4b06      	ldr	r3, [pc, #24]	@ (800320c <HAL_RCC_GetPCLK1Freq+0x24>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	091b      	lsrs	r3, r3, #4
 80031f8:	f003 0307 	and.w	r3, r3, #7
 80031fc:	4904      	ldr	r1, [pc, #16]	@ (8003210 <HAL_RCC_GetPCLK1Freq+0x28>)
 80031fe:	5ccb      	ldrb	r3, [r1, r3]
 8003200:	f003 031f 	and.w	r3, r3, #31
 8003204:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003208:	4618      	mov	r0, r3
 800320a:	bd80      	pop	{r7, pc}
 800320c:	58024400 	.word	0x58024400
 8003210:	08007de4 	.word	0x08007de4

08003214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003218:	f7ff ffb6 	bl	8003188 <HAL_RCC_GetHCLKFreq>
 800321c:	4602      	mov	r2, r0
 800321e:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	4904      	ldr	r1, [pc, #16]	@ (800323c <HAL_RCC_GetPCLK2Freq+0x28>)
 800322a:	5ccb      	ldrb	r3, [r1, r3]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	58024400 	.word	0x58024400
 800323c:	08007de4 	.word	0x08007de4

08003240 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003244:	b0ca      	sub	sp, #296	@ 0x128
 8003246:	af00      	add	r7, sp, #0
 8003248:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800324c:	2300      	movs	r3, #0
 800324e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003252:	2300      	movs	r3, #0
 8003254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003260:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003264:	2500      	movs	r5, #0
 8003266:	ea54 0305 	orrs.w	r3, r4, r5
 800326a:	d049      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800326c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003270:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003272:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003276:	d02f      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003278:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800327c:	d828      	bhi.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800327e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003282:	d01a      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003284:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003288:	d822      	bhi.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800328e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003292:	d007      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003294:	e01c      	b.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003296:	4bb8      	ldr	r3, [pc, #736]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329a:	4ab7      	ldr	r2, [pc, #732]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800329c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80032a2:	e01a      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80032a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a8:	3308      	adds	r3, #8
 80032aa:	2102      	movs	r1, #2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f001 fc8f 	bl	8004bd0 <RCCEx_PLL2_Config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80032b8:	e00f      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80032ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032be:	3328      	adds	r3, #40	@ 0x28
 80032c0:	2102      	movs	r1, #2
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 fd36 	bl	8004d34 <RCCEx_PLL3_Config>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80032ce:	e004      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032d6:	e000      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80032d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10a      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80032e2:	4ba5      	ldr	r3, [pc, #660]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80032ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032f0:	4aa1      	ldr	r2, [pc, #644]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032f2:	430b      	orrs	r3, r1
 80032f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80032f6:	e003      	b.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003308:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800330c:	f04f 0900 	mov.w	r9, #0
 8003310:	ea58 0309 	orrs.w	r3, r8, r9
 8003314:	d047      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800331a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331c:	2b04      	cmp	r3, #4
 800331e:	d82a      	bhi.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003320:	a201      	add	r2, pc, #4	@ (adr r2, 8003328 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003326:	bf00      	nop
 8003328:	0800333d 	.word	0x0800333d
 800332c:	0800334b 	.word	0x0800334b
 8003330:	08003361 	.word	0x08003361
 8003334:	0800337f 	.word	0x0800337f
 8003338:	0800337f 	.word	0x0800337f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800333c:	4b8e      	ldr	r3, [pc, #568]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800333e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003340:	4a8d      	ldr	r2, [pc, #564]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003346:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003348:	e01a      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800334a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800334e:	3308      	adds	r3, #8
 8003350:	2100      	movs	r1, #0
 8003352:	4618      	mov	r0, r3
 8003354:	f001 fc3c 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003358:	4603      	mov	r3, r0
 800335a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800335e:	e00f      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003364:	3328      	adds	r3, #40	@ 0x28
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f001 fce3 	bl	8004d34 <RCCEx_PLL3_Config>
 800336e:	4603      	mov	r3, r0
 8003370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003374:	e004      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800337c:	e000      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800337e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10a      	bne.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003388:	4b7b      	ldr	r3, [pc, #492]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800338a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800338c:	f023 0107 	bic.w	r1, r3, #7
 8003390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003396:	4a78      	ldr	r2, [pc, #480]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003398:	430b      	orrs	r3, r1
 800339a:	6513      	str	r3, [r2, #80]	@ 0x50
 800339c:	e003      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80033a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ae:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80033b2:	f04f 0b00 	mov.w	fp, #0
 80033b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80033ba:	d04c      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80033bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033c6:	d030      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80033c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033cc:	d829      	bhi.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80033ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80033d0:	d02d      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80033d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80033d4:	d825      	bhi.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80033d6:	2b80      	cmp	r3, #128	@ 0x80
 80033d8:	d018      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80033da:	2b80      	cmp	r3, #128	@ 0x80
 80033dc:	d821      	bhi.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d002      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80033e2:	2b40      	cmp	r3, #64	@ 0x40
 80033e4:	d007      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80033e6:	e01c      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033e8:	4b63      	ldr	r3, [pc, #396]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ec:	4a62      	ldr	r2, [pc, #392]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80033f4:	e01c      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fa:	3308      	adds	r3, #8
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f001 fbe6 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003404:	4603      	mov	r3, r0
 8003406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800340a:	e011      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800340c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003410:	3328      	adds	r3, #40	@ 0x28
 8003412:	2100      	movs	r1, #0
 8003414:	4618      	mov	r0, r3
 8003416:	f001 fc8d 	bl	8004d34 <RCCEx_PLL3_Config>
 800341a:	4603      	mov	r3, r0
 800341c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003420:	e006      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003428:	e002      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800342a:	bf00      	nop
 800342c:	e000      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800342e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10a      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003438:	4b4f      	ldr	r3, [pc, #316]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800343a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800343c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003446:	4a4c      	ldr	r2, [pc, #304]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003448:	430b      	orrs	r3, r1
 800344a:	6513      	str	r3, [r2, #80]	@ 0x50
 800344c:	e003      	b.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003452:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003462:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003466:	2300      	movs	r3, #0
 8003468:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800346c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003470:	460b      	mov	r3, r1
 8003472:	4313      	orrs	r3, r2
 8003474:	d053      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800347e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003482:	d035      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003484:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003488:	d82e      	bhi.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800348a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800348e:	d031      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003490:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003494:	d828      	bhi.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003496:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800349a:	d01a      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800349c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034a0:	d822      	bhi.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80034a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034aa:	d007      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80034ac:	e01c      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034ae:	4b32      	ldr	r3, [pc, #200]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b2:	4a31      	ldr	r2, [pc, #196]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034ba:	e01c      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c0:	3308      	adds	r3, #8
 80034c2:	2100      	movs	r1, #0
 80034c4:	4618      	mov	r0, r3
 80034c6:	f001 fb83 	bl	8004bd0 <RCCEx_PLL2_Config>
 80034ca:	4603      	mov	r3, r0
 80034cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80034d0:	e011      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d6:	3328      	adds	r3, #40	@ 0x28
 80034d8:	2100      	movs	r1, #0
 80034da:	4618      	mov	r0, r3
 80034dc:	f001 fc2a 	bl	8004d34 <RCCEx_PLL3_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034e6:	e006      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034ee:	e002      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80034f0:	bf00      	nop
 80034f2:	e000      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80034f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10b      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80034fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003502:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800350e:	4a1a      	ldr	r2, [pc, #104]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003510:	430b      	orrs	r3, r1
 8003512:	6593      	str	r3, [r2, #88]	@ 0x58
 8003514:	e003      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800351a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800351e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003526:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800352a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800352e:	2300      	movs	r3, #0
 8003530:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003534:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003538:	460b      	mov	r3, r1
 800353a:	4313      	orrs	r3, r2
 800353c:	d056      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800353e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003542:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003546:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800354a:	d038      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800354c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003550:	d831      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003552:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003556:	d034      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003558:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800355c:	d82b      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800355e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003562:	d01d      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003564:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003568:	d825      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800356a:	2b00      	cmp	r3, #0
 800356c:	d006      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800356e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003572:	d00a      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003574:	e01f      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003576:	bf00      	nop
 8003578:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800357c:	4ba2      	ldr	r3, [pc, #648]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800357e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003580:	4aa1      	ldr	r2, [pc, #644]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003582:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003586:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003588:	e01c      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800358a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800358e:	3308      	adds	r3, #8
 8003590:	2100      	movs	r1, #0
 8003592:	4618      	mov	r0, r3
 8003594:	f001 fb1c 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800359e:	e011      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a4:	3328      	adds	r3, #40	@ 0x28
 80035a6:	2100      	movs	r1, #0
 80035a8:	4618      	mov	r0, r3
 80035aa:	f001 fbc3 	bl	8004d34 <RCCEx_PLL3_Config>
 80035ae:	4603      	mov	r3, r0
 80035b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035b4:	e006      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035bc:	e002      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80035be:	bf00      	nop
 80035c0:	e000      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80035c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10b      	bne.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80035cc:	4b8e      	ldr	r3, [pc, #568]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80035d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80035dc:	4a8a      	ldr	r2, [pc, #552]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035de:	430b      	orrs	r3, r1
 80035e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80035e2:	e003      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80035ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80035f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80035fc:	2300      	movs	r3, #0
 80035fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003602:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003606:	460b      	mov	r3, r1
 8003608:	4313      	orrs	r3, r2
 800360a:	d03a      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800360c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003612:	2b30      	cmp	r3, #48	@ 0x30
 8003614:	d01f      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003616:	2b30      	cmp	r3, #48	@ 0x30
 8003618:	d819      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800361a:	2b20      	cmp	r3, #32
 800361c:	d00c      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800361e:	2b20      	cmp	r3, #32
 8003620:	d815      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003622:	2b00      	cmp	r3, #0
 8003624:	d019      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003626:	2b10      	cmp	r3, #16
 8003628:	d111      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800362a:	4b77      	ldr	r3, [pc, #476]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800362c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362e:	4a76      	ldr	r2, [pc, #472]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003634:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003636:	e011      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363c:	3308      	adds	r3, #8
 800363e:	2102      	movs	r1, #2
 8003640:	4618      	mov	r0, r3
 8003642:	f001 fac5 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003646:	4603      	mov	r3, r0
 8003648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800364c:	e006      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003654:	e002      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003656:	bf00      	nop
 8003658:	e000      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800365a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800365c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10a      	bne.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003664:	4b68      	ldr	r3, [pc, #416]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003668:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800366c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003672:	4a65      	ldr	r2, [pc, #404]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003674:	430b      	orrs	r3, r1
 8003676:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003678:	e003      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800367a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800367e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800368e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003692:	2300      	movs	r3, #0
 8003694:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003698:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800369c:	460b      	mov	r3, r1
 800369e:	4313      	orrs	r3, r2
 80036a0:	d051      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80036a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036ac:	d035      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80036ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036b2:	d82e      	bhi.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80036b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036b8:	d031      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80036ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036be:	d828      	bhi.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80036c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036c4:	d01a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80036c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ca:	d822      	bhi.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80036d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d4:	d007      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80036d6:	e01c      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80036e4:	e01c      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ea:	3308      	adds	r3, #8
 80036ec:	2100      	movs	r1, #0
 80036ee:	4618      	mov	r0, r3
 80036f0:	f001 fa6e 	bl	8004bd0 <RCCEx_PLL2_Config>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80036fa:	e011      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003700:	3328      	adds	r3, #40	@ 0x28
 8003702:	2100      	movs	r1, #0
 8003704:	4618      	mov	r0, r3
 8003706:	f001 fb15 	bl	8004d34 <RCCEx_PLL3_Config>
 800370a:	4603      	mov	r3, r0
 800370c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003710:	e006      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003718:	e002      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800371a:	bf00      	nop
 800371c:	e000      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800371e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10a      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003728:	4b37      	ldr	r3, [pc, #220]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800372a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800372c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003736:	4a34      	ldr	r2, [pc, #208]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003738:	430b      	orrs	r3, r1
 800373a:	6513      	str	r3, [r2, #80]	@ 0x50
 800373c:	e003      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800373e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003752:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003756:	2300      	movs	r3, #0
 8003758:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800375c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003760:	460b      	mov	r3, r1
 8003762:	4313      	orrs	r3, r2
 8003764:	d056      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800376c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003770:	d033      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003772:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003776:	d82c      	bhi.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003778:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800377c:	d02f      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800377e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003782:	d826      	bhi.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003784:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003788:	d02b      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800378a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800378e:	d820      	bhi.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003790:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003794:	d012      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003796:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800379a:	d81a      	bhi.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d022      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80037a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037a4:	d115      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80037a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037aa:	3308      	adds	r3, #8
 80037ac:	2101      	movs	r1, #1
 80037ae:	4618      	mov	r0, r3
 80037b0:	f001 fa0e 	bl	8004bd0 <RCCEx_PLL2_Config>
 80037b4:	4603      	mov	r3, r0
 80037b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80037ba:	e015      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c0:	3328      	adds	r3, #40	@ 0x28
 80037c2:	2101      	movs	r1, #1
 80037c4:	4618      	mov	r0, r3
 80037c6:	f001 fab5 	bl	8004d34 <RCCEx_PLL3_Config>
 80037ca:	4603      	mov	r3, r0
 80037cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80037d0:	e00a      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037d8:	e006      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80037da:	bf00      	nop
 80037dc:	e004      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80037de:	bf00      	nop
 80037e0:	e002      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80037e2:	bf00      	nop
 80037e4:	e000      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80037e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10d      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80037f0:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037f4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80037f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037fe:	4a02      	ldr	r2, [pc, #8]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003800:	430b      	orrs	r3, r1
 8003802:	6513      	str	r3, [r2, #80]	@ 0x50
 8003804:	e006      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003806:	bf00      	nop
 8003808:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800380c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003810:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003820:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003824:	2300      	movs	r3, #0
 8003826:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800382a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800382e:	460b      	mov	r3, r1
 8003830:	4313      	orrs	r3, r2
 8003832:	d055      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800383c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003840:	d033      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003842:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003846:	d82c      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800384c:	d02f      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800384e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003852:	d826      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003854:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003858:	d02b      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800385a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800385e:	d820      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003860:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003864:	d012      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003866:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800386a:	d81a      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d022      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003874:	d115      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	3308      	adds	r3, #8
 800387c:	2101      	movs	r1, #1
 800387e:	4618      	mov	r0, r3
 8003880:	f001 f9a6 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003884:	4603      	mov	r3, r0
 8003886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800388a:	e015      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003890:	3328      	adds	r3, #40	@ 0x28
 8003892:	2101      	movs	r1, #1
 8003894:	4618      	mov	r0, r3
 8003896:	f001 fa4d 	bl	8004d34 <RCCEx_PLL3_Config>
 800389a:	4603      	mov	r3, r0
 800389c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80038a0:	e00a      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038a8:	e006      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038aa:	bf00      	nop
 80038ac:	e004      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038ae:	bf00      	nop
 80038b0:	e002      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10b      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80038c0:	4ba3      	ldr	r3, [pc, #652]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80038c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038d0:	4a9f      	ldr	r2, [pc, #636]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038d2:	430b      	orrs	r3, r1
 80038d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80038d6:	e003      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80038e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80038ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80038f0:	2300      	movs	r3, #0
 80038f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80038f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80038fa:	460b      	mov	r3, r1
 80038fc:	4313      	orrs	r3, r2
 80038fe:	d037      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800390a:	d00e      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800390c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003910:	d816      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003912:	2b00      	cmp	r3, #0
 8003914:	d018      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800391a:	d111      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800391c:	4b8c      	ldr	r3, [pc, #560]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800391e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003920:	4a8b      	ldr	r2, [pc, #556]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003928:	e00f      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800392a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392e:	3308      	adds	r3, #8
 8003930:	2101      	movs	r1, #1
 8003932:	4618      	mov	r0, r3
 8003934:	f001 f94c 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003938:	4603      	mov	r3, r0
 800393a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800393e:	e004      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003946:	e000      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800394a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10a      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003952:	4b7f      	ldr	r3, [pc, #508]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003956:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800395a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800395e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003960:	4a7b      	ldr	r2, [pc, #492]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003962:	430b      	orrs	r3, r1
 8003964:	6513      	str	r3, [r2, #80]	@ 0x50
 8003966:	e003      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800396c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800397c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003980:	2300      	movs	r3, #0
 8003982:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003986:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800398a:	460b      	mov	r3, r1
 800398c:	4313      	orrs	r3, r2
 800398e:	d039      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003996:	2b03      	cmp	r3, #3
 8003998:	d81c      	bhi.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800399a:	a201      	add	r2, pc, #4	@ (adr r2, 80039a0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800399c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a0:	080039dd 	.word	0x080039dd
 80039a4:	080039b1 	.word	0x080039b1
 80039a8:	080039bf 	.word	0x080039bf
 80039ac:	080039dd 	.word	0x080039dd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039b0:	4b67      	ldr	r3, [pc, #412]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	4a66      	ldr	r2, [pc, #408]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80039bc:	e00f      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c2:	3308      	adds	r3, #8
 80039c4:	2102      	movs	r1, #2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 f902 	bl	8004bd0 <RCCEx_PLL2_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80039d2:	e004      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039da:	e000      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80039dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10a      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80039e6:	4b5a      	ldr	r3, [pc, #360]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ea:	f023 0103 	bic.w	r1, r3, #3
 80039ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f4:	4a56      	ldr	r2, [pc, #344]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039f6:	430b      	orrs	r3, r1
 80039f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039fa:	e003      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003a10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a14:	2300      	movs	r3, #0
 8003a16:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a1a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f000 809f 	beq.w	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a26:	4b4b      	ldr	r3, [pc, #300]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a32:	f7fd fb17 	bl	8001064 <HAL_GetTick>
 8003a36:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a3c:	f7fd fb12 	bl	8001064 <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b64      	cmp	r3, #100	@ 0x64
 8003a4a:	d903      	bls.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a52:	e005      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a54:	4b3f      	ldr	r3, [pc, #252]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0ed      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003a60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d179      	bne.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003a68:	4b39      	ldr	r3, [pc, #228]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a70:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a74:	4053      	eors	r3, r2
 8003a76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d015      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a7e:	4b34      	ldr	r3, [pc, #208]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a86:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a8a:	4b31      	ldr	r3, [pc, #196]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8e:	4a30      	ldr	r2, [pc, #192]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a94:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a96:	4b2e      	ldr	r3, [pc, #184]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9a:	4a2d      	ldr	r2, [pc, #180]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aa0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003aa8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ab6:	d118      	bne.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fd fad4 	bl	8001064 <HAL_GetTick>
 8003abc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ac0:	e00d      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac2:	f7fd facf 	bl	8001064 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003acc:	1ad2      	subs	r2, r2, r3
 8003ace:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d903      	bls.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003adc:	e005      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ade:	4b1c      	ldr	r3, [pc, #112]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d0eb      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d129      	bne.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b02:	d10e      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003b04:	4b12      	ldr	r3, [pc, #72]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b14:	091a      	lsrs	r2, r3, #4
 8003b16:	4b10      	ldr	r3, [pc, #64]	@ (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	6113      	str	r3, [r2, #16]
 8003b20:	e005      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003b22:	4b0b      	ldr	r3, [pc, #44]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	4a0a      	ldr	r2, [pc, #40]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003b2c:	6113      	str	r3, [r2, #16]
 8003b2e:	4b08      	ldr	r3, [pc, #32]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b30:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b3e:	4a04      	ldr	r2, [pc, #16]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b40:	430b      	orrs	r3, r1
 8003b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b44:	e00e      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003b4e:	e009      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003b50:	58024400 	.word	0x58024400
 8003b54:	58024800 	.word	0x58024800
 8003b58:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6c:	f002 0301 	and.w	r3, r2, #1
 8003b70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b74:	2300      	movs	r3, #0
 8003b76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b7a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f000 8089 	beq.w	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b8c:	2b28      	cmp	r3, #40	@ 0x28
 8003b8e:	d86b      	bhi.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003b90:	a201      	add	r2, pc, #4	@ (adr r2, 8003b98 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b96:	bf00      	nop
 8003b98:	08003c71 	.word	0x08003c71
 8003b9c:	08003c69 	.word	0x08003c69
 8003ba0:	08003c69 	.word	0x08003c69
 8003ba4:	08003c69 	.word	0x08003c69
 8003ba8:	08003c69 	.word	0x08003c69
 8003bac:	08003c69 	.word	0x08003c69
 8003bb0:	08003c69 	.word	0x08003c69
 8003bb4:	08003c69 	.word	0x08003c69
 8003bb8:	08003c3d 	.word	0x08003c3d
 8003bbc:	08003c69 	.word	0x08003c69
 8003bc0:	08003c69 	.word	0x08003c69
 8003bc4:	08003c69 	.word	0x08003c69
 8003bc8:	08003c69 	.word	0x08003c69
 8003bcc:	08003c69 	.word	0x08003c69
 8003bd0:	08003c69 	.word	0x08003c69
 8003bd4:	08003c69 	.word	0x08003c69
 8003bd8:	08003c53 	.word	0x08003c53
 8003bdc:	08003c69 	.word	0x08003c69
 8003be0:	08003c69 	.word	0x08003c69
 8003be4:	08003c69 	.word	0x08003c69
 8003be8:	08003c69 	.word	0x08003c69
 8003bec:	08003c69 	.word	0x08003c69
 8003bf0:	08003c69 	.word	0x08003c69
 8003bf4:	08003c69 	.word	0x08003c69
 8003bf8:	08003c71 	.word	0x08003c71
 8003bfc:	08003c69 	.word	0x08003c69
 8003c00:	08003c69 	.word	0x08003c69
 8003c04:	08003c69 	.word	0x08003c69
 8003c08:	08003c69 	.word	0x08003c69
 8003c0c:	08003c69 	.word	0x08003c69
 8003c10:	08003c69 	.word	0x08003c69
 8003c14:	08003c69 	.word	0x08003c69
 8003c18:	08003c71 	.word	0x08003c71
 8003c1c:	08003c69 	.word	0x08003c69
 8003c20:	08003c69 	.word	0x08003c69
 8003c24:	08003c69 	.word	0x08003c69
 8003c28:	08003c69 	.word	0x08003c69
 8003c2c:	08003c69 	.word	0x08003c69
 8003c30:	08003c69 	.word	0x08003c69
 8003c34:	08003c69 	.word	0x08003c69
 8003c38:	08003c71 	.word	0x08003c71
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c40:	3308      	adds	r3, #8
 8003c42:	2101      	movs	r1, #1
 8003c44:	4618      	mov	r0, r3
 8003c46:	f000 ffc3 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003c50:	e00f      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c56:	3328      	adds	r3, #40	@ 0x28
 8003c58:	2101      	movs	r1, #1
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f001 f86a 	bl	8004d34 <RCCEx_PLL3_Config>
 8003c60:	4603      	mov	r3, r0
 8003c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003c66:	e004      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c6e:	e000      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003c7a:	4bbf      	ldr	r3, [pc, #764]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c88:	4abb      	ldr	r2, [pc, #748]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c8a:	430b      	orrs	r3, r1
 8003c8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c8e:	e003      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca0:	f002 0302 	and.w	r3, r2, #2
 8003ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003cae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	d041      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cbe:	2b05      	cmp	r3, #5
 8003cc0:	d824      	bhi.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc8:	08003d15 	.word	0x08003d15
 8003ccc:	08003ce1 	.word	0x08003ce1
 8003cd0:	08003cf7 	.word	0x08003cf7
 8003cd4:	08003d15 	.word	0x08003d15
 8003cd8:	08003d15 	.word	0x08003d15
 8003cdc:	08003d15 	.word	0x08003d15
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	3308      	adds	r3, #8
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 ff71 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003cf4:	e00f      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfa:	3328      	adds	r3, #40	@ 0x28
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f001 f818 	bl	8004d34 <RCCEx_PLL3_Config>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003d0a:	e004      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d12:	e000      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003d14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d1e:	4b96      	ldr	r3, [pc, #600]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d22:	f023 0107 	bic.w	r1, r3, #7
 8003d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d2c:	4a92      	ldr	r2, [pc, #584]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d2e:	430b      	orrs	r3, r1
 8003d30:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d32:	e003      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d44:	f002 0304 	and.w	r3, r2, #4
 8003d48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d52:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	d044      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d64:	2b05      	cmp	r3, #5
 8003d66:	d825      	bhi.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003d68:	a201      	add	r2, pc, #4	@ (adr r2, 8003d70 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6e:	bf00      	nop
 8003d70:	08003dbd 	.word	0x08003dbd
 8003d74:	08003d89 	.word	0x08003d89
 8003d78:	08003d9f 	.word	0x08003d9f
 8003d7c:	08003dbd 	.word	0x08003dbd
 8003d80:	08003dbd 	.word	0x08003dbd
 8003d84:	08003dbd 	.word	0x08003dbd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8c:	3308      	adds	r3, #8
 8003d8e:	2101      	movs	r1, #1
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 ff1d 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003d96:	4603      	mov	r3, r0
 8003d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d9c:	e00f      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da2:	3328      	adds	r3, #40	@ 0x28
 8003da4:	2101      	movs	r1, #1
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 ffc4 	bl	8004d34 <RCCEx_PLL3_Config>
 8003dac:	4603      	mov	r3, r0
 8003dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003db2:	e004      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dba:	e000      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003dbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10b      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dca:	f023 0107 	bic.w	r1, r3, #7
 8003dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dd6:	4a68      	ldr	r2, [pc, #416]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dd8:	430b      	orrs	r3, r1
 8003dda:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ddc:	e003      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003de2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dee:	f002 0320 	and.w	r3, r2, #32
 8003df2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003df6:	2300      	movs	r3, #0
 8003df8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e00:	460b      	mov	r3, r1
 8003e02:	4313      	orrs	r3, r2
 8003e04:	d055      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e12:	d033      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e18:	d82c      	bhi.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e1e:	d02f      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003e20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e24:	d826      	bhi.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e2a:	d02b      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003e2c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e30:	d820      	bhi.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e36:	d012      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e3c:	d81a      	bhi.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d022      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003e42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e46:	d115      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4c:	3308      	adds	r3, #8
 8003e4e:	2100      	movs	r1, #0
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 febd 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003e56:	4603      	mov	r3, r0
 8003e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003e5c:	e015      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e62:	3328      	adds	r3, #40	@ 0x28
 8003e64:	2102      	movs	r1, #2
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 ff64 	bl	8004d34 <RCCEx_PLL3_Config>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003e72:	e00a      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e7a:	e006      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e7c:	bf00      	nop
 8003e7e:	e004      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e80:	bf00      	nop
 8003e82:	e002      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e84:	bf00      	nop
 8003e86:	e000      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10b      	bne.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e92:	4b39      	ldr	r3, [pc, #228]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e96:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea2:	4a35      	ldr	r2, [pc, #212]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ea8:	e003      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eba:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003ec8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003ecc:	460b      	mov	r3, r1
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	d058      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003eda:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003ede:	d033      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003ee0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003ee4:	d82c      	bhi.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eea:	d02f      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ef0:	d826      	bhi.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ef2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ef6:	d02b      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003ef8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003efc:	d820      	bhi.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003efe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f02:	d012      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003f04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f08:	d81a      	bhi.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d022      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003f0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f12:	d115      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f18:	3308      	adds	r3, #8
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 fe57 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003f22:	4603      	mov	r3, r0
 8003f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003f28:	e015      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2e:	3328      	adds	r3, #40	@ 0x28
 8003f30:	2102      	movs	r1, #2
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 fefe 	bl	8004d34 <RCCEx_PLL3_Config>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003f3e:	e00a      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f46:	e006      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f48:	bf00      	nop
 8003f4a:	e004      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f4c:	bf00      	nop
 8003f4e:	e002      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f50:	bf00      	nop
 8003f52:	e000      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10e      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f5e:	4b06      	ldr	r3, [pc, #24]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f62:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f6e:	4a02      	ldr	r2, [pc, #8]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f70:	430b      	orrs	r3, r1
 8003f72:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f74:	e006      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003f76:	bf00      	nop
 8003f78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f94:	2300      	movs	r3, #0
 8003f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f9a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	d055      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fac:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003fb0:	d033      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003fb2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003fb6:	d82c      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003fb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fbc:	d02f      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003fbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fc2:	d826      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003fc4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003fc8:	d02b      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003fca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003fce:	d820      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003fd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fd4:	d012      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003fd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fda:	d81a      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d022      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe4:	d115      	bne.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	3308      	adds	r3, #8
 8003fec:	2100      	movs	r1, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 fdee 	bl	8004bd0 <RCCEx_PLL2_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003ffa:	e015      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004000:	3328      	adds	r3, #40	@ 0x28
 8004002:	2102      	movs	r1, #2
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fe95 	bl	8004d34 <RCCEx_PLL3_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004010:	e00a      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004018:	e006      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800401a:	bf00      	nop
 800401c:	e004      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800401e:	bf00      	nop
 8004020:	e002      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004022:	bf00      	nop
 8004024:	e000      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004026:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004028:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10b      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004030:	4ba1      	ldr	r3, [pc, #644]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004034:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004040:	4a9d      	ldr	r2, [pc, #628]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004042:	430b      	orrs	r3, r1
 8004044:	6593      	str	r3, [r2, #88]	@ 0x58
 8004046:	e003      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004048:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800404c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004058:	f002 0308 	and.w	r3, r2, #8
 800405c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004060:	2300      	movs	r3, #0
 8004062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004066:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800406a:	460b      	mov	r3, r1
 800406c:	4313      	orrs	r3, r2
 800406e:	d01e      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004074:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800407c:	d10c      	bne.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004082:	3328      	adds	r3, #40	@ 0x28
 8004084:	2102      	movs	r1, #2
 8004086:	4618      	mov	r0, r3
 8004088:	f000 fe54 	bl	8004d34 <RCCEx_PLL3_Config>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004098:	4b87      	ldr	r3, [pc, #540]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800409a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800409c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040a8:	4a83      	ldr	r2, [pc, #524]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040aa:	430b      	orrs	r3, r1
 80040ac:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b6:	f002 0310 	and.w	r3, r2, #16
 80040ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040be:	2300      	movs	r3, #0
 80040c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80040c4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80040c8:	460b      	mov	r3, r1
 80040ca:	4313      	orrs	r3, r2
 80040cc:	d01e      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040da:	d10c      	bne.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80040dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e0:	3328      	adds	r3, #40	@ 0x28
 80040e2:	2102      	movs	r1, #2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fe25 	bl	8004d34 <RCCEx_PLL3_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d002      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040f6:	4b70      	ldr	r3, [pc, #448]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004102:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004106:	4a6c      	ldr	r2, [pc, #432]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004108:	430b      	orrs	r3, r1
 800410a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800410c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004114:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004118:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800411c:	2300      	movs	r3, #0
 800411e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004122:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004126:	460b      	mov	r3, r1
 8004128:	4313      	orrs	r3, r2
 800412a:	d03e      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004130:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004134:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004138:	d022      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800413a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800413e:	d81b      	bhi.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004148:	d00b      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800414a:	e015      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800414c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004150:	3308      	adds	r3, #8
 8004152:	2100      	movs	r1, #0
 8004154:	4618      	mov	r0, r3
 8004156:	f000 fd3b 	bl	8004bd0 <RCCEx_PLL2_Config>
 800415a:	4603      	mov	r3, r0
 800415c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004160:	e00f      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004166:	3328      	adds	r3, #40	@ 0x28
 8004168:	2102      	movs	r1, #2
 800416a:	4618      	mov	r0, r3
 800416c:	f000 fde2 	bl	8004d34 <RCCEx_PLL3_Config>
 8004170:	4603      	mov	r3, r0
 8004172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004176:	e004      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800417e:	e000      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10b      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800418a:	4b4b      	ldr	r3, [pc, #300]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800418c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004196:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800419a:	4a47      	ldr	r2, [pc, #284]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800419c:	430b      	orrs	r3, r1
 800419e:	6593      	str	r3, [r2, #88]	@ 0x58
 80041a0:	e003      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80041b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041b8:	2300      	movs	r3, #0
 80041ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041bc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80041c0:	460b      	mov	r3, r1
 80041c2:	4313      	orrs	r3, r2
 80041c4:	d03b      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041d2:	d01f      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80041d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041d8:	d818      	bhi.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80041da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041de:	d003      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80041e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041e4:	d007      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80041e6:	e011      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041e8:	4b33      	ldr	r3, [pc, #204]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	4a32      	ldr	r2, [pc, #200]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80041f4:	e00f      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fa:	3328      	adds	r3, #40	@ 0x28
 80041fc:	2101      	movs	r1, #1
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 fd98 	bl	8004d34 <RCCEx_PLL3_Config>
 8004204:	4603      	mov	r3, r0
 8004206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800420a:	e004      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004212:	e000      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004214:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10b      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800421e:	4b26      	ldr	r3, [pc, #152]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004222:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422e:	4a22      	ldr	r2, [pc, #136]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004230:	430b      	orrs	r3, r1
 8004232:	6553      	str	r3, [r2, #84]	@ 0x54
 8004234:	e003      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800423a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800423e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004246:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800424a:	673b      	str	r3, [r7, #112]	@ 0x70
 800424c:	2300      	movs	r3, #0
 800424e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004250:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004254:	460b      	mov	r3, r1
 8004256:	4313      	orrs	r3, r2
 8004258:	d034      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004268:	d007      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800426a:	e011      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800426c:	4b12      	ldr	r3, [pc, #72]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800426e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004270:	4a11      	ldr	r2, [pc, #68]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004276:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004278:	e00e      	b.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800427a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427e:	3308      	adds	r3, #8
 8004280:	2102      	movs	r1, #2
 8004282:	4618      	mov	r0, r3
 8004284:	f000 fca4 	bl	8004bd0 <RCCEx_PLL2_Config>
 8004288:	4603      	mov	r3, r0
 800428a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800428e:	e003      	b.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004296:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10d      	bne.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80042a0:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80042a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042ae:	4a02      	ldr	r2, [pc, #8]	@ (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042b0:	430b      	orrs	r3, r1
 80042b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042b4:	e006      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80042b6:	bf00      	nop
 80042b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80042c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80042d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042d2:	2300      	movs	r3, #0
 80042d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042d6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80042da:	460b      	mov	r3, r1
 80042dc:	4313      	orrs	r3, r2
 80042de:	d00c      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e4:	3328      	adds	r3, #40	@ 0x28
 80042e6:	2102      	movs	r1, #2
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fd23 	bl	8004d34 <RCCEx_PLL3_Config>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80042fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004302:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004306:	663b      	str	r3, [r7, #96]	@ 0x60
 8004308:	2300      	movs	r3, #0
 800430a:	667b      	str	r3, [r7, #100]	@ 0x64
 800430c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004310:	460b      	mov	r3, r1
 8004312:	4313      	orrs	r3, r2
 8004314:	d038      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800431e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004322:	d018      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004324:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004328:	d811      	bhi.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800432a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800432e:	d014      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004334:	d80b      	bhi.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004336:	2b00      	cmp	r3, #0
 8004338:	d011      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800433a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800433e:	d106      	bne.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004340:	4bc3      	ldr	r3, [pc, #780]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	4ac2      	ldr	r2, [pc, #776]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800434a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800434c:	e008      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004354:	e004      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004356:	bf00      	nop
 8004358:	e002      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800435a:	bf00      	nop
 800435c:	e000      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800435e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10b      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004368:	4bb9      	ldr	r3, [pc, #740]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800436a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004374:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004378:	4ab5      	ldr	r2, [pc, #724]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800437a:	430b      	orrs	r3, r1
 800437c:	6553      	str	r3, [r2, #84]	@ 0x54
 800437e:	e003      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004384:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004390:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004394:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004396:	2300      	movs	r3, #0
 8004398:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800439a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800439e:	460b      	mov	r3, r1
 80043a0:	4313      	orrs	r3, r2
 80043a2:	d009      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043a4:	4baa      	ldr	r3, [pc, #680]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80043ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043b2:	4aa7      	ldr	r2, [pc, #668]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80043c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80043c6:	2300      	movs	r3, #0
 80043c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80043ca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80043ce:	460b      	mov	r3, r1
 80043d0:	4313      	orrs	r3, r2
 80043d2:	d00a      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80043d4:	4b9e      	ldr	r3, [pc, #632]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80043dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80043e4:	4a9a      	ldr	r2, [pc, #616]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043e6:	430b      	orrs	r3, r1
 80043e8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80043ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80043f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043f8:	2300      	movs	r3, #0
 80043fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043fc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004400:	460b      	mov	r3, r1
 8004402:	4313      	orrs	r3, r2
 8004404:	d009      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004406:	4b92      	ldr	r3, [pc, #584]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004408:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800440a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800440e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004414:	4a8e      	ldr	r2, [pc, #568]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004416:	430b      	orrs	r3, r1
 8004418:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800441a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004422:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004426:	643b      	str	r3, [r7, #64]	@ 0x40
 8004428:	2300      	movs	r3, #0
 800442a:	647b      	str	r3, [r7, #68]	@ 0x44
 800442c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004430:	460b      	mov	r3, r1
 8004432:	4313      	orrs	r3, r2
 8004434:	d00e      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004436:	4b86      	ldr	r3, [pc, #536]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	4a85      	ldr	r2, [pc, #532]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800443c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004440:	6113      	str	r3, [r2, #16]
 8004442:	4b83      	ldr	r3, [pc, #524]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004444:	6919      	ldr	r1, [r3, #16]
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800444e:	4a80      	ldr	r2, [pc, #512]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004450:	430b      	orrs	r3, r1
 8004452:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004460:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004462:	2300      	movs	r3, #0
 8004464:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004466:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800446a:	460b      	mov	r3, r1
 800446c:	4313      	orrs	r3, r2
 800446e:	d009      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004470:	4b77      	ldr	r3, [pc, #476]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004474:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447e:	4a74      	ldr	r2, [pc, #464]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004480:	430b      	orrs	r3, r1
 8004482:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004490:	633b      	str	r3, [r7, #48]	@ 0x30
 8004492:	2300      	movs	r3, #0
 8004494:	637b      	str	r3, [r7, #52]	@ 0x34
 8004496:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800449a:	460b      	mov	r3, r1
 800449c:	4313      	orrs	r3, r2
 800449e:	d00a      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80044a0:	4b6b      	ldr	r3, [pc, #428]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80044a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044b0:	4a67      	ldr	r2, [pc, #412]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044b2:	430b      	orrs	r3, r1
 80044b4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80044b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044be:	2100      	movs	r1, #0
 80044c0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044c8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80044cc:	460b      	mov	r3, r1
 80044ce:	4313      	orrs	r3, r2
 80044d0:	d011      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d6:	3308      	adds	r3, #8
 80044d8:	2100      	movs	r1, #0
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fb78 	bl	8004bd0 <RCCEx_PLL2_Config>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80044e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80044f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fe:	2100      	movs	r1, #0
 8004500:	6239      	str	r1, [r7, #32]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
 8004508:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800450c:	460b      	mov	r3, r1
 800450e:	4313      	orrs	r3, r2
 8004510:	d011      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004516:	3308      	adds	r3, #8
 8004518:	2101      	movs	r1, #1
 800451a:	4618      	mov	r0, r3
 800451c:	f000 fb58 	bl	8004bd0 <RCCEx_PLL2_Config>
 8004520:	4603      	mov	r3, r0
 8004522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800452e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453e:	2100      	movs	r1, #0
 8004540:	61b9      	str	r1, [r7, #24]
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	61fb      	str	r3, [r7, #28]
 8004548:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800454c:	460b      	mov	r3, r1
 800454e:	4313      	orrs	r3, r2
 8004550:	d011      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004556:	3308      	adds	r3, #8
 8004558:	2102      	movs	r1, #2
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fb38 	bl	8004bd0 <RCCEx_PLL2_Config>
 8004560:	4603      	mov	r3, r0
 8004562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004572:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	2100      	movs	r1, #0
 8004580:	6139      	str	r1, [r7, #16]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	617b      	str	r3, [r7, #20]
 8004588:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800458c:	460b      	mov	r3, r1
 800458e:	4313      	orrs	r3, r2
 8004590:	d011      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004596:	3328      	adds	r3, #40	@ 0x28
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fbca 	bl	8004d34 <RCCEx_PLL3_Config>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80045a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80045b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045be:	2100      	movs	r1, #0
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	f003 0310 	and.w	r3, r3, #16
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80045cc:	460b      	mov	r3, r1
 80045ce:	4313      	orrs	r3, r2
 80045d0:	d011      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d6:	3328      	adds	r3, #40	@ 0x28
 80045d8:	2101      	movs	r1, #1
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 fbaa 	bl	8004d34 <RCCEx_PLL3_Config>
 80045e0:	4603      	mov	r3, r0
 80045e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80045f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fe:	2100      	movs	r1, #0
 8004600:	6039      	str	r1, [r7, #0]
 8004602:	f003 0320 	and.w	r3, r3, #32
 8004606:	607b      	str	r3, [r7, #4]
 8004608:	e9d7 1200 	ldrd	r1, r2, [r7]
 800460c:	460b      	mov	r3, r1
 800460e:	4313      	orrs	r3, r2
 8004610:	d011      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004616:	3328      	adds	r3, #40	@ 0x28
 8004618:	2102      	movs	r1, #2
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fb8a 	bl	8004d34 <RCCEx_PLL3_Config>
 8004620:	4603      	mov	r3, r0
 8004622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004632:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004636:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	e000      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
}
 8004644:	4618      	mov	r0, r3
 8004646:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800464a:	46bd      	mov	sp, r7
 800464c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004650:	58024400 	.word	0x58024400

08004654 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004658:	f7fe fd96 	bl	8003188 <HAL_RCC_GetHCLKFreq>
 800465c:	4602      	mov	r2, r0
 800465e:	4b06      	ldr	r3, [pc, #24]	@ (8004678 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	091b      	lsrs	r3, r3, #4
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	4904      	ldr	r1, [pc, #16]	@ (800467c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800466a:	5ccb      	ldrb	r3, [r1, r3]
 800466c:	f003 031f 	and.w	r3, r3, #31
 8004670:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004674:	4618      	mov	r0, r3
 8004676:	bd80      	pop	{r7, pc}
 8004678:	58024400 	.word	0x58024400
 800467c:	08007de4 	.word	0x08007de4

08004680 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004680:	b480      	push	{r7}
 8004682:	b089      	sub	sp, #36	@ 0x24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004688:	4ba1      	ldr	r3, [pc, #644]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800468a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468c:	f003 0303 	and.w	r3, r3, #3
 8004690:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004692:	4b9f      	ldr	r3, [pc, #636]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004696:	0b1b      	lsrs	r3, r3, #12
 8004698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800469c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800469e:	4b9c      	ldr	r3, [pc, #624]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a2:	091b      	lsrs	r3, r3, #4
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80046aa:	4b99      	ldr	r3, [pc, #612]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ae:	08db      	lsrs	r3, r3, #3
 80046b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	fb02 f303 	mul.w	r3, r2, r3
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 8111 	beq.w	80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	f000 8083 	beq.w	80047dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b02      	cmp	r3, #2
 80046da:	f200 80a1 	bhi.w	8004820 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d056      	beq.n	8004798 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80046ea:	e099      	b.n	8004820 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046ec:	4b88      	ldr	r3, [pc, #544]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0320 	and.w	r3, r3, #32
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d02d      	beq.n	8004754 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80046f8:	4b85      	ldr	r3, [pc, #532]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	08db      	lsrs	r3, r3, #3
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	4a84      	ldr	r2, [pc, #528]	@ (8004914 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004704:	fa22 f303 	lsr.w	r3, r2, r3
 8004708:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	ee07 3a90 	vmov	s15, r3
 8004710:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	ee07 3a90 	vmov	s15, r3
 800471a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800471e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004722:	4b7b      	ldr	r3, [pc, #492]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472a:	ee07 3a90 	vmov	s15, r3
 800472e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004732:	ed97 6a03 	vldr	s12, [r7, #12]
 8004736:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800473a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800473e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800474a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800474e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004752:	e087      	b.n	8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	ee07 3a90 	vmov	s15, r3
 800475a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800475e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800491c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004762:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004766:	4b6a      	ldr	r3, [pc, #424]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800476e:	ee07 3a90 	vmov	s15, r3
 8004772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004776:	ed97 6a03 	vldr	s12, [r7, #12]
 800477a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800477e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004782:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800478a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800478e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004792:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004796:	e065      	b.n	8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004920 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047aa:	4b59      	ldr	r3, [pc, #356]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b2:	ee07 3a90 	vmov	s15, r3
 80047b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80047be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047da:	e043      	b.n	8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	ee07 3a90 	vmov	s15, r3
 80047e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004924 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80047ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ee:	4b48      	ldr	r3, [pc, #288]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f6:	ee07 3a90 	vmov	s15, r3
 80047fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004802:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800480a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800480e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800481a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800481e:	e021      	b.n	8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	ee07 3a90 	vmov	s15, r3
 8004826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800482a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004920 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800482e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004832:	4b37      	ldr	r3, [pc, #220]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800483a:	ee07 3a90 	vmov	s15, r3
 800483e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004842:	ed97 6a03 	vldr	s12, [r7, #12]
 8004846:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800484a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800484e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004852:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004856:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800485a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800485e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004862:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004864:	4b2a      	ldr	r3, [pc, #168]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004868:	0a5b      	lsrs	r3, r3, #9
 800486a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800486e:	ee07 3a90 	vmov	s15, r3
 8004872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004876:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800487a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800487e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800488a:	ee17 2a90 	vmov	r2, s15
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004892:	4b1f      	ldr	r3, [pc, #124]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004896:	0c1b      	lsrs	r3, r3, #16
 8004898:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800489c:	ee07 3a90 	vmov	s15, r3
 80048a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80048b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048b8:	ee17 2a90 	vmov	r2, s15
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80048c0:	4b13      	ldr	r3, [pc, #76]	@ (8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	0e1b      	lsrs	r3, r3, #24
 80048c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048ca:	ee07 3a90 	vmov	s15, r3
 80048ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048da:	edd7 6a07 	vldr	s13, [r7, #28]
 80048de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048e6:	ee17 2a90 	vmov	r2, s15
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80048ee:	e008      	b.n	8004902 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	609a      	str	r2, [r3, #8]
}
 8004902:	bf00      	nop
 8004904:	3724      	adds	r7, #36	@ 0x24
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	58024400 	.word	0x58024400
 8004914:	03d09000 	.word	0x03d09000
 8004918:	46000000 	.word	0x46000000
 800491c:	4c742400 	.word	0x4c742400
 8004920:	4a742400 	.word	0x4a742400
 8004924:	4bbebc20 	.word	0x4bbebc20

08004928 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004928:	b480      	push	{r7}
 800492a:	b089      	sub	sp, #36	@ 0x24
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004930:	4ba1      	ldr	r3, [pc, #644]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004934:	f003 0303 	and.w	r3, r3, #3
 8004938:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800493a:	4b9f      	ldr	r3, [pc, #636]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800493c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493e:	0d1b      	lsrs	r3, r3, #20
 8004940:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004944:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004946:	4b9c      	ldr	r3, [pc, #624]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494a:	0a1b      	lsrs	r3, r3, #8
 800494c:	f003 0301 	and.w	r3, r3, #1
 8004950:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004952:	4b99      	ldr	r3, [pc, #612]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004956:	08db      	lsrs	r3, r3, #3
 8004958:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	fb02 f303 	mul.w	r3, r2, r3
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800496a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 8111 	beq.w	8004b98 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	2b02      	cmp	r3, #2
 800497a:	f000 8083 	beq.w	8004a84 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	2b02      	cmp	r3, #2
 8004982:	f200 80a1 	bhi.w	8004ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d056      	beq.n	8004a40 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004992:	e099      	b.n	8004ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004994:	4b88      	ldr	r3, [pc, #544]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0320 	and.w	r3, r3, #32
 800499c:	2b00      	cmp	r3, #0
 800499e:	d02d      	beq.n	80049fc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049a0:	4b85      	ldr	r3, [pc, #532]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	08db      	lsrs	r3, r3, #3
 80049a6:	f003 0303 	and.w	r3, r3, #3
 80049aa:	4a84      	ldr	r2, [pc, #528]	@ (8004bbc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80049ac:	fa22 f303 	lsr.w	r3, r2, r3
 80049b0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	ee07 3a90 	vmov	s15, r3
 80049b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	ee07 3a90 	vmov	s15, r3
 80049c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ca:	4b7b      	ldr	r3, [pc, #492]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049da:	ed97 6a03 	vldr	s12, [r7, #12]
 80049de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80049fa:	e087      	b.n	8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	ee07 3a90 	vmov	s15, r3
 8004a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a06:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a22:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a3e:	e065      	b.n	8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	ee07 3a90 	vmov	s15, r3
 8004a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a52:	4b59      	ldr	r3, [pc, #356]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5a:	ee07 3a90 	vmov	s15, r3
 8004a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a62:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a66:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a82:	e043      	b.n	8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	ee07 3a90 	vmov	s15, r3
 8004a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a8e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a96:	4b48      	ldr	r3, [pc, #288]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9e:	ee07 3a90 	vmov	s15, r3
 8004aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aaa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ab6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ac6:	e021      	b.n	8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	ee07 3a90 	vmov	s15, r3
 8004ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ada:	4b37      	ldr	r3, [pc, #220]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae2:	ee07 3a90 	vmov	s15, r3
 8004ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aea:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004afa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b0a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b10:	0a5b      	lsrs	r3, r3, #9
 8004b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b16:	ee07 3a90 	vmov	s15, r3
 8004b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b26:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b32:	ee17 2a90 	vmov	r2, s15
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	0c1b      	lsrs	r3, r3, #16
 8004b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b44:	ee07 3a90 	vmov	s15, r3
 8004b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b54:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b60:	ee17 2a90 	vmov	r2, s15
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004b68:	4b13      	ldr	r3, [pc, #76]	@ (8004bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6c:	0e1b      	lsrs	r3, r3, #24
 8004b6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b72:	ee07 3a90 	vmov	s15, r3
 8004b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b82:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b8e:	ee17 2a90 	vmov	r2, s15
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004b96:	e008      	b.n	8004baa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	609a      	str	r2, [r3, #8]
}
 8004baa:	bf00      	nop
 8004bac:	3724      	adds	r7, #36	@ 0x24
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	58024400 	.word	0x58024400
 8004bbc:	03d09000 	.word	0x03d09000
 8004bc0:	46000000 	.word	0x46000000
 8004bc4:	4c742400 	.word	0x4c742400
 8004bc8:	4a742400 	.word	0x4a742400
 8004bcc:	4bbebc20 	.word	0x4bbebc20

08004bd0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004bde:	4b53      	ldr	r3, [pc, #332]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be2:	f003 0303 	and.w	r3, r3, #3
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d101      	bne.n	8004bee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e099      	b.n	8004d22 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004bee:	4b4f      	ldr	r3, [pc, #316]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a4e      	ldr	r2, [pc, #312]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004bf4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004bf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bfa:	f7fc fa33 	bl	8001064 <HAL_GetTick>
 8004bfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c00:	e008      	b.n	8004c14 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c02:	f7fc fa2f 	bl	8001064 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d901      	bls.n	8004c14 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e086      	b.n	8004d22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c14:	4b45      	ldr	r3, [pc, #276]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1f0      	bne.n	8004c02 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004c20:	4b42      	ldr	r3, [pc, #264]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c24:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	031b      	lsls	r3, r3, #12
 8004c2e:	493f      	ldr	r1, [pc, #252]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	628b      	str	r3, [r1, #40]	@ 0x28
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	025b      	lsls	r3, r3, #9
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	041b      	lsls	r3, r3, #16
 8004c52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c56:	431a      	orrs	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	061b      	lsls	r3, r3, #24
 8004c60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c64:	4931      	ldr	r1, [pc, #196]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c6a:	4b30      	ldr	r3, [pc, #192]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	492d      	ldr	r1, [pc, #180]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c80:	f023 0220 	bic.w	r2, r3, #32
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	4928      	ldr	r1, [pc, #160]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c8e:	4b27      	ldr	r3, [pc, #156]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c92:	4a26      	ldr	r2, [pc, #152]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c94:	f023 0310 	bic.w	r3, r3, #16
 8004c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c9a:	4b24      	ldr	r3, [pc, #144]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004c9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c9e:	4b24      	ldr	r3, [pc, #144]	@ (8004d30 <RCCEx_PLL2_Config+0x160>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	69d2      	ldr	r2, [r2, #28]
 8004ca6:	00d2      	lsls	r2, r2, #3
 8004ca8:	4920      	ldr	r1, [pc, #128]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004cae:	4b1f      	ldr	r3, [pc, #124]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cb4:	f043 0310 	orr.w	r3, r3, #16
 8004cb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d106      	bne.n	8004cce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc4:	4a19      	ldr	r2, [pc, #100]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cc6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ccc:	e00f      	b.n	8004cee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d106      	bne.n	8004ce2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004cd4:	4b15      	ldr	r3, [pc, #84]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd8:	4a14      	ldr	r2, [pc, #80]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ce0:	e005      	b.n	8004cee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004ce2:	4b12      	ldr	r3, [pc, #72]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce6:	4a11      	ldr	r2, [pc, #68]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004ce8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004cec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004cee:	4b0f      	ldr	r3, [pc, #60]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a0e      	ldr	r2, [pc, #56]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004cf4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004cf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cfa:	f7fc f9b3 	bl	8001064 <HAL_GetTick>
 8004cfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d00:	e008      	b.n	8004d14 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d02:	f7fc f9af 	bl	8001064 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e006      	b.n	8004d22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d14:	4b05      	ldr	r3, [pc, #20]	@ (8004d2c <RCCEx_PLL2_Config+0x15c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0f0      	beq.n	8004d02 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	58024400 	.word	0x58024400
 8004d30:	ffff0007 	.word	0xffff0007

08004d34 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d42:	4b53      	ldr	r3, [pc, #332]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d101      	bne.n	8004d52 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e099      	b.n	8004e86 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004d52:	4b4f      	ldr	r3, [pc, #316]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a4e      	ldr	r2, [pc, #312]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004d58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d5e:	f7fc f981 	bl	8001064 <HAL_GetTick>
 8004d62:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d64:	e008      	b.n	8004d78 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d66:	f7fc f97d 	bl	8001064 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d901      	bls.n	8004d78 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e086      	b.n	8004e86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d78:	4b45      	ldr	r3, [pc, #276]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1f0      	bne.n	8004d66 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d84:	4b42      	ldr	r3, [pc, #264]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d88:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	051b      	lsls	r3, r3, #20
 8004d92:	493f      	ldr	r1, [pc, #252]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	3b01      	subs	r3, #1
 8004da8:	025b      	lsls	r3, r3, #9
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	041b      	lsls	r3, r3, #16
 8004db6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	061b      	lsls	r3, r3, #24
 8004dc4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004dc8:	4931      	ldr	r1, [pc, #196]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004dce:	4b30      	ldr	r3, [pc, #192]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	492d      	ldr	r1, [pc, #180]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004de0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	4928      	ldr	r1, [pc, #160]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004df2:	4b27      	ldr	r3, [pc, #156]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df6:	4a26      	ldr	r2, [pc, #152]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004dfe:	4b24      	ldr	r3, [pc, #144]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e02:	4b24      	ldr	r3, [pc, #144]	@ (8004e94 <RCCEx_PLL3_Config+0x160>)
 8004e04:	4013      	ands	r3, r2
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	69d2      	ldr	r2, [r2, #28]
 8004e0a:	00d2      	lsls	r2, r2, #3
 8004e0c:	4920      	ldr	r1, [pc, #128]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004e12:	4b1f      	ldr	r3, [pc, #124]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e16:	4a1e      	ldr	r2, [pc, #120]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d106      	bne.n	8004e32 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004e24:	4b1a      	ldr	r3, [pc, #104]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e28:	4a19      	ldr	r2, [pc, #100]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e30:	e00f      	b.n	8004e52 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d106      	bne.n	8004e46 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004e38:	4b15      	ldr	r3, [pc, #84]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3c:	4a14      	ldr	r2, [pc, #80]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e44:	e005      	b.n	8004e52 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004e46:	4b12      	ldr	r3, [pc, #72]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	4a11      	ldr	r2, [pc, #68]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004e52:	4b0f      	ldr	r3, [pc, #60]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a0e      	ldr	r2, [pc, #56]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e5e:	f7fc f901 	bl	8001064 <HAL_GetTick>
 8004e62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e64:	e008      	b.n	8004e78 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e66:	f7fc f8fd 	bl	8001064 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e006      	b.n	8004e86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e78:	4b05      	ldr	r3, [pc, #20]	@ (8004e90 <RCCEx_PLL3_Config+0x15c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d0f0      	beq.n	8004e66 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	58024400 	.word	0x58024400
 8004e94:	ffff0007 	.word	0xffff0007

08004e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e049      	b.n	8004f3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d106      	bne.n	8004ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7fb fe8a 	bl	8000bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3304      	adds	r3, #4
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4610      	mov	r0, r2
 8004ed8:	f000 f9de 	bl	8005298 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d001      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e054      	b.n	800500a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2202      	movs	r2, #2
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a26      	ldr	r2, [pc, #152]	@ (8005018 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d022      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8a:	d01d      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a22      	ldr	r2, [pc, #136]	@ (800501c <HAL_TIM_Base_Start_IT+0xd4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d018      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a21      	ldr	r2, [pc, #132]	@ (8005020 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d013      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8005024 <HAL_TIM_Base_Start_IT+0xdc>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00e      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a1e      	ldr	r2, [pc, #120]	@ (8005028 <HAL_TIM_Base_Start_IT+0xe0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d009      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800502c <HAL_TIM_Base_Start_IT+0xe4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d004      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8005030 <HAL_TIM_Base_Start_IT+0xe8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d115      	bne.n	8004ff4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689a      	ldr	r2, [r3, #8]
 8004fce:	4b19      	ldr	r3, [pc, #100]	@ (8005034 <HAL_TIM_Base_Start_IT+0xec>)
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2b06      	cmp	r3, #6
 8004fd8:	d015      	beq.n	8005006 <HAL_TIM_Base_Start_IT+0xbe>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe0:	d011      	beq.n	8005006 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f042 0201 	orr.w	r2, r2, #1
 8004ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff2:	e008      	b.n	8005006 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	e000      	b.n	8005008 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005006:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3714      	adds	r7, #20
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40010000 	.word	0x40010000
 800501c:	40000400 	.word	0x40000400
 8005020:	40000800 	.word	0x40000800
 8005024:	40000c00 	.word	0x40000c00
 8005028:	40010400 	.word	0x40010400
 800502c:	40001800 	.word	0x40001800
 8005030:	40014000 	.word	0x40014000
 8005034:	00010007 	.word	0x00010007

08005038 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d020      	beq.n	800509c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d01b      	beq.n	800509c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0202 	mvn.w	r2, #2
 800506c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f8e9 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 8005088:	e005      	b.n	8005096 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 f8db 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f8ec 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f003 0304 	and.w	r3, r3, #4
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d020      	beq.n	80050e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d01b      	beq.n	80050e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f06f 0204 	mvn.w	r2, #4
 80050b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2202      	movs	r2, #2
 80050be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f8c3 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 80050d4:	e005      	b.n	80050e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f8b5 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f8c6 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f003 0308 	and.w	r3, r3, #8
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d020      	beq.n	8005134 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01b      	beq.n	8005134 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0208 	mvn.w	r2, #8
 8005104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2204      	movs	r2, #4
 800510a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f89d 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 8005120:	e005      	b.n	800512e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f88f 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f8a0 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0310 	and.w	r3, r3, #16
 800513a:	2b00      	cmp	r3, #0
 800513c:	d020      	beq.n	8005180 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 0310 	and.w	r3, r3, #16
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01b      	beq.n	8005180 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0210 	mvn.w	r2, #16
 8005150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2208      	movs	r2, #8
 8005156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f877 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 800516c:	e005      	b.n	800517a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f869 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f87a 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f06f 0201 	mvn.w	r2, #1
 800519c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fb fa5a 	bl	8000658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d104      	bne.n	80051b8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00c      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d007      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80051ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 f90d 	bl	80053ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00c      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d007      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80051ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f905 	bl	8005400 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00c      	beq.n	800521a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005206:	2b00      	cmp	r3, #0
 8005208:	d007      	beq.n	800521a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 f834 	bl	8005282 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00c      	beq.n	800523e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	d007      	beq.n	800523e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f06f 0220 	mvn.w	r2, #32
 8005236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f8cd 	bl	80053d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
	...

08005298 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a43      	ldr	r2, [pc, #268]	@ (80053b8 <TIM_Base_SetConfig+0x120>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d013      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b6:	d00f      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a40      	ldr	r2, [pc, #256]	@ (80053bc <TIM_Base_SetConfig+0x124>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00b      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a3f      	ldr	r2, [pc, #252]	@ (80053c0 <TIM_Base_SetConfig+0x128>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d007      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a3e      	ldr	r2, [pc, #248]	@ (80053c4 <TIM_Base_SetConfig+0x12c>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d003      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a3d      	ldr	r2, [pc, #244]	@ (80053c8 <TIM_Base_SetConfig+0x130>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d108      	bne.n	80052ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a32      	ldr	r2, [pc, #200]	@ (80053b8 <TIM_Base_SetConfig+0x120>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d01f      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f8:	d01b      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a2f      	ldr	r2, [pc, #188]	@ (80053bc <TIM_Base_SetConfig+0x124>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d017      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a2e      	ldr	r2, [pc, #184]	@ (80053c0 <TIM_Base_SetConfig+0x128>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d013      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a2d      	ldr	r2, [pc, #180]	@ (80053c4 <TIM_Base_SetConfig+0x12c>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d00f      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a2c      	ldr	r2, [pc, #176]	@ (80053c8 <TIM_Base_SetConfig+0x130>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d00b      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a2b      	ldr	r2, [pc, #172]	@ (80053cc <TIM_Base_SetConfig+0x134>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d007      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a2a      	ldr	r2, [pc, #168]	@ (80053d0 <TIM_Base_SetConfig+0x138>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a29      	ldr	r2, [pc, #164]	@ (80053d4 <TIM_Base_SetConfig+0x13c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d108      	bne.n	8005344 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	4313      	orrs	r3, r2
 8005342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a14      	ldr	r2, [pc, #80]	@ (80053b8 <TIM_Base_SetConfig+0x120>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00f      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a16      	ldr	r2, [pc, #88]	@ (80053c8 <TIM_Base_SetConfig+0x130>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00b      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a15      	ldr	r2, [pc, #84]	@ (80053cc <TIM_Base_SetConfig+0x134>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d007      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a14      	ldr	r2, [pc, #80]	@ (80053d0 <TIM_Base_SetConfig+0x138>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d003      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a13      	ldr	r2, [pc, #76]	@ (80053d4 <TIM_Base_SetConfig+0x13c>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d103      	bne.n	8005392 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f043 0204 	orr.w	r2, r3, #4
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	601a      	str	r2, [r3, #0]
}
 80053aa:	bf00      	nop
 80053ac:	3714      	adds	r7, #20
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40010000 	.word	0x40010000
 80053bc:	40000400 	.word	0x40000400
 80053c0:	40000800 	.word	0x40000800
 80053c4:	40000c00 	.word	0x40000c00
 80053c8:	40010400 	.word	0x40010400
 80053cc:	40014000 	.word	0x40014000
 80053d0:	40014400 	.word	0x40014400
 80053d4:	40014800 	.word	0x40014800

080053d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e042      	b.n	80054ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542c:	2b00      	cmp	r3, #0
 800542e:	d106      	bne.n	800543e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f7fb fbf5 	bl	8000c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2224      	movs	r2, #36	@ 0x24
 8005442:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0201 	bic.w	r2, r2, #1
 8005454:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545a:	2b00      	cmp	r3, #0
 800545c:	d002      	beq.n	8005464 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f001 fa60 	bl	8006924 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fcf5 	bl	8005e54 <UART_SetConfig>
 800546a:	4603      	mov	r3, r0
 800546c:	2b01      	cmp	r3, #1
 800546e:	d101      	bne.n	8005474 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e01b      	b.n	80054ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005482:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005492:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0201 	orr.w	r2, r2, #1
 80054a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f001 fadf 	bl	8006a68 <UART_CheckIdleState>
 80054aa:	4603      	mov	r3, r0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08a      	sub	sp, #40	@ 0x28
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	603b      	str	r3, [r7, #0]
 80054c0:	4613      	mov	r3, r2
 80054c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ca:	2b20      	cmp	r3, #32
 80054cc:	d17b      	bne.n	80055c6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <HAL_UART_Transmit+0x26>
 80054d4:	88fb      	ldrh	r3, [r7, #6]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e074      	b.n	80055c8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2221      	movs	r2, #33	@ 0x21
 80054ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054ee:	f7fb fdb9 	bl	8001064 <HAL_GetTick>
 80054f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	88fa      	ldrh	r2, [r7, #6]
 80054f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	88fa      	ldrh	r2, [r7, #6]
 8005500:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800550c:	d108      	bne.n	8005520 <HAL_UART_Transmit+0x6c>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d104      	bne.n	8005520 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005516:	2300      	movs	r3, #0
 8005518:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	61bb      	str	r3, [r7, #24]
 800551e:	e003      	b.n	8005528 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005524:	2300      	movs	r3, #0
 8005526:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005528:	e030      	b.n	800558c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2200      	movs	r2, #0
 8005532:	2180      	movs	r1, #128	@ 0x80
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f001 fb41 	bl	8006bbc <UART_WaitOnFlagUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e03d      	b.n	80055c8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10b      	bne.n	800556a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	881b      	ldrh	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005560:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	3302      	adds	r3, #2
 8005566:	61bb      	str	r3, [r7, #24]
 8005568:	e007      	b.n	800557a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	781a      	ldrb	r2, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	3301      	adds	r3, #1
 8005578:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005580:	b29b      	uxth	r3, r3
 8005582:	3b01      	subs	r3, #1
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1c8      	bne.n	800552a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	2200      	movs	r2, #0
 80055a0:	2140      	movs	r1, #64	@ 0x40
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f001 fb0a 	bl	8006bbc <UART_WaitOnFlagUntilTimeout>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2220      	movs	r2, #32
 80055b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e006      	b.n	80055c8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80055c2:	2300      	movs	r3, #0
 80055c4:	e000      	b.n	80055c8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80055c6:	2302      	movs	r3, #2
  }
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3720      	adds	r7, #32
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08a      	sub	sp, #40	@ 0x28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	4613      	mov	r3, r2
 80055dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055e4:	2b20      	cmp	r3, #32
 80055e6:	d137      	bne.n	8005658 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <HAL_UART_Receive_IT+0x24>
 80055ee:	88fb      	ldrh	r3, [r7, #6]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e030      	b.n	800565a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a18      	ldr	r2, [pc, #96]	@ (8005664 <HAL_UART_Receive_IT+0x94>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d01f      	beq.n	8005648 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d018      	beq.n	8005648 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	e853 3f00 	ldrex	r3, [r3]
 8005622:	613b      	str	r3, [r7, #16]
   return(result);
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800562a:	627b      	str	r3, [r7, #36]	@ 0x24
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	461a      	mov	r2, r3
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	623b      	str	r3, [r7, #32]
 8005636:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005638:	69f9      	ldr	r1, [r7, #28]
 800563a:	6a3a      	ldr	r2, [r7, #32]
 800563c:	e841 2300 	strex	r3, r2, [r1]
 8005640:	61bb      	str	r3, [r7, #24]
   return(result);
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1e6      	bne.n	8005616 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005648:	88fb      	ldrh	r3, [r7, #6]
 800564a:	461a      	mov	r2, r3
 800564c:	68b9      	ldr	r1, [r7, #8]
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f001 fb22 	bl	8006c98 <UART_Start_Receive_IT>
 8005654:	4603      	mov	r3, r0
 8005656:	e000      	b.n	800565a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005658:	2302      	movs	r3, #2
  }
}
 800565a:	4618      	mov	r0, r3
 800565c:	3728      	adds	r7, #40	@ 0x28
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	58000c00 	.word	0x58000c00

08005668 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b0ba      	sub	sp, #232	@ 0xe8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800568e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005692:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005696:	4013      	ands	r3, r2
 8005698:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800569c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d11b      	bne.n	80056dc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80056a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a8:	f003 0320 	and.w	r3, r3, #32
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d015      	beq.n	80056dc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80056b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d105      	bne.n	80056c8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80056bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d009      	beq.n	80056dc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 8393 	beq.w	8005df8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	4798      	blx	r3
      }
      return;
 80056da:	e38d      	b.n	8005df8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80056dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8123 	beq.w	800592c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80056e6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80056ea:	4b8d      	ldr	r3, [pc, #564]	@ (8005920 <HAL_UART_IRQHandler+0x2b8>)
 80056ec:	4013      	ands	r3, r2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d106      	bne.n	8005700 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80056f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80056f6:	4b8b      	ldr	r3, [pc, #556]	@ (8005924 <HAL_UART_IRQHandler+0x2bc>)
 80056f8:	4013      	ands	r3, r2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	f000 8116 	beq.w	800592c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b00      	cmp	r3, #0
 800570a:	d011      	beq.n	8005730 <HAL_UART_IRQHandler+0xc8>
 800570c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00b      	beq.n	8005730 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2201      	movs	r2, #1
 800571e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005726:	f043 0201 	orr.w	r2, r3, #1
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005734:	f003 0302 	and.w	r3, r3, #2
 8005738:	2b00      	cmp	r3, #0
 800573a:	d011      	beq.n	8005760 <HAL_UART_IRQHandler+0xf8>
 800573c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00b      	beq.n	8005760 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2202      	movs	r2, #2
 800574e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005756:	f043 0204 	orr.w	r2, r3, #4
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d011      	beq.n	8005790 <HAL_UART_IRQHandler+0x128>
 800576c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00b      	beq.n	8005790 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2204      	movs	r2, #4
 800577e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005786:	f043 0202 	orr.w	r2, r3, #2
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005794:	f003 0308 	and.w	r3, r3, #8
 8005798:	2b00      	cmp	r3, #0
 800579a:	d017      	beq.n	80057cc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800579c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a0:	f003 0320 	and.w	r3, r3, #32
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d105      	bne.n	80057b4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80057a8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80057ac:	4b5c      	ldr	r3, [pc, #368]	@ (8005920 <HAL_UART_IRQHandler+0x2b8>)
 80057ae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00b      	beq.n	80057cc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2208      	movs	r2, #8
 80057ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057c2:	f043 0208 	orr.w	r2, r3, #8
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80057cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d012      	beq.n	80057fe <HAL_UART_IRQHandler+0x196>
 80057d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00c      	beq.n	80057fe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80057ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057f4:	f043 0220 	orr.w	r2, r3, #32
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 82f9 	beq.w	8005dfc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800580a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b00      	cmp	r3, #0
 8005814:	d013      	beq.n	800583e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800581a:	f003 0320 	and.w	r3, r3, #32
 800581e:	2b00      	cmp	r3, #0
 8005820:	d105      	bne.n	800582e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d007      	beq.n	800583e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005844:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005852:	2b40      	cmp	r3, #64	@ 0x40
 8005854:	d005      	beq.n	8005862 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005856:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800585a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800585e:	2b00      	cmp	r3, #0
 8005860:	d054      	beq.n	800590c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f001 fb3a 	bl	8006edc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005872:	2b40      	cmp	r3, #64	@ 0x40
 8005874:	d146      	bne.n	8005904 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	3308      	adds	r3, #8
 800587c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005880:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005884:	e853 3f00 	ldrex	r3, [r3]
 8005888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800588c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005890:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005894:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3308      	adds	r3, #8
 800589e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80058ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1d9      	bne.n	8005876 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d017      	beq.n	80058fc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058d2:	4a15      	ldr	r2, [pc, #84]	@ (8005928 <HAL_UART_IRQHandler+0x2c0>)
 80058d4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058dc:	4618      	mov	r0, r3
 80058de:	f7fc f87f 	bl	80019e0 <HAL_DMA_Abort_IT>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d019      	beq.n	800591c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80058f6:	4610      	mov	r0, r2
 80058f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058fa:	e00f      	b.n	800591c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 fa93 	bl	8005e28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005902:	e00b      	b.n	800591c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 fa8f 	bl	8005e28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590a:	e007      	b.n	800591c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 fa8b 	bl	8005e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800591a:	e26f      	b.n	8005dfc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800591c:	bf00      	nop
    return;
 800591e:	e26d      	b.n	8005dfc <HAL_UART_IRQHandler+0x794>
 8005920:	10000001 	.word	0x10000001
 8005924:	04000120 	.word	0x04000120
 8005928:	08006fa9 	.word	0x08006fa9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005930:	2b01      	cmp	r3, #1
 8005932:	f040 8203 	bne.w	8005d3c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800593a:	f003 0310 	and.w	r3, r3, #16
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 81fc 	beq.w	8005d3c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005948:	f003 0310 	and.w	r3, r3, #16
 800594c:	2b00      	cmp	r3, #0
 800594e:	f000 81f5 	beq.w	8005d3c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2210      	movs	r2, #16
 8005958:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005964:	2b40      	cmp	r3, #64	@ 0x40
 8005966:	f040 816d 	bne.w	8005c44 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4aa4      	ldr	r2, [pc, #656]	@ (8005c04 <HAL_UART_IRQHandler+0x59c>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d068      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4aa1      	ldr	r2, [pc, #644]	@ (8005c08 <HAL_UART_IRQHandler+0x5a0>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d061      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a9f      	ldr	r2, [pc, #636]	@ (8005c0c <HAL_UART_IRQHandler+0x5a4>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d05a      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a9c      	ldr	r2, [pc, #624]	@ (8005c10 <HAL_UART_IRQHandler+0x5a8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d053      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a9a      	ldr	r2, [pc, #616]	@ (8005c14 <HAL_UART_IRQHandler+0x5ac>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d04c      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a97      	ldr	r2, [pc, #604]	@ (8005c18 <HAL_UART_IRQHandler+0x5b0>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d045      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a95      	ldr	r2, [pc, #596]	@ (8005c1c <HAL_UART_IRQHandler+0x5b4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d03e      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a92      	ldr	r2, [pc, #584]	@ (8005c20 <HAL_UART_IRQHandler+0x5b8>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d037      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a90      	ldr	r2, [pc, #576]	@ (8005c24 <HAL_UART_IRQHandler+0x5bc>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d030      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a8d      	ldr	r2, [pc, #564]	@ (8005c28 <HAL_UART_IRQHandler+0x5c0>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d029      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a8b      	ldr	r2, [pc, #556]	@ (8005c2c <HAL_UART_IRQHandler+0x5c4>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d022      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a88      	ldr	r2, [pc, #544]	@ (8005c30 <HAL_UART_IRQHandler+0x5c8>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d01b      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a86      	ldr	r2, [pc, #536]	@ (8005c34 <HAL_UART_IRQHandler+0x5cc>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d014      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a83      	ldr	r2, [pc, #524]	@ (8005c38 <HAL_UART_IRQHandler+0x5d0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00d      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a81      	ldr	r2, [pc, #516]	@ (8005c3c <HAL_UART_IRQHandler+0x5d4>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d006      	beq.n	8005a4a <HAL_UART_IRQHandler+0x3e2>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a7e      	ldr	r2, [pc, #504]	@ (8005c40 <HAL_UART_IRQHandler+0x5d8>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d106      	bne.n	8005a58 <HAL_UART_IRQHandler+0x3f0>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	e005      	b.n	8005a64 <HAL_UART_IRQHandler+0x3fc>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 80ad 	beq.w	8005bcc <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005a78:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	f080 80a5 	bcs.w	8005bcc <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a98:	f000 8087 	beq.w	8005baa <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005ab0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ab8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ac6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005aca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ad2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ad6:	e841 2300 	strex	r3, r2, [r1]
 8005ada:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1da      	bne.n	8005a9c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	3308      	adds	r3, #8
 8005aec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005af0:	e853 3f00 	ldrex	r3, [r3]
 8005af4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005af6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005af8:	f023 0301 	bic.w	r3, r3, #1
 8005afc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	3308      	adds	r3, #8
 8005b06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e1      	bne.n	8005ae6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3308      	adds	r3, #8
 8005b28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b2c:	e853 3f00 	ldrex	r3, [r3]
 8005b30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	3308      	adds	r3, #8
 8005b42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b4e:	e841 2300 	strex	r3, r2, [r1]
 8005b52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1e3      	bne.n	8005b22 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2220      	movs	r2, #32
 8005b5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b70:	e853 3f00 	ldrex	r3, [r3]
 8005b74:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b78:	f023 0310 	bic.w	r3, r3, #16
 8005b7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	461a      	mov	r2, r3
 8005b86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b92:	e841 2300 	strex	r3, r2, [r1]
 8005b96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1e4      	bne.n	8005b68 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7fb fbfd 	bl	80013a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2202      	movs	r2, #2
 8005bae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f939 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005bca:	e119      	b.n	8005e00 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005bd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	f040 8112 	bne.w	8005e00 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005be2:	69db      	ldr	r3, [r3, #28]
 8005be4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005be8:	f040 810a 	bne.w	8005e00 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2202      	movs	r2, #2
 8005bf0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f91e 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
      return;
 8005c00:	e0fe      	b.n	8005e00 <HAL_UART_IRQHandler+0x798>
 8005c02:	bf00      	nop
 8005c04:	40020010 	.word	0x40020010
 8005c08:	40020028 	.word	0x40020028
 8005c0c:	40020040 	.word	0x40020040
 8005c10:	40020058 	.word	0x40020058
 8005c14:	40020070 	.word	0x40020070
 8005c18:	40020088 	.word	0x40020088
 8005c1c:	400200a0 	.word	0x400200a0
 8005c20:	400200b8 	.word	0x400200b8
 8005c24:	40020410 	.word	0x40020410
 8005c28:	40020428 	.word	0x40020428
 8005c2c:	40020440 	.word	0x40020440
 8005c30:	40020458 	.word	0x40020458
 8005c34:	40020470 	.word	0x40020470
 8005c38:	40020488 	.word	0x40020488
 8005c3c:	400204a0 	.word	0x400204a0
 8005c40:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 80cf 	beq.w	8005e04 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8005c66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 80ca 	beq.w	8005e04 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c78:	e853 3f00 	ldrex	r3, [r3]
 8005c7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c92:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c94:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c9a:	e841 2300 	strex	r3, r2, [r1]
 8005c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1e4      	bne.n	8005c70 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	3308      	adds	r3, #8
 8005cac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	623b      	str	r3, [r7, #32]
   return(result);
 8005cb6:	6a3a      	ldr	r2, [r7, #32]
 8005cb8:	4b55      	ldr	r3, [pc, #340]	@ (8005e10 <HAL_UART_IRQHandler+0x7a8>)
 8005cba:	4013      	ands	r3, r2
 8005cbc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	3308      	adds	r3, #8
 8005cc6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cca:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd2:	e841 2300 	strex	r3, r2, [r1]
 8005cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1e3      	bne.n	8005ca6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0310 	bic.w	r3, r3, #16
 8005d06:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d14:	61fb      	str	r3, [r7, #28]
 8005d16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d18:	69b9      	ldr	r1, [r7, #24]
 8005d1a:	69fa      	ldr	r2, [r7, #28]
 8005d1c:	e841 2300 	strex	r3, r2, [r1]
 8005d20:	617b      	str	r3, [r7, #20]
   return(result);
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e4      	bne.n	8005cf2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d32:	4619      	mov	r1, r3
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f881 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d3a:	e063      	b.n	8005e04 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00e      	beq.n	8005d66 <HAL_UART_IRQHandler+0x6fe>
 8005d48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d008      	beq.n	8005d66 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005d5c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f001 fe80 	bl	8007a64 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d64:	e051      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d014      	beq.n	8005d9c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d105      	bne.n	8005d8a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d008      	beq.n	8005d9c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d03a      	beq.n	8005e08 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	4798      	blx	r3
    }
    return;
 8005d9a:	e035      	b.n	8005e08 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d009      	beq.n	8005dbc <HAL_UART_IRQHandler+0x754>
 8005da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f001 f909 	bl	8006fcc <UART_EndTransmit_IT>
    return;
 8005dba:	e026      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d009      	beq.n	8005ddc <HAL_UART_IRQHandler+0x774>
 8005dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dcc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f001 fe59 	bl	8007a8c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005dda:	e016      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005de0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d010      	beq.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
 8005de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	da0c      	bge.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f001 fe41 	bl	8007a78 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005df6:	e008      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
      return;
 8005df8:	bf00      	nop
 8005dfa:	e006      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
    return;
 8005dfc:	bf00      	nop
 8005dfe:	e004      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
      return;
 8005e00:	bf00      	nop
 8005e02:	e002      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
      return;
 8005e04:	bf00      	nop
 8005e06:	e000      	b.n	8005e0a <HAL_UART_IRQHandler+0x7a2>
    return;
 8005e08:	bf00      	nop
  }
}
 8005e0a:	37e8      	adds	r7, #232	@ 0xe8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	effffffe 	.word	0xeffffffe

08005e14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e58:	b092      	sub	sp, #72	@ 0x48
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	689a      	ldr	r2, [r3, #8]
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	431a      	orrs	r2, r3
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	4bbe      	ldr	r3, [pc, #760]	@ (800617c <UART_SetConfig+0x328>)
 8005e84:	4013      	ands	r3, r2
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	6812      	ldr	r2, [r2, #0]
 8005e8a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4ab3      	ldr	r2, [pc, #716]	@ (8006180 <UART_SetConfig+0x32c>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d004      	beq.n	8005ec0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689a      	ldr	r2, [r3, #8]
 8005ec6:	4baf      	ldr	r3, [pc, #700]	@ (8006184 <UART_SetConfig+0x330>)
 8005ec8:	4013      	ands	r3, r2
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	6812      	ldr	r2, [r2, #0]
 8005ece:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ed0:	430b      	orrs	r3, r1
 8005ed2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	f023 010f 	bic.w	r1, r3, #15
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4aa6      	ldr	r2, [pc, #664]	@ (8006188 <UART_SetConfig+0x334>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d177      	bne.n	8005fe4 <UART_SetConfig+0x190>
 8005ef4:	4ba5      	ldr	r3, [pc, #660]	@ (800618c <UART_SetConfig+0x338>)
 8005ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005efc:	2b28      	cmp	r3, #40	@ 0x28
 8005efe:	d86d      	bhi.n	8005fdc <UART_SetConfig+0x188>
 8005f00:	a201      	add	r2, pc, #4	@ (adr r2, 8005f08 <UART_SetConfig+0xb4>)
 8005f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f06:	bf00      	nop
 8005f08:	08005fad 	.word	0x08005fad
 8005f0c:	08005fdd 	.word	0x08005fdd
 8005f10:	08005fdd 	.word	0x08005fdd
 8005f14:	08005fdd 	.word	0x08005fdd
 8005f18:	08005fdd 	.word	0x08005fdd
 8005f1c:	08005fdd 	.word	0x08005fdd
 8005f20:	08005fdd 	.word	0x08005fdd
 8005f24:	08005fdd 	.word	0x08005fdd
 8005f28:	08005fb5 	.word	0x08005fb5
 8005f2c:	08005fdd 	.word	0x08005fdd
 8005f30:	08005fdd 	.word	0x08005fdd
 8005f34:	08005fdd 	.word	0x08005fdd
 8005f38:	08005fdd 	.word	0x08005fdd
 8005f3c:	08005fdd 	.word	0x08005fdd
 8005f40:	08005fdd 	.word	0x08005fdd
 8005f44:	08005fdd 	.word	0x08005fdd
 8005f48:	08005fbd 	.word	0x08005fbd
 8005f4c:	08005fdd 	.word	0x08005fdd
 8005f50:	08005fdd 	.word	0x08005fdd
 8005f54:	08005fdd 	.word	0x08005fdd
 8005f58:	08005fdd 	.word	0x08005fdd
 8005f5c:	08005fdd 	.word	0x08005fdd
 8005f60:	08005fdd 	.word	0x08005fdd
 8005f64:	08005fdd 	.word	0x08005fdd
 8005f68:	08005fc5 	.word	0x08005fc5
 8005f6c:	08005fdd 	.word	0x08005fdd
 8005f70:	08005fdd 	.word	0x08005fdd
 8005f74:	08005fdd 	.word	0x08005fdd
 8005f78:	08005fdd 	.word	0x08005fdd
 8005f7c:	08005fdd 	.word	0x08005fdd
 8005f80:	08005fdd 	.word	0x08005fdd
 8005f84:	08005fdd 	.word	0x08005fdd
 8005f88:	08005fcd 	.word	0x08005fcd
 8005f8c:	08005fdd 	.word	0x08005fdd
 8005f90:	08005fdd 	.word	0x08005fdd
 8005f94:	08005fdd 	.word	0x08005fdd
 8005f98:	08005fdd 	.word	0x08005fdd
 8005f9c:	08005fdd 	.word	0x08005fdd
 8005fa0:	08005fdd 	.word	0x08005fdd
 8005fa4:	08005fdd 	.word	0x08005fdd
 8005fa8:	08005fd5 	.word	0x08005fd5
 8005fac:	2301      	movs	r3, #1
 8005fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fb2:	e222      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fb4:	2304      	movs	r3, #4
 8005fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fba:	e21e      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fbc:	2308      	movs	r3, #8
 8005fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fc2:	e21a      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fc4:	2310      	movs	r3, #16
 8005fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fca:	e216      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fcc:	2320      	movs	r3, #32
 8005fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fd2:	e212      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fd4:	2340      	movs	r3, #64	@ 0x40
 8005fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fda:	e20e      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fdc:	2380      	movs	r3, #128	@ 0x80
 8005fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fe2:	e20a      	b.n	80063fa <UART_SetConfig+0x5a6>
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a69      	ldr	r2, [pc, #420]	@ (8006190 <UART_SetConfig+0x33c>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d130      	bne.n	8006050 <UART_SetConfig+0x1fc>
 8005fee:	4b67      	ldr	r3, [pc, #412]	@ (800618c <UART_SetConfig+0x338>)
 8005ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff2:	f003 0307 	and.w	r3, r3, #7
 8005ff6:	2b05      	cmp	r3, #5
 8005ff8:	d826      	bhi.n	8006048 <UART_SetConfig+0x1f4>
 8005ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8006000 <UART_SetConfig+0x1ac>)
 8005ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006000:	08006019 	.word	0x08006019
 8006004:	08006021 	.word	0x08006021
 8006008:	08006029 	.word	0x08006029
 800600c:	08006031 	.word	0x08006031
 8006010:	08006039 	.word	0x08006039
 8006014:	08006041 	.word	0x08006041
 8006018:	2300      	movs	r3, #0
 800601a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800601e:	e1ec      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006020:	2304      	movs	r3, #4
 8006022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006026:	e1e8      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006028:	2308      	movs	r3, #8
 800602a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800602e:	e1e4      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006030:	2310      	movs	r3, #16
 8006032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006036:	e1e0      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006038:	2320      	movs	r3, #32
 800603a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800603e:	e1dc      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006040:	2340      	movs	r3, #64	@ 0x40
 8006042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006046:	e1d8      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006048:	2380      	movs	r3, #128	@ 0x80
 800604a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800604e:	e1d4      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a4f      	ldr	r2, [pc, #316]	@ (8006194 <UART_SetConfig+0x340>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d130      	bne.n	80060bc <UART_SetConfig+0x268>
 800605a:	4b4c      	ldr	r3, [pc, #304]	@ (800618c <UART_SetConfig+0x338>)
 800605c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800605e:	f003 0307 	and.w	r3, r3, #7
 8006062:	2b05      	cmp	r3, #5
 8006064:	d826      	bhi.n	80060b4 <UART_SetConfig+0x260>
 8006066:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <UART_SetConfig+0x218>)
 8006068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606c:	08006085 	.word	0x08006085
 8006070:	0800608d 	.word	0x0800608d
 8006074:	08006095 	.word	0x08006095
 8006078:	0800609d 	.word	0x0800609d
 800607c:	080060a5 	.word	0x080060a5
 8006080:	080060ad 	.word	0x080060ad
 8006084:	2300      	movs	r3, #0
 8006086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800608a:	e1b6      	b.n	80063fa <UART_SetConfig+0x5a6>
 800608c:	2304      	movs	r3, #4
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e1b2      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006094:	2308      	movs	r3, #8
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e1ae      	b.n	80063fa <UART_SetConfig+0x5a6>
 800609c:	2310      	movs	r3, #16
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e1aa      	b.n	80063fa <UART_SetConfig+0x5a6>
 80060a4:	2320      	movs	r3, #32
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e1a6      	b.n	80063fa <UART_SetConfig+0x5a6>
 80060ac:	2340      	movs	r3, #64	@ 0x40
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060b2:	e1a2      	b.n	80063fa <UART_SetConfig+0x5a6>
 80060b4:	2380      	movs	r3, #128	@ 0x80
 80060b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ba:	e19e      	b.n	80063fa <UART_SetConfig+0x5a6>
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a35      	ldr	r2, [pc, #212]	@ (8006198 <UART_SetConfig+0x344>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d130      	bne.n	8006128 <UART_SetConfig+0x2d4>
 80060c6:	4b31      	ldr	r3, [pc, #196]	@ (800618c <UART_SetConfig+0x338>)
 80060c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	2b05      	cmp	r3, #5
 80060d0:	d826      	bhi.n	8006120 <UART_SetConfig+0x2cc>
 80060d2:	a201      	add	r2, pc, #4	@ (adr r2, 80060d8 <UART_SetConfig+0x284>)
 80060d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d8:	080060f1 	.word	0x080060f1
 80060dc:	080060f9 	.word	0x080060f9
 80060e0:	08006101 	.word	0x08006101
 80060e4:	08006109 	.word	0x08006109
 80060e8:	08006111 	.word	0x08006111
 80060ec:	08006119 	.word	0x08006119
 80060f0:	2300      	movs	r3, #0
 80060f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060f6:	e180      	b.n	80063fa <UART_SetConfig+0x5a6>
 80060f8:	2304      	movs	r3, #4
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e17c      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006100:	2308      	movs	r3, #8
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e178      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006108:	2310      	movs	r3, #16
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e174      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006110:	2320      	movs	r3, #32
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e170      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006118:	2340      	movs	r3, #64	@ 0x40
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800611e:	e16c      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006120:	2380      	movs	r3, #128	@ 0x80
 8006122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006126:	e168      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a1b      	ldr	r2, [pc, #108]	@ (800619c <UART_SetConfig+0x348>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d142      	bne.n	80061b8 <UART_SetConfig+0x364>
 8006132:	4b16      	ldr	r3, [pc, #88]	@ (800618c <UART_SetConfig+0x338>)
 8006134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006136:	f003 0307 	and.w	r3, r3, #7
 800613a:	2b05      	cmp	r3, #5
 800613c:	d838      	bhi.n	80061b0 <UART_SetConfig+0x35c>
 800613e:	a201      	add	r2, pc, #4	@ (adr r2, 8006144 <UART_SetConfig+0x2f0>)
 8006140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006144:	0800615d 	.word	0x0800615d
 8006148:	08006165 	.word	0x08006165
 800614c:	0800616d 	.word	0x0800616d
 8006150:	08006175 	.word	0x08006175
 8006154:	080061a1 	.word	0x080061a1
 8006158:	080061a9 	.word	0x080061a9
 800615c:	2300      	movs	r3, #0
 800615e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006162:	e14a      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006164:	2304      	movs	r3, #4
 8006166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616a:	e146      	b.n	80063fa <UART_SetConfig+0x5a6>
 800616c:	2308      	movs	r3, #8
 800616e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006172:	e142      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006174:	2310      	movs	r3, #16
 8006176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800617a:	e13e      	b.n	80063fa <UART_SetConfig+0x5a6>
 800617c:	cfff69f3 	.word	0xcfff69f3
 8006180:	58000c00 	.word	0x58000c00
 8006184:	11fff4ff 	.word	0x11fff4ff
 8006188:	40011000 	.word	0x40011000
 800618c:	58024400 	.word	0x58024400
 8006190:	40004400 	.word	0x40004400
 8006194:	40004800 	.word	0x40004800
 8006198:	40004c00 	.word	0x40004c00
 800619c:	40005000 	.word	0x40005000
 80061a0:	2320      	movs	r3, #32
 80061a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a6:	e128      	b.n	80063fa <UART_SetConfig+0x5a6>
 80061a8:	2340      	movs	r3, #64	@ 0x40
 80061aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ae:	e124      	b.n	80063fa <UART_SetConfig+0x5a6>
 80061b0:	2380      	movs	r3, #128	@ 0x80
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b6:	e120      	b.n	80063fa <UART_SetConfig+0x5a6>
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4acb      	ldr	r2, [pc, #812]	@ (80064ec <UART_SetConfig+0x698>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d176      	bne.n	80062b0 <UART_SetConfig+0x45c>
 80061c2:	4bcb      	ldr	r3, [pc, #812]	@ (80064f0 <UART_SetConfig+0x69c>)
 80061c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061ca:	2b28      	cmp	r3, #40	@ 0x28
 80061cc:	d86c      	bhi.n	80062a8 <UART_SetConfig+0x454>
 80061ce:	a201      	add	r2, pc, #4	@ (adr r2, 80061d4 <UART_SetConfig+0x380>)
 80061d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d4:	08006279 	.word	0x08006279
 80061d8:	080062a9 	.word	0x080062a9
 80061dc:	080062a9 	.word	0x080062a9
 80061e0:	080062a9 	.word	0x080062a9
 80061e4:	080062a9 	.word	0x080062a9
 80061e8:	080062a9 	.word	0x080062a9
 80061ec:	080062a9 	.word	0x080062a9
 80061f0:	080062a9 	.word	0x080062a9
 80061f4:	08006281 	.word	0x08006281
 80061f8:	080062a9 	.word	0x080062a9
 80061fc:	080062a9 	.word	0x080062a9
 8006200:	080062a9 	.word	0x080062a9
 8006204:	080062a9 	.word	0x080062a9
 8006208:	080062a9 	.word	0x080062a9
 800620c:	080062a9 	.word	0x080062a9
 8006210:	080062a9 	.word	0x080062a9
 8006214:	08006289 	.word	0x08006289
 8006218:	080062a9 	.word	0x080062a9
 800621c:	080062a9 	.word	0x080062a9
 8006220:	080062a9 	.word	0x080062a9
 8006224:	080062a9 	.word	0x080062a9
 8006228:	080062a9 	.word	0x080062a9
 800622c:	080062a9 	.word	0x080062a9
 8006230:	080062a9 	.word	0x080062a9
 8006234:	08006291 	.word	0x08006291
 8006238:	080062a9 	.word	0x080062a9
 800623c:	080062a9 	.word	0x080062a9
 8006240:	080062a9 	.word	0x080062a9
 8006244:	080062a9 	.word	0x080062a9
 8006248:	080062a9 	.word	0x080062a9
 800624c:	080062a9 	.word	0x080062a9
 8006250:	080062a9 	.word	0x080062a9
 8006254:	08006299 	.word	0x08006299
 8006258:	080062a9 	.word	0x080062a9
 800625c:	080062a9 	.word	0x080062a9
 8006260:	080062a9 	.word	0x080062a9
 8006264:	080062a9 	.word	0x080062a9
 8006268:	080062a9 	.word	0x080062a9
 800626c:	080062a9 	.word	0x080062a9
 8006270:	080062a9 	.word	0x080062a9
 8006274:	080062a1 	.word	0x080062a1
 8006278:	2301      	movs	r3, #1
 800627a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800627e:	e0bc      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006280:	2304      	movs	r3, #4
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e0b8      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006288:	2308      	movs	r3, #8
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800628e:	e0b4      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006290:	2310      	movs	r3, #16
 8006292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006296:	e0b0      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006298:	2320      	movs	r3, #32
 800629a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800629e:	e0ac      	b.n	80063fa <UART_SetConfig+0x5a6>
 80062a0:	2340      	movs	r3, #64	@ 0x40
 80062a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a6:	e0a8      	b.n	80063fa <UART_SetConfig+0x5a6>
 80062a8:	2380      	movs	r3, #128	@ 0x80
 80062aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ae:	e0a4      	b.n	80063fa <UART_SetConfig+0x5a6>
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a8f      	ldr	r2, [pc, #572]	@ (80064f4 <UART_SetConfig+0x6a0>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d130      	bne.n	800631c <UART_SetConfig+0x4c8>
 80062ba:	4b8d      	ldr	r3, [pc, #564]	@ (80064f0 <UART_SetConfig+0x69c>)
 80062bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062be:	f003 0307 	and.w	r3, r3, #7
 80062c2:	2b05      	cmp	r3, #5
 80062c4:	d826      	bhi.n	8006314 <UART_SetConfig+0x4c0>
 80062c6:	a201      	add	r2, pc, #4	@ (adr r2, 80062cc <UART_SetConfig+0x478>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	080062e5 	.word	0x080062e5
 80062d0:	080062ed 	.word	0x080062ed
 80062d4:	080062f5 	.word	0x080062f5
 80062d8:	080062fd 	.word	0x080062fd
 80062dc:	08006305 	.word	0x08006305
 80062e0:	0800630d 	.word	0x0800630d
 80062e4:	2300      	movs	r3, #0
 80062e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ea:	e086      	b.n	80063fa <UART_SetConfig+0x5a6>
 80062ec:	2304      	movs	r3, #4
 80062ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f2:	e082      	b.n	80063fa <UART_SetConfig+0x5a6>
 80062f4:	2308      	movs	r3, #8
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fa:	e07e      	b.n	80063fa <UART_SetConfig+0x5a6>
 80062fc:	2310      	movs	r3, #16
 80062fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006302:	e07a      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006304:	2320      	movs	r3, #32
 8006306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630a:	e076      	b.n	80063fa <UART_SetConfig+0x5a6>
 800630c:	2340      	movs	r3, #64	@ 0x40
 800630e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006312:	e072      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006314:	2380      	movs	r3, #128	@ 0x80
 8006316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631a:	e06e      	b.n	80063fa <UART_SetConfig+0x5a6>
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a75      	ldr	r2, [pc, #468]	@ (80064f8 <UART_SetConfig+0x6a4>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d130      	bne.n	8006388 <UART_SetConfig+0x534>
 8006326:	4b72      	ldr	r3, [pc, #456]	@ (80064f0 <UART_SetConfig+0x69c>)
 8006328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632a:	f003 0307 	and.w	r3, r3, #7
 800632e:	2b05      	cmp	r3, #5
 8006330:	d826      	bhi.n	8006380 <UART_SetConfig+0x52c>
 8006332:	a201      	add	r2, pc, #4	@ (adr r2, 8006338 <UART_SetConfig+0x4e4>)
 8006334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006338:	08006351 	.word	0x08006351
 800633c:	08006359 	.word	0x08006359
 8006340:	08006361 	.word	0x08006361
 8006344:	08006369 	.word	0x08006369
 8006348:	08006371 	.word	0x08006371
 800634c:	08006379 	.word	0x08006379
 8006350:	2300      	movs	r3, #0
 8006352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006356:	e050      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006358:	2304      	movs	r3, #4
 800635a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800635e:	e04c      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006360:	2308      	movs	r3, #8
 8006362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006366:	e048      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006368:	2310      	movs	r3, #16
 800636a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800636e:	e044      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006370:	2320      	movs	r3, #32
 8006372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006376:	e040      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006378:	2340      	movs	r3, #64	@ 0x40
 800637a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637e:	e03c      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006380:	2380      	movs	r3, #128	@ 0x80
 8006382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006386:	e038      	b.n	80063fa <UART_SetConfig+0x5a6>
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a5b      	ldr	r2, [pc, #364]	@ (80064fc <UART_SetConfig+0x6a8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d130      	bne.n	80063f4 <UART_SetConfig+0x5a0>
 8006392:	4b57      	ldr	r3, [pc, #348]	@ (80064f0 <UART_SetConfig+0x69c>)
 8006394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006396:	f003 0307 	and.w	r3, r3, #7
 800639a:	2b05      	cmp	r3, #5
 800639c:	d826      	bhi.n	80063ec <UART_SetConfig+0x598>
 800639e:	a201      	add	r2, pc, #4	@ (adr r2, 80063a4 <UART_SetConfig+0x550>)
 80063a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a4:	080063bd 	.word	0x080063bd
 80063a8:	080063c5 	.word	0x080063c5
 80063ac:	080063cd 	.word	0x080063cd
 80063b0:	080063d5 	.word	0x080063d5
 80063b4:	080063dd 	.word	0x080063dd
 80063b8:	080063e5 	.word	0x080063e5
 80063bc:	2302      	movs	r3, #2
 80063be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063c2:	e01a      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063c4:	2304      	movs	r3, #4
 80063c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ca:	e016      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063cc:	2308      	movs	r3, #8
 80063ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063d2:	e012      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063d4:	2310      	movs	r3, #16
 80063d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063da:	e00e      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063dc:	2320      	movs	r3, #32
 80063de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063e2:	e00a      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063e4:	2340      	movs	r3, #64	@ 0x40
 80063e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ea:	e006      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063ec:	2380      	movs	r3, #128	@ 0x80
 80063ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063f2:	e002      	b.n	80063fa <UART_SetConfig+0x5a6>
 80063f4:	2380      	movs	r3, #128	@ 0x80
 80063f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a3f      	ldr	r2, [pc, #252]	@ (80064fc <UART_SetConfig+0x6a8>)
 8006400:	4293      	cmp	r3, r2
 8006402:	f040 80f8 	bne.w	80065f6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006406:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800640a:	2b20      	cmp	r3, #32
 800640c:	dc46      	bgt.n	800649c <UART_SetConfig+0x648>
 800640e:	2b02      	cmp	r3, #2
 8006410:	f2c0 8082 	blt.w	8006518 <UART_SetConfig+0x6c4>
 8006414:	3b02      	subs	r3, #2
 8006416:	2b1e      	cmp	r3, #30
 8006418:	d87e      	bhi.n	8006518 <UART_SetConfig+0x6c4>
 800641a:	a201      	add	r2, pc, #4	@ (adr r2, 8006420 <UART_SetConfig+0x5cc>)
 800641c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006420:	080064a3 	.word	0x080064a3
 8006424:	08006519 	.word	0x08006519
 8006428:	080064ab 	.word	0x080064ab
 800642c:	08006519 	.word	0x08006519
 8006430:	08006519 	.word	0x08006519
 8006434:	08006519 	.word	0x08006519
 8006438:	080064bb 	.word	0x080064bb
 800643c:	08006519 	.word	0x08006519
 8006440:	08006519 	.word	0x08006519
 8006444:	08006519 	.word	0x08006519
 8006448:	08006519 	.word	0x08006519
 800644c:	08006519 	.word	0x08006519
 8006450:	08006519 	.word	0x08006519
 8006454:	08006519 	.word	0x08006519
 8006458:	080064cb 	.word	0x080064cb
 800645c:	08006519 	.word	0x08006519
 8006460:	08006519 	.word	0x08006519
 8006464:	08006519 	.word	0x08006519
 8006468:	08006519 	.word	0x08006519
 800646c:	08006519 	.word	0x08006519
 8006470:	08006519 	.word	0x08006519
 8006474:	08006519 	.word	0x08006519
 8006478:	08006519 	.word	0x08006519
 800647c:	08006519 	.word	0x08006519
 8006480:	08006519 	.word	0x08006519
 8006484:	08006519 	.word	0x08006519
 8006488:	08006519 	.word	0x08006519
 800648c:	08006519 	.word	0x08006519
 8006490:	08006519 	.word	0x08006519
 8006494:	08006519 	.word	0x08006519
 8006498:	0800650b 	.word	0x0800650b
 800649c:	2b40      	cmp	r3, #64	@ 0x40
 800649e:	d037      	beq.n	8006510 <UART_SetConfig+0x6bc>
 80064a0:	e03a      	b.n	8006518 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80064a2:	f7fe f8d7 	bl	8004654 <HAL_RCCEx_GetD3PCLK1Freq>
 80064a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064a8:	e03c      	b.n	8006524 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7fe f8e6 	bl	8004680 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064b8:	e034      	b.n	8006524 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064ba:	f107 0318 	add.w	r3, r7, #24
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fe fa32 	bl	8004928 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064c8:	e02c      	b.n	8006524 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064ca:	4b09      	ldr	r3, [pc, #36]	@ (80064f0 <UART_SetConfig+0x69c>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d016      	beq.n	8006504 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064d6:	4b06      	ldr	r3, [pc, #24]	@ (80064f0 <UART_SetConfig+0x69c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	08db      	lsrs	r3, r3, #3
 80064dc:	f003 0303 	and.w	r3, r3, #3
 80064e0:	4a07      	ldr	r2, [pc, #28]	@ (8006500 <UART_SetConfig+0x6ac>)
 80064e2:	fa22 f303 	lsr.w	r3, r2, r3
 80064e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80064e8:	e01c      	b.n	8006524 <UART_SetConfig+0x6d0>
 80064ea:	bf00      	nop
 80064ec:	40011400 	.word	0x40011400
 80064f0:	58024400 	.word	0x58024400
 80064f4:	40007800 	.word	0x40007800
 80064f8:	40007c00 	.word	0x40007c00
 80064fc:	58000c00 	.word	0x58000c00
 8006500:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006504:	4b9d      	ldr	r3, [pc, #628]	@ (800677c <UART_SetConfig+0x928>)
 8006506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006508:	e00c      	b.n	8006524 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800650a:	4b9d      	ldr	r3, [pc, #628]	@ (8006780 <UART_SetConfig+0x92c>)
 800650c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800650e:	e009      	b.n	8006524 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006510:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006516:	e005      	b.n	8006524 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006518:	2300      	movs	r3, #0
 800651a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006522:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 81de 	beq.w	80068e8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006530:	4a94      	ldr	r2, [pc, #592]	@ (8006784 <UART_SetConfig+0x930>)
 8006532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006536:	461a      	mov	r2, r3
 8006538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800653a:	fbb3 f3f2 	udiv	r3, r3, r2
 800653e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	4613      	mov	r3, r2
 8006546:	005b      	lsls	r3, r3, #1
 8006548:	4413      	add	r3, r2
 800654a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800654c:	429a      	cmp	r2, r3
 800654e:	d305      	bcc.n	800655c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006558:	429a      	cmp	r2, r3
 800655a:	d903      	bls.n	8006564 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006562:	e1c1      	b.n	80068e8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006566:	2200      	movs	r2, #0
 8006568:	60bb      	str	r3, [r7, #8]
 800656a:	60fa      	str	r2, [r7, #12]
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006570:	4a84      	ldr	r2, [pc, #528]	@ (8006784 <UART_SetConfig+0x930>)
 8006572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006576:	b29b      	uxth	r3, r3
 8006578:	2200      	movs	r2, #0
 800657a:	603b      	str	r3, [r7, #0]
 800657c:	607a      	str	r2, [r7, #4]
 800657e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006582:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006586:	f7f9 fea7 	bl	80002d8 <__aeabi_uldivmod>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4610      	mov	r0, r2
 8006590:	4619      	mov	r1, r3
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	020b      	lsls	r3, r1, #8
 800659c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80065a0:	0202      	lsls	r2, r0, #8
 80065a2:	6979      	ldr	r1, [r7, #20]
 80065a4:	6849      	ldr	r1, [r1, #4]
 80065a6:	0849      	lsrs	r1, r1, #1
 80065a8:	2000      	movs	r0, #0
 80065aa:	460c      	mov	r4, r1
 80065ac:	4605      	mov	r5, r0
 80065ae:	eb12 0804 	adds.w	r8, r2, r4
 80065b2:	eb43 0905 	adc.w	r9, r3, r5
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	469a      	mov	sl, r3
 80065be:	4693      	mov	fp, r2
 80065c0:	4652      	mov	r2, sl
 80065c2:	465b      	mov	r3, fp
 80065c4:	4640      	mov	r0, r8
 80065c6:	4649      	mov	r1, r9
 80065c8:	f7f9 fe86 	bl	80002d8 <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4613      	mov	r3, r2
 80065d2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065da:	d308      	bcc.n	80065ee <UART_SetConfig+0x79a>
 80065dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065e2:	d204      	bcs.n	80065ee <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80065ea:	60da      	str	r2, [r3, #12]
 80065ec:	e17c      	b.n	80068e8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80065f4:	e178      	b.n	80068e8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065fe:	f040 80c5 	bne.w	800678c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006602:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006606:	2b20      	cmp	r3, #32
 8006608:	dc48      	bgt.n	800669c <UART_SetConfig+0x848>
 800660a:	2b00      	cmp	r3, #0
 800660c:	db7b      	blt.n	8006706 <UART_SetConfig+0x8b2>
 800660e:	2b20      	cmp	r3, #32
 8006610:	d879      	bhi.n	8006706 <UART_SetConfig+0x8b2>
 8006612:	a201      	add	r2, pc, #4	@ (adr r2, 8006618 <UART_SetConfig+0x7c4>)
 8006614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006618:	080066a3 	.word	0x080066a3
 800661c:	080066ab 	.word	0x080066ab
 8006620:	08006707 	.word	0x08006707
 8006624:	08006707 	.word	0x08006707
 8006628:	080066b3 	.word	0x080066b3
 800662c:	08006707 	.word	0x08006707
 8006630:	08006707 	.word	0x08006707
 8006634:	08006707 	.word	0x08006707
 8006638:	080066c3 	.word	0x080066c3
 800663c:	08006707 	.word	0x08006707
 8006640:	08006707 	.word	0x08006707
 8006644:	08006707 	.word	0x08006707
 8006648:	08006707 	.word	0x08006707
 800664c:	08006707 	.word	0x08006707
 8006650:	08006707 	.word	0x08006707
 8006654:	08006707 	.word	0x08006707
 8006658:	080066d3 	.word	0x080066d3
 800665c:	08006707 	.word	0x08006707
 8006660:	08006707 	.word	0x08006707
 8006664:	08006707 	.word	0x08006707
 8006668:	08006707 	.word	0x08006707
 800666c:	08006707 	.word	0x08006707
 8006670:	08006707 	.word	0x08006707
 8006674:	08006707 	.word	0x08006707
 8006678:	08006707 	.word	0x08006707
 800667c:	08006707 	.word	0x08006707
 8006680:	08006707 	.word	0x08006707
 8006684:	08006707 	.word	0x08006707
 8006688:	08006707 	.word	0x08006707
 800668c:	08006707 	.word	0x08006707
 8006690:	08006707 	.word	0x08006707
 8006694:	08006707 	.word	0x08006707
 8006698:	080066f9 	.word	0x080066f9
 800669c:	2b40      	cmp	r3, #64	@ 0x40
 800669e:	d02e      	beq.n	80066fe <UART_SetConfig+0x8aa>
 80066a0:	e031      	b.n	8006706 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066a2:	f7fc fda1 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 80066a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80066a8:	e033      	b.n	8006712 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066aa:	f7fc fdb3 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 80066ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80066b0:	e02f      	b.n	8006712 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7fd ffe2 	bl	8004680 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80066bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066c0:	e027      	b.n	8006712 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066c2:	f107 0318 	add.w	r3, r7, #24
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fe f92e 	bl	8004928 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066d0:	e01f      	b.n	8006712 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066d2:	4b2d      	ldr	r3, [pc, #180]	@ (8006788 <UART_SetConfig+0x934>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0320 	and.w	r3, r3, #32
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d009      	beq.n	80066f2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80066de:	4b2a      	ldr	r3, [pc, #168]	@ (8006788 <UART_SetConfig+0x934>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	08db      	lsrs	r3, r3, #3
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	4a24      	ldr	r2, [pc, #144]	@ (800677c <UART_SetConfig+0x928>)
 80066ea:	fa22 f303 	lsr.w	r3, r2, r3
 80066ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80066f0:	e00f      	b.n	8006712 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80066f2:	4b22      	ldr	r3, [pc, #136]	@ (800677c <UART_SetConfig+0x928>)
 80066f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066f6:	e00c      	b.n	8006712 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80066f8:	4b21      	ldr	r3, [pc, #132]	@ (8006780 <UART_SetConfig+0x92c>)
 80066fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066fc:	e009      	b.n	8006712 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006704:	e005      	b.n	8006712 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006710:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 80e7 	beq.w	80068e8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671e:	4a19      	ldr	r2, [pc, #100]	@ (8006784 <UART_SetConfig+0x930>)
 8006720:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006724:	461a      	mov	r2, r3
 8006726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006728:	fbb3 f3f2 	udiv	r3, r3, r2
 800672c:	005a      	lsls	r2, r3, #1
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	085b      	lsrs	r3, r3, #1
 8006734:	441a      	add	r2, r3
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	fbb2 f3f3 	udiv	r3, r2, r3
 800673e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006742:	2b0f      	cmp	r3, #15
 8006744:	d916      	bls.n	8006774 <UART_SetConfig+0x920>
 8006746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800674c:	d212      	bcs.n	8006774 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800674e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006750:	b29b      	uxth	r3, r3
 8006752:	f023 030f 	bic.w	r3, r3, #15
 8006756:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675a:	085b      	lsrs	r3, r3, #1
 800675c:	b29b      	uxth	r3, r3
 800675e:	f003 0307 	and.w	r3, r3, #7
 8006762:	b29a      	uxth	r2, r3
 8006764:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006766:	4313      	orrs	r3, r2
 8006768:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006770:	60da      	str	r2, [r3, #12]
 8006772:	e0b9      	b.n	80068e8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800677a:	e0b5      	b.n	80068e8 <UART_SetConfig+0xa94>
 800677c:	03d09000 	.word	0x03d09000
 8006780:	003d0900 	.word	0x003d0900
 8006784:	08007df4 	.word	0x08007df4
 8006788:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800678c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006790:	2b20      	cmp	r3, #32
 8006792:	dc49      	bgt.n	8006828 <UART_SetConfig+0x9d4>
 8006794:	2b00      	cmp	r3, #0
 8006796:	db7c      	blt.n	8006892 <UART_SetConfig+0xa3e>
 8006798:	2b20      	cmp	r3, #32
 800679a:	d87a      	bhi.n	8006892 <UART_SetConfig+0xa3e>
 800679c:	a201      	add	r2, pc, #4	@ (adr r2, 80067a4 <UART_SetConfig+0x950>)
 800679e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a2:	bf00      	nop
 80067a4:	0800682f 	.word	0x0800682f
 80067a8:	08006837 	.word	0x08006837
 80067ac:	08006893 	.word	0x08006893
 80067b0:	08006893 	.word	0x08006893
 80067b4:	0800683f 	.word	0x0800683f
 80067b8:	08006893 	.word	0x08006893
 80067bc:	08006893 	.word	0x08006893
 80067c0:	08006893 	.word	0x08006893
 80067c4:	0800684f 	.word	0x0800684f
 80067c8:	08006893 	.word	0x08006893
 80067cc:	08006893 	.word	0x08006893
 80067d0:	08006893 	.word	0x08006893
 80067d4:	08006893 	.word	0x08006893
 80067d8:	08006893 	.word	0x08006893
 80067dc:	08006893 	.word	0x08006893
 80067e0:	08006893 	.word	0x08006893
 80067e4:	0800685f 	.word	0x0800685f
 80067e8:	08006893 	.word	0x08006893
 80067ec:	08006893 	.word	0x08006893
 80067f0:	08006893 	.word	0x08006893
 80067f4:	08006893 	.word	0x08006893
 80067f8:	08006893 	.word	0x08006893
 80067fc:	08006893 	.word	0x08006893
 8006800:	08006893 	.word	0x08006893
 8006804:	08006893 	.word	0x08006893
 8006808:	08006893 	.word	0x08006893
 800680c:	08006893 	.word	0x08006893
 8006810:	08006893 	.word	0x08006893
 8006814:	08006893 	.word	0x08006893
 8006818:	08006893 	.word	0x08006893
 800681c:	08006893 	.word	0x08006893
 8006820:	08006893 	.word	0x08006893
 8006824:	08006885 	.word	0x08006885
 8006828:	2b40      	cmp	r3, #64	@ 0x40
 800682a:	d02e      	beq.n	800688a <UART_SetConfig+0xa36>
 800682c:	e031      	b.n	8006892 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800682e:	f7fc fcdb 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 8006832:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006834:	e033      	b.n	800689e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006836:	f7fc fced 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 800683a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800683c:	e02f      	b.n	800689e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800683e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006842:	4618      	mov	r0, r3
 8006844:	f7fd ff1c 	bl	8004680 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800684c:	e027      	b.n	800689e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800684e:	f107 0318 	add.w	r3, r7, #24
 8006852:	4618      	mov	r0, r3
 8006854:	f7fe f868 	bl	8004928 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800685c:	e01f      	b.n	800689e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800685e:	4b2d      	ldr	r3, [pc, #180]	@ (8006914 <UART_SetConfig+0xac0>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b00      	cmp	r3, #0
 8006868:	d009      	beq.n	800687e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800686a:	4b2a      	ldr	r3, [pc, #168]	@ (8006914 <UART_SetConfig+0xac0>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	08db      	lsrs	r3, r3, #3
 8006870:	f003 0303 	and.w	r3, r3, #3
 8006874:	4a28      	ldr	r2, [pc, #160]	@ (8006918 <UART_SetConfig+0xac4>)
 8006876:	fa22 f303 	lsr.w	r3, r2, r3
 800687a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800687c:	e00f      	b.n	800689e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800687e:	4b26      	ldr	r3, [pc, #152]	@ (8006918 <UART_SetConfig+0xac4>)
 8006880:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006882:	e00c      	b.n	800689e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006884:	4b25      	ldr	r3, [pc, #148]	@ (800691c <UART_SetConfig+0xac8>)
 8006886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006888:	e009      	b.n	800689e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800688a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800688e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006890:	e005      	b.n	800689e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006892:	2300      	movs	r3, #0
 8006894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800689c:	bf00      	nop
    }

    if (pclk != 0U)
 800689e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d021      	beq.n	80068e8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006920 <UART_SetConfig+0xacc>)
 80068aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068ae:	461a      	mov	r2, r3
 80068b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	085b      	lsrs	r3, r3, #1
 80068bc:	441a      	add	r2, r3
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ca:	2b0f      	cmp	r3, #15
 80068cc:	d909      	bls.n	80068e2 <UART_SetConfig+0xa8e>
 80068ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d4:	d205      	bcs.n	80068e2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d8:	b29a      	uxth	r2, r3
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	60da      	str	r2, [r3, #12]
 80068e0:	e002      	b.n	80068e8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	2200      	movs	r2, #0
 80068fc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2200      	movs	r2, #0
 8006902:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006904:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006908:	4618      	mov	r0, r3
 800690a:	3748      	adds	r7, #72	@ 0x48
 800690c:	46bd      	mov	sp, r7
 800690e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006912:	bf00      	nop
 8006914:	58024400 	.word	0x58024400
 8006918:	03d09000 	.word	0x03d09000
 800691c:	003d0900 	.word	0x003d0900
 8006920:	08007df4 	.word	0x08007df4

08006924 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006930:	f003 0308 	and.w	r3, r3, #8
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00a      	beq.n	800694e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	430a      	orrs	r2, r1
 800694c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00a      	beq.n	8006970 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	430a      	orrs	r2, r1
 800696e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006974:	f003 0302 	and.w	r3, r3, #2
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00a      	beq.n	8006992 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	430a      	orrs	r2, r1
 8006990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006996:	f003 0304 	and.w	r3, r3, #4
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00a      	beq.n	80069b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	430a      	orrs	r2, r1
 80069b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b8:	f003 0310 	and.w	r3, r3, #16
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00a      	beq.n	80069d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069da:	f003 0320 	and.w	r3, r3, #32
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00a      	beq.n	80069f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d01a      	beq.n	8006a3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	430a      	orrs	r2, r1
 8006a18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a22:	d10a      	bne.n	8006a3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	430a      	orrs	r2, r1
 8006a38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00a      	beq.n	8006a5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	430a      	orrs	r2, r1
 8006a5a:	605a      	str	r2, [r3, #4]
  }
}
 8006a5c:	bf00      	nop
 8006a5e:	370c      	adds	r7, #12
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b098      	sub	sp, #96	@ 0x60
 8006a6c:	af02      	add	r7, sp, #8
 8006a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a78:	f7fa faf4 	bl	8001064 <HAL_GetTick>
 8006a7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0308 	and.w	r3, r3, #8
 8006a88:	2b08      	cmp	r3, #8
 8006a8a:	d12f      	bne.n	8006aec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a90:	9300      	str	r3, [sp, #0]
 8006a92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a94:	2200      	movs	r2, #0
 8006a96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f000 f88e 	bl	8006bbc <UART_WaitOnFlagUntilTimeout>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d022      	beq.n	8006aec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ab6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aba:	653b      	str	r3, [r7, #80]	@ 0x50
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ac4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ac6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006aca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e6      	bne.n	8006aa6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2220      	movs	r2, #32
 8006adc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e063      	b.n	8006bb4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0304 	and.w	r3, r3, #4
 8006af6:	2b04      	cmp	r3, #4
 8006af8:	d149      	bne.n	8006b8e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006afa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b02:	2200      	movs	r2, #0
 8006b04:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f857 	bl	8006bbc <UART_WaitOnFlagUntilTimeout>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d03c      	beq.n	8006b8e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1c:	e853 3f00 	ldrex	r3, [r3]
 8006b20:	623b      	str	r3, [r7, #32]
   return(result);
 8006b22:	6a3b      	ldr	r3, [r7, #32]
 8006b24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b32:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b34:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b3a:	e841 2300 	strex	r3, r2, [r1]
 8006b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1e6      	bne.n	8006b14 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	e853 3f00 	ldrex	r3, [r3]
 8006b54:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f023 0301 	bic.w	r3, r3, #1
 8006b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3308      	adds	r3, #8
 8006b64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b66:	61fa      	str	r2, [r7, #28]
 8006b68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6a:	69b9      	ldr	r1, [r7, #24]
 8006b6c:	69fa      	ldr	r2, [r7, #28]
 8006b6e:	e841 2300 	strex	r3, r2, [r1]
 8006b72:	617b      	str	r3, [r7, #20]
   return(result);
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1e5      	bne.n	8006b46 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2220      	movs	r2, #32
 8006b7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e012      	b.n	8006bb4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2220      	movs	r2, #32
 8006b92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3758      	adds	r7, #88	@ 0x58
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	603b      	str	r3, [r7, #0]
 8006bc8:	4613      	mov	r3, r2
 8006bca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bcc:	e04f      	b.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd4:	d04b      	beq.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bd6:	f7fa fa45 	bl	8001064 <HAL_GetTick>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d302      	bcc.n	8006bec <UART_WaitOnFlagUntilTimeout+0x30>
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d101      	bne.n	8006bf0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e04e      	b.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0304 	and.w	r3, r3, #4
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d037      	beq.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b80      	cmp	r3, #128	@ 0x80
 8006c02:	d034      	beq.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b40      	cmp	r3, #64	@ 0x40
 8006c08:	d031      	beq.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	69db      	ldr	r3, [r3, #28]
 8006c10:	f003 0308 	and.w	r3, r3, #8
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	d110      	bne.n	8006c3a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2208      	movs	r2, #8
 8006c1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 f95b 	bl	8006edc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2208      	movs	r2, #8
 8006c2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e029      	b.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c48:	d111      	bne.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f000 f941 	bl	8006edc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e00f      	b.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	69da      	ldr	r2, [r3, #28]
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	4013      	ands	r3, r2
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	bf0c      	ite	eq
 8006c7e:	2301      	moveq	r3, #1
 8006c80:	2300      	movne	r3, #0
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	461a      	mov	r2, r3
 8006c86:	79fb      	ldrb	r3, [r7, #7]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d0a0      	beq.n	8006bce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
	...

08006c98 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b0a3      	sub	sp, #140	@ 0x8c
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	88fa      	ldrh	r2, [r7, #6]
 8006cb0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	88fa      	ldrh	r2, [r7, #6]
 8006cb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cca:	d10e      	bne.n	8006cea <UART_Start_Receive_IT+0x52>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d105      	bne.n	8006ce0 <UART_Start_Receive_IT+0x48>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006cda:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006cde:	e02d      	b.n	8006d3c <UART_Start_Receive_IT+0xa4>
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	22ff      	movs	r2, #255	@ 0xff
 8006ce4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ce8:	e028      	b.n	8006d3c <UART_Start_Receive_IT+0xa4>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d10d      	bne.n	8006d0e <UART_Start_Receive_IT+0x76>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d104      	bne.n	8006d04 <UART_Start_Receive_IT+0x6c>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	22ff      	movs	r2, #255	@ 0xff
 8006cfe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d02:	e01b      	b.n	8006d3c <UART_Start_Receive_IT+0xa4>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	227f      	movs	r2, #127	@ 0x7f
 8006d08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d0c:	e016      	b.n	8006d3c <UART_Start_Receive_IT+0xa4>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d16:	d10d      	bne.n	8006d34 <UART_Start_Receive_IT+0x9c>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d104      	bne.n	8006d2a <UART_Start_Receive_IT+0x92>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	227f      	movs	r2, #127	@ 0x7f
 8006d24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d28:	e008      	b.n	8006d3c <UART_Start_Receive_IT+0xa4>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	223f      	movs	r2, #63	@ 0x3f
 8006d2e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d32:	e003      	b.n	8006d3c <UART_Start_Receive_IT+0xa4>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2222      	movs	r2, #34	@ 0x22
 8006d48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3308      	adds	r3, #8
 8006d52:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d56:	e853 3f00 	ldrex	r3, [r3]
 8006d5a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006d5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d5e:	f043 0301 	orr.w	r3, r3, #1
 8006d62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3308      	adds	r3, #8
 8006d6c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006d70:	673a      	str	r2, [r7, #112]	@ 0x70
 8006d72:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006d76:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006d7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e3      	bne.n	8006d4c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d8c:	d14f      	bne.n	8006e2e <UART_Start_Receive_IT+0x196>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006d94:	88fa      	ldrh	r2, [r7, #6]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d349      	bcc.n	8006e2e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006da2:	d107      	bne.n	8006db4 <UART_Start_Receive_IT+0x11c>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d103      	bne.n	8006db4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	4a47      	ldr	r2, [pc, #284]	@ (8006ecc <UART_Start_Receive_IT+0x234>)
 8006db0:	675a      	str	r2, [r3, #116]	@ 0x74
 8006db2:	e002      	b.n	8006dba <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	4a46      	ldr	r2, [pc, #280]	@ (8006ed0 <UART_Start_Receive_IT+0x238>)
 8006db8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d01a      	beq.n	8006df8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dca:	e853 3f00 	ldrex	r3, [r3]
 8006dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006dd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dd6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	461a      	mov	r2, r3
 8006de0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006de6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006dea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006dec:	e841 2300 	strex	r3, r2, [r1]
 8006df0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1e4      	bne.n	8006dc2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e02:	e853 3f00 	ldrex	r3, [r3]
 8006e06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3308      	adds	r3, #8
 8006e16:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006e18:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006e1a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e20:	e841 2300 	strex	r3, r2, [r1]
 8006e24:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006e26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1e5      	bne.n	8006df8 <UART_Start_Receive_IT+0x160>
 8006e2c:	e046      	b.n	8006ebc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e36:	d107      	bne.n	8006e48 <UART_Start_Receive_IT+0x1b0>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d103      	bne.n	8006e48 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4a24      	ldr	r2, [pc, #144]	@ (8006ed4 <UART_Start_Receive_IT+0x23c>)
 8006e44:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e46:	e002      	b.n	8006e4e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	4a23      	ldr	r2, [pc, #140]	@ (8006ed8 <UART_Start_Receive_IT+0x240>)
 8006e4c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d019      	beq.n	8006e8a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e66:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006e6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	461a      	mov	r2, r3
 8006e72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e76:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e7c:	e841 2300 	strex	r3, r2, [r1]
 8006e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1e6      	bne.n	8006e56 <UART_Start_Receive_IT+0x1be>
 8006e88:	e018      	b.n	8006ebc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	e853 3f00 	ldrex	r3, [r3]
 8006e96:	613b      	str	r3, [r7, #16]
   return(result);
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	f043 0320 	orr.w	r3, r3, #32
 8006e9e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ea8:	623b      	str	r3, [r7, #32]
 8006eaa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	69f9      	ldr	r1, [r7, #28]
 8006eae:	6a3a      	ldr	r2, [r7, #32]
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e6      	bne.n	8006e8a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	378c      	adds	r7, #140	@ 0x8c
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	080076f9 	.word	0x080076f9
 8006ed0:	08007395 	.word	0x08007395
 8006ed4:	080071dd 	.word	0x080071dd
 8006ed8:	08007025 	.word	0x08007025

08006edc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b095      	sub	sp, #84	@ 0x54
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eec:	e853 3f00 	ldrex	r3, [r3]
 8006ef0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f02:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1e6      	bne.n	8006ee4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	3308      	adds	r3, #8
 8006f1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	e853 3f00 	ldrex	r3, [r3]
 8006f24:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f26:	69fa      	ldr	r2, [r7, #28]
 8006f28:	4b1e      	ldr	r3, [pc, #120]	@ (8006fa4 <UART_EndRxTransfer+0xc8>)
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	3308      	adds	r3, #8
 8006f34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f3e:	e841 2300 	strex	r3, r2, [r1]
 8006f42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d1e5      	bne.n	8006f16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d118      	bne.n	8006f84 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	e853 3f00 	ldrex	r3, [r3]
 8006f5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f023 0310 	bic.w	r3, r3, #16
 8006f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f74:	6979      	ldr	r1, [r7, #20]
 8006f76:	69ba      	ldr	r2, [r7, #24]
 8006f78:	e841 2300 	strex	r3, r2, [r1]
 8006f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1e6      	bne.n	8006f52 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2220      	movs	r2, #32
 8006f88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006f98:	bf00      	nop
 8006f9a:	3754      	adds	r7, #84	@ 0x54
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr
 8006fa4:	effffffe 	.word	0xeffffffe

08006fa8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fbe:	68f8      	ldr	r0, [r7, #12]
 8006fc0:	f7fe ff32 	bl	8005e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fc4:	bf00      	nop
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b088      	sub	sp, #32
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fe8:	61fb      	str	r3, [r7, #28]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	61bb      	str	r3, [r7, #24]
 8006ff4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	6979      	ldr	r1, [r7, #20]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e6      	bne.n	8006fd4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2220      	movs	r2, #32
 800700a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f7fe fefd 	bl	8005e14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800701a:	bf00      	nop
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
	...

08007024 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b09c      	sub	sp, #112	@ 0x70
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007032:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800703c:	2b22      	cmp	r3, #34	@ 0x22
 800703e:	f040 80be 	bne.w	80071be <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007048:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800704c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007050:	b2d9      	uxtb	r1, r3
 8007052:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007056:	b2da      	uxtb	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705c:	400a      	ands	r2, r1
 800705e:	b2d2      	uxtb	r2, r2
 8007060:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007066:	1c5a      	adds	r2, r3, #1
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007084:	b29b      	uxth	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	f040 80a1 	bne.w	80071ce <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007094:	e853 3f00 	ldrex	r3, [r3]
 8007098:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800709a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800709c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070b2:	e841 2300 	strex	r3, r2, [r1]
 80070b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1e6      	bne.n	800708c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3308      	adds	r3, #8
 80070c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c8:	e853 3f00 	ldrex	r3, [r3]
 80070cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070d0:	f023 0301 	bic.w	r3, r3, #1
 80070d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3308      	adds	r3, #8
 80070dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80070de:	647a      	str	r2, [r7, #68]	@ 0x44
 80070e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070e6:	e841 2300 	strex	r3, r2, [r1]
 80070ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1e5      	bne.n	80070be <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a33      	ldr	r2, [pc, #204]	@ (80071d8 <UART_RxISR_8BIT+0x1b4>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d01f      	beq.n	8007150 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d018      	beq.n	8007150 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	623b      	str	r3, [r7, #32]
   return(result);
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007132:	663b      	str	r3, [r7, #96]	@ 0x60
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	461a      	mov	r2, r3
 800713a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800713c:	633b      	str	r3, [r7, #48]	@ 0x30
 800713e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007140:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007144:	e841 2300 	strex	r3, r2, [r1]
 8007148:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800714a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1e6      	bne.n	800711e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007154:	2b01      	cmp	r3, #1
 8007156:	d12e      	bne.n	80071b6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	e853 3f00 	ldrex	r3, [r3]
 800716a:	60fb      	str	r3, [r7, #12]
   return(result);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f023 0310 	bic.w	r3, r3, #16
 8007172:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	461a      	mov	r2, r3
 800717a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800717c:	61fb      	str	r3, [r7, #28]
 800717e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007180:	69b9      	ldr	r1, [r7, #24]
 8007182:	69fa      	ldr	r2, [r7, #28]
 8007184:	e841 2300 	strex	r3, r2, [r1]
 8007188:	617b      	str	r3, [r7, #20]
   return(result);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1e6      	bne.n	800715e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	69db      	ldr	r3, [r3, #28]
 8007196:	f003 0310 	and.w	r3, r3, #16
 800719a:	2b10      	cmp	r3, #16
 800719c:	d103      	bne.n	80071a6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2210      	movs	r2, #16
 80071a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80071ac:	4619      	mov	r1, r3
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f7fe fe44 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071b4:	e00b      	b.n	80071ce <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7f9 fa24 	bl	8000604 <HAL_UART_RxCpltCallback>
}
 80071bc:	e007      	b.n	80071ce <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	699a      	ldr	r2, [r3, #24]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f042 0208 	orr.w	r2, r2, #8
 80071cc:	619a      	str	r2, [r3, #24]
}
 80071ce:	bf00      	nop
 80071d0:	3770      	adds	r7, #112	@ 0x70
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	58000c00 	.word	0x58000c00

080071dc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b09c      	sub	sp, #112	@ 0x70
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80071ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071f4:	2b22      	cmp	r3, #34	@ 0x22
 80071f6:	f040 80be 	bne.w	8007376 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007200:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007208:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800720a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800720e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007212:	4013      	ands	r3, r2
 8007214:	b29a      	uxth	r2, r3
 8007216:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007218:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800721e:	1c9a      	adds	r2, r3, #2
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800722a:	b29b      	uxth	r3, r3
 800722c:	3b01      	subs	r3, #1
 800722e:	b29a      	uxth	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800723c:	b29b      	uxth	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	f040 80a1 	bne.w	8007386 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800724c:	e853 3f00 	ldrex	r3, [r3]
 8007250:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007254:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007258:	667b      	str	r3, [r7, #100]	@ 0x64
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007262:	657b      	str	r3, [r7, #84]	@ 0x54
 8007264:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007268:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007270:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e6      	bne.n	8007244 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3308      	adds	r3, #8
 800727c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007280:	e853 3f00 	ldrex	r3, [r3]
 8007284:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007288:	f023 0301 	bic.w	r3, r3, #1
 800728c:	663b      	str	r3, [r7, #96]	@ 0x60
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3308      	adds	r3, #8
 8007294:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007296:	643a      	str	r2, [r7, #64]	@ 0x40
 8007298:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800729c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1e5      	bne.n	8007276 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2220      	movs	r2, #32
 80072ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a33      	ldr	r2, [pc, #204]	@ (8007390 <UART_RxISR_16BIT+0x1b4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d01f      	beq.n	8007308 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d018      	beq.n	8007308 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072dc:	6a3b      	ldr	r3, [r7, #32]
 80072de:	e853 3f00 	ldrex	r3, [r3]
 80072e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	461a      	mov	r2, r3
 80072f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072fc:	e841 2300 	strex	r3, r2, [r1]
 8007300:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1e6      	bne.n	80072d6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800730c:	2b01      	cmp	r3, #1
 800730e:	d12e      	bne.n	800736e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2200      	movs	r2, #0
 8007314:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	e853 3f00 	ldrex	r3, [r3]
 8007322:	60bb      	str	r3, [r7, #8]
   return(result);
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f023 0310 	bic.w	r3, r3, #16
 800732a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	461a      	mov	r2, r3
 8007332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007334:	61bb      	str	r3, [r7, #24]
 8007336:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	6979      	ldr	r1, [r7, #20]
 800733a:	69ba      	ldr	r2, [r7, #24]
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	613b      	str	r3, [r7, #16]
   return(result);
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e6      	bne.n	8007316 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	69db      	ldr	r3, [r3, #28]
 800734e:	f003 0310 	and.w	r3, r3, #16
 8007352:	2b10      	cmp	r3, #16
 8007354:	d103      	bne.n	800735e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2210      	movs	r2, #16
 800735c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007364:	4619      	mov	r1, r3
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fe fd68 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800736c:	e00b      	b.n	8007386 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7f9 f948 	bl	8000604 <HAL_UART_RxCpltCallback>
}
 8007374:	e007      	b.n	8007386 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	699a      	ldr	r2, [r3, #24]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f042 0208 	orr.w	r2, r2, #8
 8007384:	619a      	str	r2, [r3, #24]
}
 8007386:	bf00      	nop
 8007388:	3770      	adds	r7, #112	@ 0x70
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	58000c00 	.word	0x58000c00

08007394 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b0ac      	sub	sp, #176	@ 0xb0
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80073a2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073ca:	2b22      	cmp	r3, #34	@ 0x22
 80073cc:	f040 8181 	bne.w	80076d2 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80073d6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80073da:	e124      	b.n	8007626 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80073e6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80073ea:	b2d9      	uxtb	r1, r3
 80073ec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80073f0:	b2da      	uxtb	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f6:	400a      	ands	r2, r1
 80073f8:	b2d2      	uxtb	r2, r2
 80073fa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007400:	1c5a      	adds	r2, r3, #1
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800740c:	b29b      	uxth	r3, r3
 800740e:	3b01      	subs	r3, #1
 8007410:	b29a      	uxth	r2, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	69db      	ldr	r3, [r3, #28]
 800741e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	2b00      	cmp	r3, #0
 800742c:	d053      	beq.n	80074d6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800742e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b00      	cmp	r3, #0
 8007438:	d011      	beq.n	800745e <UART_RxISR_8BIT_FIFOEN+0xca>
 800743a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800743e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00b      	beq.n	800745e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2201      	movs	r2, #1
 800744c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007454:	f043 0201 	orr.w	r2, r3, #1
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800745e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d011      	beq.n	800748e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800746a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00b      	beq.n	800748e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2202      	movs	r2, #2
 800747c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007484:	f043 0204 	orr.w	r2, r3, #4
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800748e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007492:	f003 0304 	and.w	r3, r3, #4
 8007496:	2b00      	cmp	r3, #0
 8007498:	d011      	beq.n	80074be <UART_RxISR_8BIT_FIFOEN+0x12a>
 800749a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00b      	beq.n	80074be <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2204      	movs	r2, #4
 80074ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074b4:	f043 0202 	orr.w	r2, r3, #2
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d006      	beq.n	80074d6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f7fe fcad 	bl	8005e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074dc:	b29b      	uxth	r3, r3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f040 80a1 	bne.w	8007626 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074ec:	e853 3f00 	ldrex	r3, [r3]
 80074f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80074f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	461a      	mov	r2, r3
 8007502:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007506:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007508:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800750c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007514:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e4      	bne.n	80074e4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3308      	adds	r3, #8
 8007520:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800752a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800752c:	4b6f      	ldr	r3, [pc, #444]	@ (80076ec <UART_RxISR_8BIT_FIFOEN+0x358>)
 800752e:	4013      	ands	r3, r2
 8007530:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3308      	adds	r3, #8
 800753a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800753e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007540:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007544:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800754c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e3      	bne.n	800751a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a61      	ldr	r2, [pc, #388]	@ (80076f0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d021      	beq.n	80075b4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d01a      	beq.n	80075b4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800758c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800758e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007592:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	461a      	mov	r2, r3
 800759c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80075a2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80075a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80075a8:	e841 2300 	strex	r3, r2, [r1]
 80075ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80075ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1e4      	bne.n	800757e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d130      	bne.n	800761e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ca:	e853 3f00 	ldrex	r3, [r3]
 80075ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d2:	f023 0310 	bic.w	r3, r3, #16
 80075d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	461a      	mov	r2, r3
 80075e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80075e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075ec:	e841 2300 	strex	r3, r2, [r1]
 80075f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d1e4      	bne.n	80075c2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	f003 0310 	and.w	r3, r3, #16
 8007602:	2b10      	cmp	r3, #16
 8007604:	d103      	bne.n	800760e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2210      	movs	r2, #16
 800760c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007614:	4619      	mov	r1, r3
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7fe fc10 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800761c:	e00e      	b.n	800763c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7f8 fff0 	bl	8000604 <HAL_UART_RxCpltCallback>
        break;
 8007624:	e00a      	b.n	800763c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007626:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800762a:	2b00      	cmp	r3, #0
 800762c:	d006      	beq.n	800763c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800762e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007632:	f003 0320 	and.w	r3, r3, #32
 8007636:	2b00      	cmp	r3, #0
 8007638:	f47f aed0 	bne.w	80073dc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007642:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007646:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800764a:	2b00      	cmp	r3, #0
 800764c:	d049      	beq.n	80076e2 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007654:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007658:	429a      	cmp	r2, r3
 800765a:	d242      	bcs.n	80076e2 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3308      	adds	r3, #8
 8007662:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	e853 3f00 	ldrex	r3, [r3]
 800766a:	61fb      	str	r3, [r7, #28]
   return(result);
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007672:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3308      	adds	r3, #8
 800767c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007680:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007682:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007686:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e3      	bne.n	800765c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a17      	ldr	r2, [pc, #92]	@ (80076f4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007698:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	e853 3f00 	ldrex	r3, [r3]
 80076a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f043 0320 	orr.w	r3, r3, #32
 80076ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80076bc:	61bb      	str	r3, [r7, #24]
 80076be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c0:	6979      	ldr	r1, [r7, #20]
 80076c2:	69ba      	ldr	r2, [r7, #24]
 80076c4:	e841 2300 	strex	r3, r2, [r1]
 80076c8:	613b      	str	r3, [r7, #16]
   return(result);
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1e4      	bne.n	800769a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076d0:	e007      	b.n	80076e2 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	699a      	ldr	r2, [r3, #24]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f042 0208 	orr.w	r2, r2, #8
 80076e0:	619a      	str	r2, [r3, #24]
}
 80076e2:	bf00      	nop
 80076e4:	37b0      	adds	r7, #176	@ 0xb0
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	effffffe 	.word	0xeffffffe
 80076f0:	58000c00 	.word	0x58000c00
 80076f4:	08007025 	.word	0x08007025

080076f8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b0ae      	sub	sp, #184	@ 0xb8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007706:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69db      	ldr	r3, [r3, #28]
 8007710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800772e:	2b22      	cmp	r3, #34	@ 0x22
 8007730:	f040 8185 	bne.w	8007a3e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800773a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800773e:	e128      	b.n	8007992 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007746:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800774e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007752:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007756:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800775a:	4013      	ands	r3, r2
 800775c:	b29a      	uxth	r2, r3
 800775e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007762:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007768:	1c9a      	adds	r2, r3, #2
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007774:	b29b      	uxth	r3, r3
 8007776:	3b01      	subs	r3, #1
 8007778:	b29a      	uxth	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800778a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	2b00      	cmp	r3, #0
 8007794:	d053      	beq.n	800783e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007796:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d011      	beq.n	80077c6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80077a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00b      	beq.n	80077c6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	2201      	movs	r2, #1
 80077b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077bc:	f043 0201 	orr.w	r2, r3, #1
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077ca:	f003 0302 	and.w	r3, r3, #2
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d011      	beq.n	80077f6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80077d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00b      	beq.n	80077f6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2202      	movs	r2, #2
 80077e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077ec:	f043 0204 	orr.w	r2, r3, #4
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d011      	beq.n	8007826 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007802:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00b      	beq.n	8007826 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2204      	movs	r2, #4
 8007814:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800781c:	f043 0202 	orr.w	r2, r3, #2
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800782c:	2b00      	cmp	r3, #0
 800782e:	d006      	beq.n	800783e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f7fe faf9 	bl	8005e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007844:	b29b      	uxth	r3, r3
 8007846:	2b00      	cmp	r3, #0
 8007848:	f040 80a3 	bne.w	8007992 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007852:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007854:	e853 3f00 	ldrex	r3, [r3]
 8007858:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800785a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800785c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007860:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	461a      	mov	r2, r3
 800786a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800786e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007872:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007874:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007876:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800787a:	e841 2300 	strex	r3, r2, [r1]
 800787e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007880:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007882:	2b00      	cmp	r3, #0
 8007884:	d1e2      	bne.n	800784c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	3308      	adds	r3, #8
 800788c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007890:	e853 3f00 	ldrex	r3, [r3]
 8007894:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007896:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007898:	4b6f      	ldr	r3, [pc, #444]	@ (8007a58 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800789a:	4013      	ands	r3, r2
 800789c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3308      	adds	r3, #8
 80078a6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80078aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80078ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80078b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80078b2:	e841 2300 	strex	r3, r2, [r1]
 80078b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80078b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e3      	bne.n	8007886 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2220      	movs	r2, #32
 80078c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a61      	ldr	r2, [pc, #388]	@ (8007a5c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d021      	beq.n	8007920 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d01a      	beq.n	8007920 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80078fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800790c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800790e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007910:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007912:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007914:	e841 2300 	strex	r3, r2, [r1]
 8007918:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800791a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1e4      	bne.n	80078ea <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007924:	2b01      	cmp	r3, #1
 8007926:	d130      	bne.n	800798a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007936:	e853 3f00 	ldrex	r3, [r3]
 800793a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800793c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800793e:	f023 0310 	bic.w	r3, r3, #16
 8007942:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	461a      	mov	r2, r3
 800794c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007950:	647b      	str	r3, [r7, #68]	@ 0x44
 8007952:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007954:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007956:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007958:	e841 2300 	strex	r3, r2, [r1]
 800795c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800795e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007960:	2b00      	cmp	r3, #0
 8007962:	d1e4      	bne.n	800792e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	69db      	ldr	r3, [r3, #28]
 800796a:	f003 0310 	and.w	r3, r3, #16
 800796e:	2b10      	cmp	r3, #16
 8007970:	d103      	bne.n	800797a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2210      	movs	r2, #16
 8007978:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007980:	4619      	mov	r1, r3
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7fe fa5a 	bl	8005e3c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007988:	e00e      	b.n	80079a8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7f8 fe3a 	bl	8000604 <HAL_UART_RxCpltCallback>
        break;
 8007990:	e00a      	b.n	80079a8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007992:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007996:	2b00      	cmp	r3, #0
 8007998:	d006      	beq.n	80079a8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800799a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800799e:	f003 0320 	and.w	r3, r3, #32
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f47f aecc 	bne.w	8007740 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80079ae:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80079b2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d049      	beq.n	8007a4e <UART_RxISR_16BIT_FIFOEN+0x356>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80079c0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d242      	bcs.n	8007a4e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	3308      	adds	r3, #8
 80079ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d2:	e853 3f00 	ldrex	r3, [r3]
 80079d6:	623b      	str	r3, [r7, #32]
   return(result);
 80079d8:	6a3b      	ldr	r3, [r7, #32]
 80079da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	3308      	adds	r3, #8
 80079e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80079ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80079ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079f4:	e841 2300 	strex	r3, r2, [r1]
 80079f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1e3      	bne.n	80079c8 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a17      	ldr	r2, [pc, #92]	@ (8007a60 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007a04:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	e853 3f00 	ldrex	r3, [r3]
 8007a12:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f043 0320 	orr.w	r3, r3, #32
 8007a1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	461a      	mov	r2, r3
 8007a24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a28:	61fb      	str	r3, [r7, #28]
 8007a2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2c:	69b9      	ldr	r1, [r7, #24]
 8007a2e:	69fa      	ldr	r2, [r7, #28]
 8007a30:	e841 2300 	strex	r3, r2, [r1]
 8007a34:	617b      	str	r3, [r7, #20]
   return(result);
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1e4      	bne.n	8007a06 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a3c:	e007      	b.n	8007a4e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	699a      	ldr	r2, [r3, #24]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0208 	orr.w	r2, r2, #8
 8007a4c:	619a      	str	r2, [r3, #24]
}
 8007a4e:	bf00      	nop
 8007a50:	37b8      	adds	r7, #184	@ 0xb8
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	effffffe 	.word	0xeffffffe
 8007a5c:	58000c00 	.word	0x58000c00
 8007a60:	080071dd 	.word	0x080071dd

08007a64 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007a6c:	bf00      	nop
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b085      	sub	sp, #20
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e027      	b.n	8007b06 <HAL_UARTEx_DisableFifoMode+0x66>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2224      	movs	r2, #36	@ 0x24
 8007ac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f022 0201 	bic.w	r2, r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007ae4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2220      	movs	r2, #32
 8007af8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b084      	sub	sp, #16
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d101      	bne.n	8007b2a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b26:	2302      	movs	r3, #2
 8007b28:	e02d      	b.n	8007b86 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2224      	movs	r2, #36	@ 0x24
 8007b36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 0201 	bic.w	r2, r2, #1
 8007b50:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 f850 	bl	8007c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3710      	adds	r7, #16
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b084      	sub	sp, #16
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
 8007b96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d101      	bne.n	8007ba6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007ba2:	2302      	movs	r3, #2
 8007ba4:	e02d      	b.n	8007c02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2224      	movs	r2, #36	@ 0x24
 8007bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f022 0201 	bic.w	r2, r2, #1
 8007bcc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f812 	bl	8007c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3710      	adds	r7, #16
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
	...

08007c0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d108      	bne.n	8007c2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c2c:	e031      	b.n	8007c92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c2e:	2310      	movs	r3, #16
 8007c30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c32:	2310      	movs	r3, #16
 8007c34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	0e5b      	lsrs	r3, r3, #25
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	0f5b      	lsrs	r3, r3, #29
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	f003 0307 	and.w	r3, r3, #7
 8007c54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	7b3a      	ldrb	r2, [r7, #12]
 8007c5a:	4911      	ldr	r1, [pc, #68]	@ (8007ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8007c5c:	5c8a      	ldrb	r2, [r1, r2]
 8007c5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c62:	7b3a      	ldrb	r2, [r7, #12]
 8007c64:	490f      	ldr	r1, [pc, #60]	@ (8007ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8007c66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c6c:	b29a      	uxth	r2, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c74:	7bfb      	ldrb	r3, [r7, #15]
 8007c76:	7b7a      	ldrb	r2, [r7, #13]
 8007c78:	4909      	ldr	r1, [pc, #36]	@ (8007ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8007c7a:	5c8a      	ldrb	r2, [r1, r2]
 8007c7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c80:	7b7a      	ldrb	r2, [r7, #13]
 8007c82:	4908      	ldr	r1, [pc, #32]	@ (8007ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8007c84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c86:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007c92:	bf00      	nop
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	08007e0c 	.word	0x08007e0c
 8007ca4:	08007e14 	.word	0x08007e14

08007ca8 <memset>:
 8007ca8:	4402      	add	r2, r0
 8007caa:	4603      	mov	r3, r0
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d100      	bne.n	8007cb2 <memset+0xa>
 8007cb0:	4770      	bx	lr
 8007cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8007cb6:	e7f9      	b.n	8007cac <memset+0x4>

08007cb8 <strstr>:
 8007cb8:	780a      	ldrb	r2, [r1, #0]
 8007cba:	b570      	push	{r4, r5, r6, lr}
 8007cbc:	b96a      	cbnz	r2, 8007cda <strstr+0x22>
 8007cbe:	bd70      	pop	{r4, r5, r6, pc}
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d109      	bne.n	8007cd8 <strstr+0x20>
 8007cc4:	460c      	mov	r4, r1
 8007cc6:	4605      	mov	r5, r0
 8007cc8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d0f6      	beq.n	8007cbe <strstr+0x6>
 8007cd0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007cd4:	429e      	cmp	r6, r3
 8007cd6:	d0f7      	beq.n	8007cc8 <strstr+0x10>
 8007cd8:	3001      	adds	r0, #1
 8007cda:	7803      	ldrb	r3, [r0, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1ef      	bne.n	8007cc0 <strstr+0x8>
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	e7ec      	b.n	8007cbe <strstr+0x6>

08007ce4 <__libc_init_array>:
 8007ce4:	b570      	push	{r4, r5, r6, lr}
 8007ce6:	4d0d      	ldr	r5, [pc, #52]	@ (8007d1c <__libc_init_array+0x38>)
 8007ce8:	4c0d      	ldr	r4, [pc, #52]	@ (8007d20 <__libc_init_array+0x3c>)
 8007cea:	1b64      	subs	r4, r4, r5
 8007cec:	10a4      	asrs	r4, r4, #2
 8007cee:	2600      	movs	r6, #0
 8007cf0:	42a6      	cmp	r6, r4
 8007cf2:	d109      	bne.n	8007d08 <__libc_init_array+0x24>
 8007cf4:	4d0b      	ldr	r5, [pc, #44]	@ (8007d24 <__libc_init_array+0x40>)
 8007cf6:	4c0c      	ldr	r4, [pc, #48]	@ (8007d28 <__libc_init_array+0x44>)
 8007cf8:	f000 f826 	bl	8007d48 <_init>
 8007cfc:	1b64      	subs	r4, r4, r5
 8007cfe:	10a4      	asrs	r4, r4, #2
 8007d00:	2600      	movs	r6, #0
 8007d02:	42a6      	cmp	r6, r4
 8007d04:	d105      	bne.n	8007d12 <__libc_init_array+0x2e>
 8007d06:	bd70      	pop	{r4, r5, r6, pc}
 8007d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d0c:	4798      	blx	r3
 8007d0e:	3601      	adds	r6, #1
 8007d10:	e7ee      	b.n	8007cf0 <__libc_init_array+0xc>
 8007d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d16:	4798      	blx	r3
 8007d18:	3601      	adds	r6, #1
 8007d1a:	e7f2      	b.n	8007d02 <__libc_init_array+0x1e>
 8007d1c:	08007e24 	.word	0x08007e24
 8007d20:	08007e24 	.word	0x08007e24
 8007d24:	08007e24 	.word	0x08007e24
 8007d28:	08007e28 	.word	0x08007e28

08007d2c <memcpy>:
 8007d2c:	440a      	add	r2, r1
 8007d2e:	4291      	cmp	r1, r2
 8007d30:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d34:	d100      	bne.n	8007d38 <memcpy+0xc>
 8007d36:	4770      	bx	lr
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d42:	4291      	cmp	r1, r2
 8007d44:	d1f9      	bne.n	8007d3a <memcpy+0xe>
 8007d46:	bd10      	pop	{r4, pc}

08007d48 <_init>:
 8007d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d4a:	bf00      	nop
 8007d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d4e:	bc08      	pop	{r3}
 8007d50:	469e      	mov	lr, r3
 8007d52:	4770      	bx	lr

08007d54 <_fini>:
 8007d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d56:	bf00      	nop
 8007d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d5a:	bc08      	pop	{r3}
 8007d5c:	469e      	mov	lr, r3
 8007d5e:	4770      	bx	lr
