<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MCRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MCRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::MCRegisterInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MCRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MCRegisterInfo__inherit__graph.png" border="0" usemap="#allvm_1_1MCRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1MCRegisterInfo_inherit__map" id="allvm_1_1MCRegisterInfo_inherit__map">
<area shape="rect" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="13,5,158,31"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="5,79,166,105"/>
<area shape="poly" title=" " alt="" coords="88,46,88,79,83,79,83,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html" title="DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...">DiffListIterator</a> - Base iterator class that can traverse the differentially encoded register and regunit lists in DiffLists.  <a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html" title="DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...">DwarfLLVMRegPair</a> - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary search.  <a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward iterator using <a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html" title="DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...">DiffListIterator</a>.  <a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward iterator over all sub-registers.  <a href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward iterator over all super-registers.  <a href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html" title="SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid...">SubRegCoveredBits</a> - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid.  <a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a2e6b96b6675dc76cace9e66fe7a5d829" id="r_a2e6b96b6675dc76cace9e66fe7a5d829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td></tr>
<tr class="separator:a2e6b96b6675dc76cace9e66fe7a5d829"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa750be4b9c4dfa40f2fbe9c9cd03c1e0" id="r_aa750be4b9c4dfa40f2fbe9c9cd03c1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa750be4b9c4dfa40f2fbe9c9cd03c1e0">subregs</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa750be4b9c4dfa40f2fbe9c9cd03c1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub-registers of <code>Reg</code>, excluding <code>Reg</code>.  <br /></td></tr>
<tr class="separator:aa750be4b9c4dfa40f2fbe9c9cd03c1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5f3fac76d8f30e98971966ebf905cb" id="r_aad5f3fac76d8f30e98971966ebf905cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad5f3fac76d8f30e98971966ebf905cb">subregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad5f3fac76d8f30e98971966ebf905cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub-registers of <code>Reg</code>, including <code>Reg</code>.  <br /></td></tr>
<tr class="separator:aad5f3fac76d8f30e98971966ebf905cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5ad0bf09ed708c3f0b83bc44f92b4" id="r_a9ae5ad0bf09ed708c3f0b83bc44f92b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ae5ad0bf09ed708c3f0b83bc44f92b4">superregs</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ae5ad0bf09ed708c3f0b83bc44f92b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all super-registers of <code>Reg</code>, excluding <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a9ae5ad0bf09ed708c3f0b83bc44f92b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35575d3f594f9e4392931b1f9f9fc738" id="r_a35575d3f594f9e4392931b1f9f9fc738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35575d3f594f9e4392931b1f9f9fc738">superregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35575d3f594f9e4392931b1f9f9fc738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all super-registers of <code>Reg</code>, including <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a35575d3f594f9e4392931b1f9f9fc738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee3cb943205ae266b64d0748ad221e4" id="r_acee3cb943205ae266b64d0748ad221e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1detail_1_1concat__range.html">detail::concat_range</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acee3cb943205ae266b64d0748ad221e4">sub_and_superregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acee3cb943205ae266b64d0748ad221e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub- and super-registers of <code>Reg</code>, including <code>Reg</code>.  <br /></td></tr>
<tr class="separator:acee3cb943205ae266b64d0748ad221e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989859615fcb74989b4f978c4d227a03" id="r_a989859615fcb74989b4f978c4d227a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *<a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="classunsigned.html">unsigned</a> NR, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="el" href="classunsigned.html">unsigned</a> PC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>(*<a class="el" href="classllvm_1_1ilist__node__impl.html">RURoots</a>)[2], <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NRU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">RUMS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Strings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">ClassStrings</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SubIndices</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumIndices</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SubIdxRanges</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *RET)</td></tr>
<tr class="memdesc:a989859615fcb74989b4f978c4d227a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines.  <br /></td></tr>
<tr class="separator:a989859615fcb74989b4f978c4d227a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471" id="r_ab7c254cf3539a51c7d3170e13e84e471"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isEH</a>)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping.  <br /></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644" id="r_a1b44c113e5e36696965e0a8e237d8644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isEH</a>)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping.  <br /></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08a70c5c39a83a86528e4cd6ef66a16" id="r_ad08a70c5c39a83a86528e4cd6ef66a16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LLVMReg</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">SEHReg</a>)</td></tr>
<tr class="memdesc:ad08a70c5c39a83a86528e4cd6ef66a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.  <br /></td></tr>
<tr class="separator:ad08a70c5c39a83a86528e4cd6ef66a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3e8d277800ba2430072436f053ab3d" id="r_a5b3e8d277800ba2430072436f053ab3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LLVMReg</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">CVReg</a>)</td></tr>
<tr class="separator:a5b3e8d277800ba2430072436f053ab3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154e99ffe7d9b27b2eafc9901779d05e" id="r_a154e99ffe7d9b27b2eafc9901779d05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a154e99ffe7d9b27b2eafc9901779d05e">getRARegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a154e99ffe7d9b27b2eafc9901779d05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <br /></td></tr>
<tr class="separator:a154e99ffe7d9b27b2eafc9901779d05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab4a7380910579b6946391cc8a7f77f" id="r_a1ab4a7380910579b6946391cc8a7f77f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1ab4a7380910579b6946391cc8a7f77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <br /></td></tr>
<tr class="separator:a1ab4a7380910579b6946391cc8a7f77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af796a997b3073ba21fe956ab864b8e90" id="r_af796a997b3073ba21fe956ab864b8e90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af796a997b3073ba21fe956ab864b8e90">operator[]</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af796a997b3073ba21fe956ab864b8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d66bb4e5f574204a42c906e13ad1f5" id="r_a45d66bb4e5f574204a42c906e13ad1f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45d66bb4e5f574204a42c906e13ad1f5">get</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a45d66bb4e5f574204a42c906e13ad1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <br /></td></tr>
<tr class="separator:a45d66bb4e5f574204a42c906e13ad1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ba9f77f723402ff1e1f6d8ac0e3b36" id="r_ae3ba9f77f723402ff1e1f6d8ac0e3b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3ba9f77f723402ff1e1f6d8ac0e3b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo.  <br /></td></tr>
<tr class="separator:ae3ba9f77f723402ff1e1f6d8ac0e3b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2168c5f22e98b5c471060a3dfc1ec0db" id="r_a2168c5f22e98b5c471060a3dfc1ec0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2168c5f22e98b5c471060a3dfc1ec0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <br /></td></tr>
<tr class="separator:a2168c5f22e98b5c471060a3dfc1ec0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c943894d8d91dead449b33a77981c5" id="r_ab2c943894d8d91dead449b33a77981c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SubRegNo</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2c943894d8d91dead449b33a77981c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first.  <br /></td></tr>
<tr class="separator:ab2c943894d8d91dead449b33a77981c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a07fa5d83bbdde00209bd67ca61999d" id="r_a0a07fa5d83bbdde00209bd67ca61999d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a07fa5d83bbdde00209bd67ca61999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index.  <br /></td></tr>
<tr class="separator:a0a07fa5d83bbdde00209bd67ca61999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f8fcf4162523b2f9ff357da46b4555" id="r_ab5f8fcf4162523b2f9ff357da46b4555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5f8fcf4162523b2f9ff357da46b4555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index.  <br /></td></tr>
<tr class="separator:ab5f8fcf4162523b2f9ff357da46b4555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c68e39a0c971dae8d761c7aabfdf35" id="r_a72c68e39a0c971dae8d761c7aabfdf35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72c68e39a0c971dae8d761c7aabfdf35">getName</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a72c68e39a0c971dae8d761c7aabfdf35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <br /></td></tr>
<tr class="separator:a72c68e39a0c971dae8d761c7aabfdf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af946f316ed42f8b5eb99735a3b587ab5" id="r_af946f316ed42f8b5eb99735a3b587ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af946f316ed42f8b5eb99735a3b587ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <br /></td></tr>
<tr class="separator:af946f316ed42f8b5eb99735a3b587ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04922e6bf2f754ccfad845d7a0ec00a0" id="r_a04922e6bf2f754ccfad845d7a0ec00a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target.  <br /></td></tr>
<tr class="separator:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0e50e50918b2c91b99e1188d41c901" id="r_a1c0e50e50918b2c91b99e1188d41c901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1c0e50e50918b2c91b99e1188d41c901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target.  <br /></td></tr>
<tr class="separator:a1c0e50e50918b2c91b99e1188d41c901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a20b56d95a9020588d573b6f7340cd5" id="r_a0a20b56d95a9020588d573b6f7340cd5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isEH</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a20b56d95a9020588d573b6f7340cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number.  <br /></td></tr>
<tr class="separator:a0a20b56d95a9020588d573b6f7340cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6863a6cf044cf795af9f4790f09739" id="r_acc6863a6cf044cf795af9f4790f09739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc6863a6cf044cf795af9f4790f09739">getLLVMRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isEH</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc6863a6cf044cf795af9f4790f09739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <br /></td></tr>
<tr class="separator:acc6863a6cf044cf795af9f4790f09739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6dc3f465720612c785613e7a03a87" id="r_a82c6dc3f465720612c785613e7a03a87"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82c6dc3f465720612c785613e7a03a87">getDwarfRegNumFromDwarfEHRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82c6dc3f465720612c785613e7a03a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target EH register number to an equivalent DWARF register number.  <br /></td></tr>
<tr class="separator:a82c6dc3f465720612c785613e7a03a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4f0d89d23611afff28a9b3a347cbfa" id="r_a5a4f0d89d23611afff28a9b3a347cbfa"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a4f0d89d23611afff28a9b3a347cbfa">getSEHRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a4f0d89d23611afff28a9b3a347cbfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number.  <br /></td></tr>
<tr class="separator:a5a4f0d89d23611afff28a9b3a347cbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c99afffac12a059636852d1d05f8e8" id="r_a31c99afffac12a059636852d1d05f8e8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31c99afffac12a059636852d1d05f8e8">getCodeViewRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a31c99afffac12a059636852d1d05f8e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent CodeView register number.  <br /></td></tr>
<tr class="separator:a31c99afffac12a059636852d1d05f8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412da2ed683a7a3f9e888178753ee200" id="r_a412da2ed683a7a3f9e888178753ee200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a412da2ed683a7a3f9e888178753ee200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adcc58c9411eebe3577d71087f9efc3" id="r_a1adcc58c9411eebe3577d71087f9efc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1adcc58c9411eebe3577d71087f9efc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cec2db86fe526dfbe229a598ea82e1b" id="r_a3cec2db86fe526dfbe229a598ea82e1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cec2db86fe526dfbe229a598ea82e1b">regclasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3cec2db86fe526dfbe229a598ea82e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11124059eb4728d5aa71cbff07e9f178" id="r_a11124059eb4728d5aa71cbff07e9f178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a11124059eb4728d5aa71cbff07e9f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae179799df1c5f01dc1c55e7ff4868743" id="r_ae179799df1c5f01dc1c55e7ff4868743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">i</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae179799df1c5f01dc1c55e7ff4868743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value.  <br /></td></tr>
<tr class="separator:ae179799df1c5f01dc1c55e7ff4868743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e43db4fcb1d498e1b95b7b8210ebc7" id="r_a79e43db4fcb1d498e1b95b7b8210ebc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79e43db4fcb1d498e1b95b7b8210ebc7">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Class) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a79e43db4fcb1d498e1b95b7b8210ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce9439c5f364d8b85930e0ee689bbb8" id="r_a8ce9439c5f364d8b85930e0ee689bbb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ce9439c5f364d8b85930e0ee689bbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <br /></td></tr>
<tr class="separator:a8ce9439c5f364d8b85930e0ee689bbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b138b96791a09a0d9b9c77f0fb6e85" id="r_a97b138b96791a09a0d9b9c77f0fb6e85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegA</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a97b138b96791a09a0d9b9c77f0fb6e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <br /></td></tr>
<tr class="separator:a97b138b96791a09a0d9b9c77f0fb6e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e1321ecb267615f4f4be14b92cf03a" id="r_ab8e1321ecb267615f4f4be14b92cf03a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegA</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab8e1321ecb267615f4f4be14b92cf03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <br /></td></tr>
<tr class="separator:ab8e1321ecb267615f4f4be14b92cf03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ea214c523615af8b7c8c6547ef59de" id="r_ac5ea214c523615af8b7c8c6547ef59de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegA</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac5ea214c523615af8b7c8c6547ef59de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <br /></td></tr>
<tr class="separator:ac5ea214c523615af8b7c8c6547ef59de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10add2603cf9d4706e64a3605783b764" id="r_a10add2603cf9d4706e64a3605783b764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegA</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a10add2603cf9d4706e64a3605783b764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <br /></td></tr>
<tr class="separator:a10add2603cf9d4706e64a3605783b764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973016c591557c107018a0e6478b30a9" id="r_a973016c591557c107018a0e6478b30a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegA</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a973016c591557c107018a0e6478b30a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA.  <br /></td></tr>
<tr class="separator:a973016c591557c107018a0e6478b30a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="friends" name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a7aba84294411bec516c4f99c2743d8aa" id="r_a7aba84294411bec516c4f99c2743d8aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">class</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a></td></tr>
<tr class="separator:a7aba84294411bec516c4f99c2743d8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c2775d1a263919820806bca50c085" id="r_afa6c2775d1a263919820806bca50c085"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">class</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa6c2775d1a263919820806bca50c085">MCSubRegIndexIterator</a></td></tr>
<tr class="separator:afa6c2775d1a263919820806bca50c085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98195db99f78cd46313e0de07882b7bb" id="r_a98195db99f78cd46313e0de07882b7bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">class</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a></td></tr>
<tr class="separator:a98195db99f78cd46313e0de07882b7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa5f1dcfe0ac250e2c0f285517494f" id="r_acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">class</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a></td></tr>
<tr class="separator:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe231cee5e487fcce3d3735523e0069" id="r_aafe231cee5e487fcce3d3735523e0069"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">class</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafe231cee5e487fcce3d3735523e0069">MCRegUnitMaskIterator</a></td></tr>
<tr class="separator:aafe231cee5e487fcce3d3735523e0069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871e5c4479bde111063c92656dadf3cb" id="r_a871e5c4479bde111063c92656dadf3cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">class</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a871e5c4479bde111063c92656dadf3cb">MCRegUnitRootIterator</a></td></tr>
<tr class="separator:a871e5c4479bde111063c92656dadf3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. </p>
<p>As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor.</p>
<p>Note this class is designed to be a base class of <a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a>, which is the interface used by codegen. However, specific targets <em>should never</em> specialize this class. <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> should only contain getters to access TableGen generated physical register data. It must not be extended with virtual methods. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00128">128</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a2e6b96b6675dc76cace9e66fe7a5d829" name="a2e6b96b6675dc76cace9e66fe7a5d829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6b96b6675dc76cace9e66fe7a5d829">&#9670;&#160;</a></span>regclass_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">llvm::MCRegisterInfo::regclass_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00130">130</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a45d66bb4e5f574204a42c906e13ad1f5" name="a45d66bb4e5f574204a42c906e13ad1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d66bb4e5f574204a42c906e13ad1f5">&#9670;&#160;</a></span>get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp; llvm::MCRegisterInfo::get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNo</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provide a get method, equivalent to [], but more useful with a pointer to this object. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00447">447</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00439">operator[]()</a>.</p>

<p class="reference">Referenced by <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00191">llvm::TargetMachine::getMCRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00478">getName()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">getSubRegIndex()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00676">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00707">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00607">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00589">llvm::MCSubRegIterator::MCSubRegIterator()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00638">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>.</p>

</div>
</div>
<a id="a31c99afffac12a059636852d1d05f8e8" name="a31c99afffac12a059636852d1d05f8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c99afffac12a059636852d1d05f8e8">&#9670;&#160;</a></span>getCodeViewRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getCodeViewRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNum</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent CodeView register number. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00115">115</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00478">getName()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00484">getNumRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="a0a20b56d95a9020588d573b6f7340cd5" name="a0a20b56d95a9020588d573b6f7340cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a20b56d95a9020588d573b6f7340cd5">&#9670;&#160;</a></span>getDwarfRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getDwarfRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNum</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isEH</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent dwarf register number. </p>
<p>Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00068">68</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8cpp_source.html#l00095">getDwarfRegNumFromDwarfEHRegNum()</a>.</p>

</div>
</div>
<a id="a82c6dc3f465720612c785613e7a03a87" name="a82c6dc3f465720612c785613e7a03a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c6dc3f465720612c785613e7a03a87">&#9670;&#160;</a></span>getDwarfRegNumFromDwarfEHRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegNum</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target EH register number to an equivalent DWARF register number. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00095">95</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8cpp_source.html#l00068">getDwarfRegNum()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00081">getLLVMRegNum()</a>.</p>

</div>
</div>
<a id="a8ce9439c5f364d8b85930e0ee689bbb8" name="a8ce9439c5f364d8b85930e0ee689bbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce9439c5f364d8b85930e0ee689bbb8">&#9670;&#160;</a></span>getEncodingValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint16__t.html">uint16_t</a> llvm::MCRegisterInfo::getEncodingValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNo</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the encoding for RegNo. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00546">546</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00350">llvm::PPCMCCodeEmitter::get_crbitm_encoding()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00375">llvm::PPCMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="HexagonMCCodeEmitter_8cpp_source.html#l00713">llvm::HexagonMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00321">llvm::PPCMCCodeEmitter::getTLSRegEncoding()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="PPCInstPrinter_8cpp_source.html#l00573">llvm::PPCInstPrinter::printOperand()</a>, and <a class="el" href="AArch64ExternalSymbolizer_8cpp_source.html#l00059">llvm::AArch64ExternalSymbolizer::tryAddingSymbolicOperand()</a>.</p>

</div>
</div>
<a id="acc6863a6cf044cf795af9f4790f09739" name="acc6863a6cf044cf795af9f4790f09739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6863a6cf044cf795af9f4790f09739">&#9670;&#160;</a></span>getLLVMRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; MCRegisterInfo::getLLVMRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegNum</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isEH</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a dwarf register back to a target register. </p>
<p>Returns None is there is no mapping. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00081">81</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMAsmBackend_8cpp_source.html#l01100">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00095">getDwarfRegNumFromDwarfEHRegNum()</a>.</p>

</div>
</div>
<a id="a2168c5f22e98b5c471060a3dfc1ec0db" name="a2168c5f22e98b5c471060a3dfc1ec0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2168c5f22e98b5c471060a3dfc1ec0db">&#9670;&#160;</a></span>getMatchingSuperReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> MCRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00024">24</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">getSubReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00529">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00091">llvm::ARMInstPrinter::printInst()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01271">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a id="a72c68e39a0c971dae8d761c7aabfdf35" name="a72c68e39a0c971dae8d761c7aabfdf35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c68e39a0c971dae8d761c7aabfdf35">&#9670;&#160;</a></span>getName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * llvm::MCRegisterInfo::getName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNo</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified physical register. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00478">478</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00447">get()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00099">llvm::MCRegisterDesc::Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterFile_8cpp_source.html#l00147">llvm::mca::RegisterFile::addRegisterWrite()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00475">llvm::mca::RegisterFile::dump()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01100">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00115">getCodeViewRegNum()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00944">llvm::TargetRegisterInfo::getRegAsmName()</a>, <a class="el" href="HexagonMCChecker_8cpp_source.html#l00715">llvm::HexagonMCChecker::reportErrorNewValue()</a>, and <a class="el" href="HexagonMCChecker_8cpp_source.html#l00710">llvm::HexagonMCChecker::reportErrorRegisters()</a>.</p>

</div>
</div>
<a id="a11124059eb4728d5aa71cbff07e9f178" name="a11124059eb4728d5aa71cbff07e9f178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11124059eb4728d5aa71cbff07e9f178">&#9670;&#160;</a></span>getNumRegClasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00530">530</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00524">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00525">regclass_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00536">getRegClass()</a>.</p>

</div>
</div>
<a id="af946f316ed42f8b5eb99735a3b587ab5" name="af946f316ed42f8b5eb99735a3b587ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af946f316ed42f8b5eb99735a3b587ab5">&#9670;&#160;</a></span>getNumRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegs </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers this target has (useful for sizing arrays holding per register information) </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00484">484</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00748">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00727">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00029">llvm::CCState::CCState()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00084">llvm::TargetRegisterInfo::checkAllSuperRegsMarked()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00893">llvm::LiveIntervals::checkRegMaskInterference()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00475">llvm::mca::RegisterFile::dump()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00237">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00115">getCodeViewRegNum()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00299">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">getSubRegIndex()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00044">llvm::MachineRegisterInfo::MachineRegisterInfo()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00319">llvm::rdf::RegisterAggr::makeRegRef()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00191">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00103">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00480">llvm::TargetRegisterInfo::regmaskSubsetEqual()</a>, <a class="el" href="InterferenceCache_8cpp_source.html#l00046">llvm::InterferenceCache::reinitPhysRegEntries()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00857">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00147">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00051">llvm::CriticalAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a id="a1c0e50e50918b2c91b99e1188d41c901" name="a1c0e50e50918b2c91b99e1188d41c901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0e50e50918b2c91b99e1188d41c901">&#9670;&#160;</a></span>getNumRegUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegUnits </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of (native) register units in the target. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> units are numbered from 0 to <a class="el" href="#a1c0e50e50918b2c91b99e1188d41c901" title="Return the number of (native) register units in the target.">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00498">498</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00035">llvm::LiveRegUnits::addRegsInMask()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00230">llvm::ReachingDefAnalysis::init()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00026">llvm::LiveRegUnits::removeRegsNotPreserved()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00123">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a04922e6bf2f754ccfad845d7a0ec00a0" name="a04922e6bf2f754ccfad845d7a0ec00a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04922e6bf2f754ccfad845d7a0ec00a0">&#9670;&#160;</a></span>getNumSubRegIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumSubRegIndices </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of sub-register indices understood by the target. </p>
<p>Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="#a04922e6bf2f754ccfad845d7a0ec00a0" title="Return the number of sub-register indices understood by the target.">getNumSubRegIndices()</a> - 1 represent real sub-registers. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00491">491</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AVRInstPrinter_8cpp_source.html#l00089">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00062">getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00056">getSubRegIdxSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00355">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00345">llvm::TargetRegisterInfo::getSubRegIndexName()</a>.</p>

</div>
</div>
<a id="a1ab4a7380910579b6946391cc8a7f77f" name="a1ab4a7380910579b6946391cc8a7f77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab4a7380910579b6946391cc8a7f77f">&#9670;&#160;</a></span>getProgramCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::MCRegisterInfo::getProgramCounter </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register which is the program counter. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00435">435</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00021">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a id="a154e99ffe7d9b27b2eafc9901779d05e" name="a154e99ffe7d9b27b2eafc9901779d05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154e99ffe7d9b27b2eafc9901779d05e">&#9670;&#160;</a></span>getRARegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::MCRegisterInfo::getRARegister </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should return the register where the return address can be found. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00430">430</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00381">llvm::MipsAsmPrinter::emitFrameDirective()</a>.</p>

</div>
</div>
<a id="ae179799df1c5f01dc1c55e7ff4868743" name="ae179799df1c5f01dc1c55e7ff4868743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae179799df1c5f01dc1c55e7ff4868743">&#9670;&#160;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp; llvm::MCRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>i</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register class associated with the enumeration value. </p>
<p>See class <a class="el" href="classllvm_1_1MCOperandInfo.html" title="This holds information about one operand of a machine instruction, indicating the register class for ...">MCOperandInfo</a>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00536">536</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00530">getNumRegClasses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00091">llvm::ARMInstPrinter::printInst()</a>, <a class="el" href="VEInstPrinter_8cpp_source.html#l00038">llvm::VEInstPrinter::printRegName()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01271">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a id="a79e43db4fcb1d498e1b95b7b8210ebc7" name="a79e43db4fcb1d498e1b95b7b8210ebc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e43db4fcb1d498e1b95b7b8210ebc7">&#9670;&#160;</a></span>getRegClassName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * llvm::MCRegisterInfo::getRegClassName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>Class</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00541">541</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00690">llvm::TargetRegisterInfo::getRegClassName()</a>.</p>

</div>
</div>
<a id="a5a4f0d89d23611afff28a9b3a347cbfa" name="a5a4f0d89d23611afff28a9b3a347cbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4f0d89d23611afff28a9b3a347cbfa">&#9670;&#160;</a></span>getSEHRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getSEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNum</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent SEH register number. </p>
<p>Returns LLVM register number if there is no equivalent value. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00109">109</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

</div>
</div>
<a id="ae3ba9f77f723402ff1e1f6d8ac0e3b36" name="ae3ba9f77f723402ff1e1f6d8ac0e3b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ba9f77f723402ff1e1f6d8ac0e3b36">&#9670;&#160;</a></span>getSubReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> MCRegisterInfo::getSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Idx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. </p>
<p>Return zero if the sub-register does not exist. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00447">get()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">getNumSubRegIndices()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00105">llvm::MCRegisterDesc::SubRegIndices</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00024">getMatchingSuperReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00307">getPairedGPR()</a>, <a class="el" href="AVRInstPrinter_8cpp_source.html#l00089">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00826">llvm::ARMInstPrinter::printGPRPairOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01255">llvm::AArch64InstPrinter::printGPRSeqPairsClassOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01627">llvm::ARMInstPrinter::printMVEVectorList()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01271">llvm::AArch64InstPrinter::printVectorList()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01433">llvm::ARMInstPrinter::printVectorListTwo()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01500">llvm::ARMInstPrinter::printVectorListTwoAllLanes()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01446">llvm::ARMInstPrinter::printVectorListTwoSpaced()</a>, and <a class="el" href="ARMInstPrinter_8cpp_source.html#l01548">llvm::ARMInstPrinter::printVectorListTwoSpacedAllLanes()</a>.</p>

</div>
</div>
<a id="ab5f8fcf4162523b2f9ff357da46b4555" name="ab5f8fcf4162523b2f9ff357da46b4555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f8fcf4162523b2f9ff357da46b4555">&#9670;&#160;</a></span>getSubRegIdxOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIdxOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Idx</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the offset of the bit range covered by a sub-register index. </p>
<p>If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00062">62</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">getNumSubRegIndices()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00144">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a>.</p>

</div>
</div>
<a id="a0a07fa5d83bbdde00209bd67ca61999d" name="a0a07fa5d83bbdde00209bd67ca61999d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a07fa5d83bbdde00209bd67ca61999d">&#9670;&#160;</a></span>getSubRegIdxSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIdxSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Idx</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size of the bit range covered by a sub-register index. </p>
<p>If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00056">56</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">getNumSubRegIndices()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00145">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a>.</p>

</div>
</div>
<a id="ab2c943894d8d91dead449b33a77981c5" name="ab2c943894d8d91dead449b33a77981c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c943894d8d91dead449b33a77981c5">&#9670;&#160;</a></span>getSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNo</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SubRegNo</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. </p>
<p>Return zero otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00447">get()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00484">getNumRegs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00105">llvm::MCRegisterDesc::SubRegIndices</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8cpp_source.html#l00225">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>.</p>

</div>
</div>
<a id="a989859615fcb74989b4f978c4d227a03" name="a989859615fcb74989b4f978c4d227a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989859615fcb74989b4f978c4d227a03">&#9670;&#160;</a></span>InitMCRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::MCRegisterInfo::InitMCRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *</td>          <td class="paramname"><span class="paramname"><em>D</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>PC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>C</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>(*)</td>          <td class="paramname"><span class="paramname"><em>RURoots</em>[2], </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NRU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *</td>          <td class="paramname"><span class="paramname"><em>RUMS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *</td>          <td class="paramname"><span class="paramname"><em>Strings</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *</td>          <td class="paramname"><span class="paramname"><em>ClassStrings</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *</td>          <td class="paramname"><span class="paramname"><em>SubIndices</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumIndices</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *</td>          <td class="paramname"><span class="paramname"><em>SubIdxRanges</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *</td>          <td class="paramname"><span class="paramname"><em>RET</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines. </p>
<p><em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00346">346</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="regutils_8h_source.html#l00042">NC</a>, and <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00061">RA</a>.</p>

</div>
</div>
<a id="a97b138b96791a09a0d9b9c77f0fb6e85" name="a97b138b96791a09a0d9b9c77f0fb6e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b138b96791a09a0d9b9c77f0fb6e85">&#9670;&#160;</a></span>isSubRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSubRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegB</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00649">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00748">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>.</p>

</div>
</div>
<a id="ac5ea214c523615af8b7c8c6547ef59de" name="ac5ea214c523615af8b7c8c6547ef59de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ea214c523615af8b7c8c6547ef59de">&#9670;&#160;</a></span>isSubRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegB</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00561">561</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00567">isSuperRegisterEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00042">llvm::MCInstrDesc::hasDefOfPhysReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00573">isSuperOrSubRegisterEq()</a>.</p>

</div>
</div>
<a id="a973016c591557c107018a0e6478b30a9" name="a973016c591557c107018a0e6478b30a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973016c591557c107018a0e6478b30a9">&#9670;&#160;</a></span>isSuperOrSubRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperOrSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegB</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00573">573</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00561">isSubRegisterEq()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00649">isSuperRegister()</a>.</p>

</div>
</div>
<a id="ab8e1321ecb267615f4f4be14b92cf03a" name="ab8e1321ecb267615f4f4be14b92cf03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e1321ecb267615f4f4be14b92cf03a">&#9670;&#160;</a></span>isSuperRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegB</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00649">649</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00553">isSubRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00573">isSuperOrSubRegisterEq()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00567">isSuperRegisterEq()</a>.</p>

</div>
</div>
<a id="a10add2603cf9d4706e64a3605783b764" name="a10add2603cf9d4706e64a3605783b764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10add2603cf9d4706e64a3605783b764">&#9670;&#160;</a></span>isSuperRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegB</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00567">567</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00649">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00561">isSubRegisterEq()</a>.</p>

</div>
</div>
<a id="a1b44c113e5e36696965e0a8e237d8644" name="a1b44c113e5e36696965e0a8e237d8644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b44c113e5e36696965e0a8e237d8644">&#9670;&#160;</a></span>mapDwarfRegsToLLVMRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *</td>          <td class="paramname"><span class="paramname"><em>Map</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isEH</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize Dwarf register to LLVM register number mapping. </p>
<p>Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00404">404</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

</div>
</div>
<a id="ab7c254cf3539a51c7d3170e13e84e471" name="ab7c254cf3539a51c7d3170e13e84e471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c254cf3539a51c7d3170e13e84e471">&#9670;&#160;</a></span>mapLLVMRegsToDwarfRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *</td>          <td class="paramname"><span class="paramname"><em>Map</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isEH</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize LLVM register to Dwarf register number mapping. </p>
<p>Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00390">390</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

</div>
</div>
<a id="a5b3e8d277800ba2430072436f053ab3d" name="a5b3e8d277800ba2430072436f053ab3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3e8d277800ba2430072436f053ab3d">&#9670;&#160;</a></span>mapLLVMRegToCVReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::MCRegisterInfo::mapLLVMRegToCVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>LLVMReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>CVReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00424">424</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ad08a70c5c39a83a86528e4cd6ef66a16" name="ad08a70c5c39a83a86528e4cd6ef66a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad08a70c5c39a83a86528e4cd6ef66a16">&#9670;&#160;</a></span>mapLLVMRegToSEHReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::MCRegisterInfo::mapLLVMRegToSEHReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>LLVMReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>SEHReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. </p>
<p>By default the SEH register number is just the same as the LLVM register number. FIXME: TableGen these numbers. Currently this requires target specific initialization code. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00420">420</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="af796a997b3073ba21fe956ab864b8e90" name="af796a997b3073ba21fe956ab864b8e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af796a997b3073ba21fe956ab864b8e90">&#9670;&#160;</a></span>operator[]()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp; llvm::MCRegisterInfo::operator[] </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>RegNo</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00439">439</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00447">get()</a>.</p>

</div>
</div>
<a id="a412da2ed683a7a3f9e888178753ee200" name="a412da2ed683a7a3f9e888178753ee200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412da2ed683a7a3f9e888178753ee200">&#9670;&#160;</a></span>regclass_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> llvm::MCRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00524">524</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00530">getNumRegClasses()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00526">regclasses()</a>.</p>

</div>
</div>
<a id="a1adcc58c9411eebe3577d71087f9efc3" name="a1adcc58c9411eebe3577d71087f9efc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adcc58c9411eebe3577d71087f9efc3">&#9670;&#160;</a></span>regclass_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> llvm::MCRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00525">525</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00530">getNumRegClasses()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00526">regclasses()</a>.</p>

</div>
</div>
<a id="a3cec2db86fe526dfbe229a598ea82e1b" name="a3cec2db86fe526dfbe229a598ea82e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cec2db86fe526dfbe229a598ea82e1b">&#9670;&#160;</a></span>regclasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> &gt; llvm::MCRegisterInfo::regclasses </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00526">526</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00524">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00525">regclass_end()</a>.</p>

</div>
</div>
<a id="acee3cb943205ae266b64d0748ad221e4" name="acee3cb943205ae266b64d0748ad221e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee3cb943205ae266b64d0748ad221e4">&#9670;&#160;</a></span>sub_and_superregs_inclusive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1detail_1_1concat__range.html">detail::concat_range</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt; &gt; llvm::MCRegisterInfo::sub_and_superregs_inclusive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all sub- and super-registers of <code>Reg</code>, including <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00309">subregs_inclusive()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00315">superregs()</a>.</p>

</div>
</div>
<a id="aa750be4b9c4dfa40f2fbe9c9cd03c1e0" name="aa750be4b9c4dfa40f2fbe9c9cd03c1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa750be4b9c4dfa40f2fbe9c9cd03c1e0">&#9670;&#160;</a></span>subregs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt; llvm::MCRegisterInfo::subregs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all sub-registers of <code>Reg</code>, excluding <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00302">302</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00256">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_subreg_iterator &gt;::end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00176">llvm::RegScavenger::forward()</a>.</p>

</div>
</div>
<a id="aad5f3fac76d8f30e98971966ebf905cb" name="aad5f3fac76d8f30e98971966ebf905cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad5f3fac76d8f30e98971966ebf905cb">&#9670;&#160;</a></span>subregs_inclusive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt; llvm::MCRegisterInfo::subregs_inclusive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all sub-registers of <code>Reg</code>, including <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00309">309</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00256">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_subreg_iterator &gt;::end()</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00331">sub_and_superregs_inclusive()</a>.</p>

</div>
</div>
<a id="a9ae5ad0bf09ed708c3f0b83bc44f92b4" name="a9ae5ad0bf09ed708c3f0b83bc44f92b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae5ad0bf09ed708c3f0b83bc44f92b4">&#9670;&#160;</a></span>superregs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt; llvm::MCRegisterInfo::superregs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all super-registers of <code>Reg</code>, excluding <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00315">315</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00256">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_superreg_iterator &gt;::end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00331">sub_and_superregs_inclusive()</a>.</p>

</div>
</div>
<a id="a35575d3f594f9e4392931b1f9f9fc738" name="a35575d3f594f9e4392931b1f9f9fc738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35575d3f594f9e4392931b1f9f9fc738">&#9670;&#160;</a></span>superregs_inclusive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt; llvm::MCRegisterInfo::superregs_inclusive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all super-registers of <code>Reg</code>, including <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00323">323</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00256">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_superreg_iterator &gt;::end()</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Symbol Documentation</h2>
<a id="acdaa5f1dcfe0ac250e2c0f285517494f" name="acdaa5f1dcfe0ac250e2c0f285517494f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa5f1dcfe0ac250e2c0f285517494f">&#9670;&#160;</a></span>MCRegUnitIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00340">340</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aafe231cee5e487fcce3d3735523e0069" name="aafe231cee5e487fcce3d3735523e0069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe231cee5e487fcce3d3735523e0069">&#9670;&#160;</a></span>MCRegUnitMaskIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00341">341</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a871e5c4479bde111063c92656dadf3cb" name="a871e5c4479bde111063c92656dadf3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871e5c4479bde111063c92656dadf3cb">&#9670;&#160;</a></span>MCRegUnitRootIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00342">342</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="afa6c2775d1a263919820806bca50c085" name="afa6c2775d1a263919820806bca50c085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c2775d1a263919820806bca50c085">&#9670;&#160;</a></span>MCSubRegIndexIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00338">338</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7aba84294411bec516c4f99c2743d8aa" name="a7aba84294411bec516c4f99c2743d8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aba84294411bec516c4f99c2743d8aa">&#9670;&#160;</a></span>MCSubRegIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00337">337</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a98195db99f78cd46313e0de07882b7bb" name="a98195db99f78cd46313e0de07882b7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98195db99f78cd46313e0de07882b7bb">&#9670;&#160;</a></span>MCSuperRegIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00339">339</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/MC/<a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a></li>
<li>lib/MC/<a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:23 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
