{
  "processor": "NEC V850",
  "manufacturer": "NEC",
  "year": 1994,
  "schema_version": "1.0",
  "source": "V850 Architecture Manual, NEC 1994",
  "instruction_count": 62,
  "instructions": [
    {"mnemonic": "MOV", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "32-bit register to register"},
    {"mnemonic": "MOV", "opcode": "0x10", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,immediate5", "flags_affected": "none", "notes": "5-bit sign-extended immediate to register"},
    {"mnemonic": "MOVEA", "opcode": "0x31", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,register,immediate16", "flags_affected": "none", "notes": "Add 16-bit sign-extended immediate"},
    {"mnemonic": "MOVHI", "opcode": "0x32", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,register,immediate16", "flags_affected": "none", "notes": "Add immediate shifted left by 16"},
    {"mnemonic": "LD.B", "opcode": "0x38", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,disp16[register]", "flags_affected": "none", "notes": "Load byte sign-extended; 1 cycle on-chip RAM"},
    {"mnemonic": "LD.H", "opcode": "0x39", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,disp16[register]", "flags_affected": "none", "notes": "Load halfword sign-extended"},
    {"mnemonic": "LD.W", "opcode": "0x3B", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register,disp16[register]", "flags_affected": "none", "notes": "Load word (32-bit)"},
    {"mnemonic": "ST.B", "opcode": "0x3C", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "disp16[register],register", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "ST.H", "opcode": "0x3D", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "disp16[register],register", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "ST.W", "opcode": "0x3F", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "disp16[register],register", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "ADD", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "32-bit addition"},
    {"mnemonic": "ADD", "opcode": "0x11", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate5", "flags_affected": "OV,CY,S,Z", "notes": "Add 5-bit sign-extended immediate"},
    {"mnemonic": "ADDI", "opcode": "0x30", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register,register,immediate16", "flags_affected": "OV,CY,S,Z", "notes": "Add 16-bit sign-extended immediate"},
    {"mnemonic": "SUB", "opcode": "0x02", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "32-bit subtraction"},
    {"mnemonic": "SUBR", "opcode": "0x03", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "Reverse subtract"},
    {"mnemonic": "CMP", "opcode": "0x04", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "Compare (subtract without store)"},
    {"mnemonic": "CMP", "opcode": "0x14", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate5", "flags_affected": "OV,CY,S,Z", "notes": "Compare with immediate"},
    {"mnemonic": "AND", "opcode": "0x0A", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Logical AND"},
    {"mnemonic": "ANDI", "opcode": "0x36", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register,register,immediate16", "flags_affected": "OV,S,Z", "notes": "AND with 16-bit zero-extended immediate"},
    {"mnemonic": "OR", "opcode": "0x08", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Logical OR"},
    {"mnemonic": "ORI", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register,register,immediate16", "flags_affected": "OV,S,Z", "notes": "OR with 16-bit zero-extended immediate"},
    {"mnemonic": "XOR", "opcode": "0x09", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Logical XOR"},
    {"mnemonic": "XORI", "opcode": "0x35", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register,register,immediate16", "flags_affected": "OV,S,Z", "notes": "XOR with 16-bit zero-extended immediate"},
    {"mnemonic": "NOT", "opcode": "0x0B", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Bitwise NOT"},
    {"mnemonic": "SHL", "opcode": "0x0C", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "Shift left logical"},
    {"mnemonic": "SHL", "opcode": "0x1C", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate5", "flags_affected": "OV,CY,S,Z", "notes": "Shift left by immediate"},
    {"mnemonic": "SHR", "opcode": "0x0D", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "Shift right logical"},
    {"mnemonic": "SHR", "opcode": "0x1D", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate5", "flags_affected": "OV,CY,S,Z", "notes": "Shift right by immediate"},
    {"mnemonic": "SAR", "opcode": "0x0E", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,CY,S,Z", "notes": "Shift right arithmetic"},
    {"mnemonic": "SAR", "opcode": "0x1E", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate5", "flags_affected": "OV,CY,S,Z", "notes": "Shift right arithmetic by immediate"},
    {"mnemonic": "MULH", "opcode": "0x07", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Multiply halfword (16x16=32, signed)"},
    {"mnemonic": "MULH", "opcode": "0x17", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register,immediate5", "flags_affected": "OV,S,Z", "notes": "Multiply halfword with immediate"},
    {"mnemonic": "MULHI", "opcode": "0x37", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register,register,immediate16", "flags_affected": "OV,S,Z", "notes": "Multiply halfword with 16-bit immediate"},
    {"mnemonic": "DIV", "opcode": "0x3E00", "bytes": 4, "cycles": 10, "category": "divide", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Signed 32/32 divide"},
    {"mnemonic": "DIVU", "opcode": "0x3E02", "bytes": 4, "cycles": 10, "category": "divide", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Unsigned 32/32 divide"},
    {"mnemonic": "JR", "opcode": "0x2E", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "disp22", "flags_affected": "none", "notes": "Jump relative (22-bit displacement)"},
    {"mnemonic": "JAL", "opcode": "0x2F", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "disp22", "flags_affected": "none", "notes": "Jump and link (subroutine call)"},
    {"mnemonic": "JMP", "opcode": "0x06", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "[register]", "flags_affected": "none", "notes": "Jump indirect through register"},
    {"mnemonic": "Bcond", "opcode": "0x20", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "disp9", "flags_affected": "none", "notes": "Conditional branch; 1 taken, 1 not taken"},
    {"mnemonic": "BZ", "opcode": "0x22", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "disp9", "flags_affected": "none", "notes": "Branch if zero/equal"},
    {"mnemonic": "BNZ", "opcode": "0x2A", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "disp9", "flags_affected": "none", "notes": "Branch if not zero"},
    {"mnemonic": "BN", "opcode": "0x24", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "disp9", "flags_affected": "none", "notes": "Branch if negative"},
    {"mnemonic": "BLT", "opcode": "0x26", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "disp9", "flags_affected": "none", "notes": "Branch if less than (signed)"},
    {"mnemonic": "BLE", "opcode": "0x27", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "disp9", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "SETF", "opcode": "0x0F", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "condition,register", "flags_affected": "none", "notes": "Set register to 0 or 1 based on condition"},
    {"mnemonic": "LDSR", "opcode": "0x3E20", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register,system_register", "flags_affected": "none", "notes": "Load system register"},
    {"mnemonic": "STSR", "opcode": "0x3E40", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "system_register,register", "flags_affected": "none", "notes": "Store system register"},
    {"mnemonic": "TRAP", "opcode": "0x3E10", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "immediate5", "flags_affected": "none", "notes": "Software trap/exception"},
    {"mnemonic": "RETI", "opcode": "0x3E14", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from trap/interrupt"},
    {"mnemonic": "HALT", "opcode": "0x3E12", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enter halt mode"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (MOV r0,r0)"},
    {"mnemonic": "EI", "opcode": "0x3E16", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0x3E16", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "TST", "opcode": "0x05", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,S,Z", "notes": "Test (AND without store)"},
    {"mnemonic": "SET1", "opcode": "0x3E00", "bytes": 4, "cycles": 2, "category": "bit", "addressing_mode": "bit3,disp16[register]", "flags_affected": "Z", "notes": "Set bit in memory"},
    {"mnemonic": "CLR1", "opcode": "0x3E02", "bytes": 4, "cycles": 2, "category": "bit", "addressing_mode": "bit3,disp16[register]", "flags_affected": "Z", "notes": "Clear bit in memory"},
    {"mnemonic": "NOT1", "opcode": "0x3E04", "bytes": 4, "cycles": 2, "category": "bit", "addressing_mode": "bit3,disp16[register]", "flags_affected": "Z", "notes": "Toggle bit in memory"},
    {"mnemonic": "TST1", "opcode": "0x3E06", "bytes": 4, "cycles": 2, "category": "bit", "addressing_mode": "bit3,disp16[register]", "flags_affected": "Z", "notes": "Test bit in memory"},
    {"mnemonic": "SASF", "opcode": "0x3E08", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "condition,register", "flags_affected": "none", "notes": "Shift and set flag bit"},
    {"mnemonic": "PREPARE", "opcode": "0x3E1E", "bytes": 4, "cycles": 2, "category": "stack", "addressing_mode": "register_list,immediate", "flags_affected": "none", "notes": "Prepare stack frame (push multiple)"},
    {"mnemonic": "DISPOSE", "opcode": "0x3E1F", "bytes": 4, "cycles": 2, "category": "stack", "addressing_mode": "immediate,register_list", "flags_affected": "none", "notes": "Dispose stack frame (pop multiple)"},
    {"mnemonic": "SWITCH", "opcode": "0x3E05", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Table switch for computed jump"}
  ]
}
