#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  4 18:43:55 2020
# Process ID: 13464
# Current directory: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17552 C:\Users\lefev\Desktop\SpaceTerm\SpaceTerm\SpaceTerm.xpr
# Log file: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/vivado.log
# Journal file: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 18:59:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 18:59:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 793.145 ; gain = 11.223
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA77A8A
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 19:04:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 19:04:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 19:08:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 19:09:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 19:09:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA77A8A
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complement
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'M' [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:134]
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 26 for port 'M' [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/twos_complement.sv" Line 2. Module twos_complement doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.sin_rom
Compiling module xil_defaultlib.twos_complement
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 109.906 ; gain = 17.473
INFO: [Common 17-206] Exiting Webtalk at Mon May  4 21:44:07 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2065.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.168 ; gain = 71.625
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 22:01:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 22:01:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA77A8A
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 22:06:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 22:06:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 22:10:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 22:10:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 22:10:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 22:16:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 22:16:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 23:13:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 23:13:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 23:14:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 23:14:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 23:22:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 23:22:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 23:27:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 23:27:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 23:37:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 23:37:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  4 23:57:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Mon May  4 23:57:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:01:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:04:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Tue May  5 00:04:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:08:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Tue May  5 00:08:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:13:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:18:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Tue May  5 00:18:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:22:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  5 00:22:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Tue May  5 00:22:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  5 02:28:16 2020...
