
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 456.418 ; gain = 159.566
Command: read_checkpoint -auto_incremental -incremental C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/utils_1/imports/synth_1/DataPath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/utils_1/imports/synth_1/DataPath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Main -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 516
INFO: [Synth 8-11241] undeclared symbol 'fqa', assumed default net type 'wire' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:46]
INFO: [Synth 8-11241] undeclared symbol 'r', assumed default net type 'wire' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:46]
INFO: [Synth 8-11241] undeclared symbol 'mdo', assumed default net type 'wire' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:46]
INFO: [Synth 8-11241] undeclared symbol 'fqb', assumed default net type 'wire' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:47]
INFO: [Synth 8-11241] undeclared symbol 'destReg', assumed default net type 'wire' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:53]
WARNING: [Synth 8-8895] 'r' is already implicitly declared on line 46 [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:58]
WARNING: [Synth 8-8895] 'mdo' is already implicitly declared on line 46 [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:63]
WARNING: [Synth 8-8895] 'destReg' is already implicitly declared on line 53 [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:70]
WARNING: [Synth 8-8895] 'fqa' is already implicitly declared on line 46 [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:73]
WARNING: [Synth 8-8895] 'fqb' is already implicitly declared on line 47 [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.008 ; gain = 410.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:3]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:34]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:34]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:16]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:16]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipelineReg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:42]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipelineReg' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:42]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:64]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:51]
INFO: [Synth 8-6157] synthesizing module 'FwMux' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:354]
INFO: [Synth 8-6155] done synthesizing module 'FwMux' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:354]
INFO: [Synth 8-6157] synthesizing module 'ImmExtender' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:176]
INFO: [Synth 8-6155] done synthesizing module 'ImmExtender' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:176]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipelineReg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:184]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipelineReg' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:184]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:209]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:223]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMPipelineReg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:265]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMPipelineReg' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:265]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:285]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:285]
INFO: [Synth 8-6157] synthesizing module 'MEMWBPipelineReg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:320]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBPipelineReg' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:320]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:339]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:339]
INFO: [Synth 8-6157] synthesizing module 'RegrtMux' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:122]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMux' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:122]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:137]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:137]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Design.v:3]
WARNING: [Synth 8-7071] port 'pc' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'instOut' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'dinstOut' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'ewreg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'em2reg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'ewmem' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'ealuimm' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'ealuc' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'edestReg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'eimm32' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'mwreg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'mm2reg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'mwmem' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'mdestReg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'mqb' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'ors' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'ort' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'wwreg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'wdestReg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'wr' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'wdo' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'wbData' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'fwa' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7071] port 'fwb' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
WARNING: [Synth 8-7023] instance 'dp' of module 'DataPath' has 29 connections declared, but only 4 given [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Main' (0#1) [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Main.v:3]
WARNING: [Synth 8-7129] Port mr[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[7] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mwreg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port em2reg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ewreg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.309 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.309 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.309 ; gain = 502.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1367.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1427.176 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.srcs/sources_1/new/Modules.v:234]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (dp/cu_dp/wreg_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (dp/cu_dp/m2reg_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (dp/cu_dp/wmem_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (dp/cu_dp/aluc_reg[2]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------+-----------+----------------------+----------------+
|Main        | dp/datamem_dp/memory_reg | Implied   | 32 x 32              | RAM32X1S x 32  | 
|Main        | dp/rf_dp/registers_reg   | Implied   | 32 x 32              | RAM32M x 12    | 
+------------+--------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------+-----------+----------------------+----------------+
|Main        | dp/datamem_dp/memory_reg | Implied   | 32 x 32              | RAM32X1S x 32  | 
|Main        | dp/rf_dp/registers_reg   | Implied   | 32 x 32              | RAM32M x 12    | 
+------------+--------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     9|
|3     |LUT1     |     4|
|4     |LUT2     |    29|
|5     |LUT3     |    48|
|6     |LUT4     |     6|
|7     |LUT5     |    27|
|8     |LUT6     |    76|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |RAM32X1S |    12|
|12    |FDRE     |   180|
|13    |LD       |    34|
|14    |IBUF     |     1|
|15    |OBUF     |    96|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.176 ; gain = 562.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1427.176 ; gain = 502.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1427.176 ; gain = 562.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1427.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 58 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1427.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  LD => LDCE: 2 instances
  LD => LDCE (inverted pins: G): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 12 instances

Synth Design complete | Checksum: ad07513
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1427.176 ; gain = 945.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Freez/Downloads/Project_5/Final_Proj/Project_5.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 22:18:44 2023...
