Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 26 17:52:02 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_artya7_timing_summary_routed.rpt -pb top_artya7_timing_summary_routed.pb -rpx top_artya7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_artya7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (271)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (271)
--------------------------------
 There are 271 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.674        0.000                      0                  670        0.037        0.000                      0                  670        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         12.674        0.000                      0                  670        0.144        0.000                      0                  670        9.500        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       12.679        0.000                      0                  670        0.144        0.000                      0                  670        9.500        0.000                       0                   273  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.674        0.000                      0                  670        0.037        0.000                      0                  670  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.674        0.000                      0                  670        0.037        0.000                      0                  670  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.674ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.461ns (22.754%)  route 4.960ns (77.246%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.152     3.337 r  u0/cpu/cpu/bufreg/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.748     4.085    u0/ram/p_0_in[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.108    17.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    16.759    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.759    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 12.674    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.459ns (23.346%)  route 4.790ns (76.654%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.150     3.110 r  u0/cpu/cpu/bufreg/mem_reg_1_i_1/O
                         net (fo=1, routed)           0.803     3.914    u0/ram/p_0_in[3]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.108    17.496    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.756    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.433ns (23.432%)  route 4.683ns (76.568%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.124     3.309 r  u0/cpu/cpu/bufreg/mem_reg_0_i_12/O
                         net (fo=1, routed)           0.471     3.780    u0/ram/p_0_in[1]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.108    17.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.961    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.433ns (23.615%)  route 4.635ns (76.385%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.084 r  u0/cpu/cpu/bufreg/mem_reg_1_i_2/O
                         net (fo=1, routed)           0.648     3.733    u0/ram/p_0_in[2]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.108    17.496    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.964    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.894ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/sr8_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.533ns (26.942%)  route 4.157ns (73.058%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.553     2.623    u0/cpu/cpu/bufreg2/sr8_reg[0]
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.152     2.775 r  u0/cpu/cpu/bufreg2/sr8[7]_i_2/O
                         net (fo=2, routed)           0.579     3.354    u0/spi_inst0/D[7]
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.517    18.048    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                         clock pessimism             -0.425    17.622    
                         clock uncertainty           -0.108    17.515    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.266    17.249    u0/spi_inst0/sr8_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 13.894    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.857ns (30.767%)  route 4.179ns (69.233%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.449     3.374    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.326     3.700 r  u0/spi_inst0/bc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.700    u0/spi_inst0/bc[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.108    17.514    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.081    17.595    u0/spi_inst0/bc_reg[2]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.849ns (30.731%)  route 4.168ns (69.269%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.438     3.363    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT5 (Prop_lut5_I3_O)        0.318     3.681 r  u0/spi_inst0/bc[1]_i_1/O
                         net (fo=1, routed)           0.000     3.681    u0/spi_inst0/bc[1]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.108    17.514    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.092    17.606    u0/spi_inst0/bc_reg[1]
  -------------------------------------------------------------------
                         required time                         17.606    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.569    -0.526    u0/timer/CLK
    SLICE_X57Y42         FDRE                                         r  u0/timer/mtime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u0/timer/mtime_reg[27]/Q
                         net (fo=2, routed)           0.092    -0.293    u0/cpu/cpu/bufreg/mtime_reg[27]
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  u0/cpu/cpu/bufreg/dat[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    u0/cpu/cpu/bufreg2/D[24]
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/C
                         clock pessimism             -0.217    -0.513    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.121    -0.392    u0/cpu/cpu/bufreg2/dat_reg[27]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y39         FDRE                                         r  u0/timer/mtime_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.266    u0/cpu/cpu/bufreg/mtime_reg[14]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  u0/cpu/cpu/bufreg/dat[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u0/cpu/cpu/bufreg2/D[11]
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.121    -0.390    u0/cpu/cpu/bufreg2/dat_reg[14]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.970%)  route 0.119ns (39.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y38         FDRE                                         r  u0/timer/mtime_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[9]/Q
                         net (fo=2, routed)           0.119    -0.267    u0/cpu/cpu/bufreg/mtime_reg[9]
    SLICE_X56Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  u0/cpu/cpu/bufreg/dat[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u0/cpu/cpu/bufreg2/D[6]
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.835    -0.299    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/C
                         clock pessimism             -0.214    -0.513    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.121    -0.392    u0/cpu/cpu/bufreg2/dat_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y41         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/Q
                         net (fo=2, routed)           0.121    -0.237    u0/cpu/cpu/ctrl/wb_ibus_adr[17]
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.867    -0.267    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/C
                         clock pessimism             -0.216    -0.483    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.070    -0.413    u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y46         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.236    u0/cpu/rf_ram_if/wdata0_r[3]
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.866    -0.268    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/C
                         clock pessimism             -0.215    -0.483    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.071    -0.412    u0/cpu/rf_ram_if/wdata0_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  u0/cpu/rf_ram_if/rdata0_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.318    u0/cpu/rf_ram_if/rdata0_reg_n_0_[7]
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.098    -0.220 r  u0/cpu/rf_ram_if/rdata0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u0/cpu/rf_ram_if/rdata0[6]_i_1_n_0
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.120    -0.405    u0/cpu/rf_ram_if/rdata0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm24_20_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.567    -0.528    u0/rom_inst0/CLK
    SLICE_X55Y40         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u0/rom_inst0/o_wb_rdt_reg[21]/Q
                         net (fo=1, routed)           0.108    -0.279    u0/rom_inst0/o_wb_rdt_reg_n_0_[21]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  u0/rom_inst0/imm24_20[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/cpu/immdec/imm24_20_reg[3]_1[1]
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/immdec/CLK
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/C
                         clock pessimism             -0.216    -0.512    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.092    -0.420    u0/cpu/cpu/immdec/imm24_20_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm11_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.619%)  route 0.118ns (34.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.566    -0.529    u0/rom_inst0/CLK
    SLICE_X55Y39         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  u0/rom_inst0/o_wb_rdt_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.283    u0/ram/imm30_25_reg[0][1]
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.098    -0.185 r  u0/ram/imm11_7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u0/cpu/cpu/immdec/imm11_7_reg[4]_0[2]
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/immdec/CLK
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/C
                         clock pessimism             -0.195    -0.492    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.121    -0.371    u0/cpu/cpu/immdec/imm11_7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg/data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.593    -0.502    u0/cpu/cpu/bufreg/CLK
    SLICE_X61Y37         FDRE                                         r  u0/cpu/cpu/bufreg/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u0/cpu/cpu/bufreg/data_reg[31]/Q
                         net (fo=15, routed)          0.134    -0.228    u0/cpu/cpu/bufreg/data_reg[31]_0[11]
    SLICE_X60Y37         LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  u0/cpu/cpu/bufreg/dat[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    u0/cpu/cpu/bufreg2/D[2]
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.862    -0.272    u0/cpu/cpu/bufreg2/CLK
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/C
                         clock pessimism             -0.217    -0.489    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.120    -0.369    u0/cpu/cpu/bufreg2/dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u0/cpu/rf_ram_if/rdata0_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    u0/cpu/rf_ram_if/rdata0_reg_n_0_[6]
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  u0/cpu/rf_ram_if/rdata0[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/rf_ram_if/rdata0[5]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/C
                         clock pessimism             -0.217    -0.512    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.091    -0.421    u0/cpu/rf_ram_if/rdata0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y18    u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8     u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk50_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X61Y43    r_rst_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45    r_rst_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45    r_rst_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45    r_rst_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk50_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.679ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.461ns (22.754%)  route 4.960ns (77.246%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.152     3.337 r  u0/cpu/cpu/bufreg/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.748     4.085    u0/ram/p_0_in[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.103    17.498    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    16.764    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 12.679    

Slack (MET) :             12.847ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.459ns (23.346%)  route 4.790ns (76.654%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.150     3.110 r  u0/cpu/cpu/bufreg/mem_reg_1_i_1/O
                         net (fo=1, routed)           0.803     3.914    u0/ram/p_0_in[3]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.103    17.501    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.761    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.761    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 12.847    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.433ns (23.432%)  route 4.683ns (76.568%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.124     3.309 r  u0/cpu/cpu/bufreg/mem_reg_0_i_12/O
                         net (fo=1, routed)           0.471     3.780    u0/ram/p_0_in[1]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.103    17.498    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.966    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.966    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.237ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.433ns (23.615%)  route 4.635ns (76.385%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.084 r  u0/cpu/cpu/bufreg/mem_reg_1_i_2/O
                         net (fo=1, routed)           0.648     3.733    u0/ram/p_0_in[2]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.103    17.501    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.969    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.969    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 13.237    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/sr8_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.533ns (26.942%)  route 4.157ns (73.058%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.553     2.623    u0/cpu/cpu/bufreg2/sr8_reg[0]
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.152     2.775 r  u0/cpu/cpu/bufreg2/sr8[7]_i_2/O
                         net (fo=2, routed)           0.579     3.354    u0/spi_inst0/D[7]
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.517    18.048    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                         clock pessimism             -0.425    17.622    
                         clock uncertainty           -0.103    17.520    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.266    17.254    u0/spi_inst0/sr8_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             13.900ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.857ns (30.767%)  route 4.179ns (69.233%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.449     3.374    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.326     3.700 r  u0/spi_inst0/bc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.700    u0/spi_inst0/bc[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.103    17.519    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.081    17.600    u0/spi_inst0/bc_reg[2]
  -------------------------------------------------------------------
                         required time                         17.600    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.900    

Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.849ns (30.731%)  route 4.168ns (69.269%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.438     3.363    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT5 (Prop_lut5_I3_O)        0.318     3.681 r  u0/spi_inst0/bc[1]_i_1/O
                         net (fo=1, routed)           0.000     3.681    u0/spi_inst0/bc[1]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.103    17.519    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.092    17.611    u0/spi_inst0/bc_reg[1]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 13.930    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.103    17.538    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.109    u0/cpu/rf_ram_if/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.103    17.538    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.109    u0/cpu/rf_ram_if/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.103    17.538    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.109    u0/cpu/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.569    -0.526    u0/timer/CLK
    SLICE_X57Y42         FDRE                                         r  u0/timer/mtime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u0/timer/mtime_reg[27]/Q
                         net (fo=2, routed)           0.092    -0.293    u0/cpu/cpu/bufreg/mtime_reg[27]
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  u0/cpu/cpu/bufreg/dat[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    u0/cpu/cpu/bufreg2/D[24]
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/C
                         clock pessimism             -0.217    -0.513    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.121    -0.392    u0/cpu/cpu/bufreg2/dat_reg[27]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y39         FDRE                                         r  u0/timer/mtime_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.266    u0/cpu/cpu/bufreg/mtime_reg[14]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  u0/cpu/cpu/bufreg/dat[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u0/cpu/cpu/bufreg2/D[11]
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/C
                         clock pessimism             -0.214    -0.511    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.121    -0.390    u0/cpu/cpu/bufreg2/dat_reg[14]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.970%)  route 0.119ns (39.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y38         FDRE                                         r  u0/timer/mtime_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[9]/Q
                         net (fo=2, routed)           0.119    -0.267    u0/cpu/cpu/bufreg/mtime_reg[9]
    SLICE_X56Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  u0/cpu/cpu/bufreg/dat[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u0/cpu/cpu/bufreg2/D[6]
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.835    -0.299    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/C
                         clock pessimism             -0.214    -0.513    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.121    -0.392    u0/cpu/cpu/bufreg2/dat_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y41         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/Q
                         net (fo=2, routed)           0.121    -0.237    u0/cpu/cpu/ctrl/wb_ibus_adr[17]
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.867    -0.267    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/C
                         clock pessimism             -0.216    -0.483    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.070    -0.413    u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y46         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.236    u0/cpu/rf_ram_if/wdata0_r[3]
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.866    -0.268    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/C
                         clock pessimism             -0.215    -0.483    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.071    -0.412    u0/cpu/rf_ram_if/wdata0_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  u0/cpu/rf_ram_if/rdata0_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.318    u0/cpu/rf_ram_if/rdata0_reg_n_0_[7]
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.098    -0.220 r  u0/cpu/rf_ram_if/rdata0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u0/cpu/rf_ram_if/rdata0[6]_i_1_n_0
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.120    -0.405    u0/cpu/rf_ram_if/rdata0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm24_20_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.567    -0.528    u0/rom_inst0/CLK
    SLICE_X55Y40         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u0/rom_inst0/o_wb_rdt_reg[21]/Q
                         net (fo=1, routed)           0.108    -0.279    u0/rom_inst0/o_wb_rdt_reg_n_0_[21]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  u0/rom_inst0/imm24_20[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/cpu/immdec/imm24_20_reg[3]_1[1]
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/immdec/CLK
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/C
                         clock pessimism             -0.216    -0.512    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.092    -0.420    u0/cpu/cpu/immdec/imm24_20_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm11_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.619%)  route 0.118ns (34.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.566    -0.529    u0/rom_inst0/CLK
    SLICE_X55Y39         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  u0/rom_inst0/o_wb_rdt_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.283    u0/ram/imm30_25_reg[0][1]
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.098    -0.185 r  u0/ram/imm11_7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u0/cpu/cpu/immdec/imm11_7_reg[4]_0[2]
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/immdec/CLK
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/C
                         clock pessimism             -0.195    -0.492    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.121    -0.371    u0/cpu/cpu/immdec/imm11_7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg/data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.593    -0.502    u0/cpu/cpu/bufreg/CLK
    SLICE_X61Y37         FDRE                                         r  u0/cpu/cpu/bufreg/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u0/cpu/cpu/bufreg/data_reg[31]/Q
                         net (fo=15, routed)          0.134    -0.228    u0/cpu/cpu/bufreg/data_reg[31]_0[11]
    SLICE_X60Y37         LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  u0/cpu/cpu/bufreg/dat[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    u0/cpu/cpu/bufreg2/D[2]
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.862    -0.272    u0/cpu/cpu/bufreg2/CLK
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/C
                         clock pessimism             -0.217    -0.489    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.120    -0.369    u0/cpu/cpu/bufreg2/dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u0/cpu/rf_ram_if/rdata0_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    u0/cpu/rf_ram_if/rdata0_reg_n_0_[6]
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  u0/cpu/rf_ram_if/rdata0[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/rf_ram_if/rdata0[5]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/C
                         clock pessimism             -0.217    -0.512    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.091    -0.421    u0/cpu/rf_ram_if/rdata0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y18    u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8     u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk50_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X61Y43    r_rst_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45    r_rst_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45    r_rst_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45    r_rst_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y43    r_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45    r_rst_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y40    u0/cpu/cpu/alu/add_cy_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk50_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk50_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.674ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.461ns (22.754%)  route 4.960ns (77.246%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.152     3.337 r  u0/cpu/cpu/bufreg/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.748     4.085    u0/ram/p_0_in[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.108    17.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    16.759    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.759    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 12.674    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.459ns (23.346%)  route 4.790ns (76.654%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.150     3.110 r  u0/cpu/cpu/bufreg/mem_reg_1_i_1/O
                         net (fo=1, routed)           0.803     3.914    u0/ram/p_0_in[3]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.108    17.496    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.756    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.433ns (23.432%)  route 4.683ns (76.568%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.124     3.309 r  u0/cpu/cpu/bufreg/mem_reg_0_i_12/O
                         net (fo=1, routed)           0.471     3.780    u0/ram/p_0_in[1]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.108    17.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.961    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.433ns (23.615%)  route 4.635ns (76.385%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.084 r  u0/cpu/cpu/bufreg/mem_reg_1_i_2/O
                         net (fo=1, routed)           0.648     3.733    u0/ram/p_0_in[2]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.108    17.496    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.964    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.894ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/sr8_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.533ns (26.942%)  route 4.157ns (73.058%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.553     2.623    u0/cpu/cpu/bufreg2/sr8_reg[0]
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.152     2.775 r  u0/cpu/cpu/bufreg2/sr8[7]_i_2/O
                         net (fo=2, routed)           0.579     3.354    u0/spi_inst0/D[7]
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.517    18.048    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                         clock pessimism             -0.425    17.622    
                         clock uncertainty           -0.108    17.515    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.266    17.249    u0/spi_inst0/sr8_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 13.894    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.857ns (30.767%)  route 4.179ns (69.233%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.449     3.374    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.326     3.700 r  u0/spi_inst0/bc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.700    u0/spi_inst0/bc[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.108    17.514    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.081    17.595    u0/spi_inst0/bc_reg[2]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.849ns (30.731%)  route 4.168ns (69.269%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.438     3.363    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT5 (Prop_lut5_I3_O)        0.318     3.681 r  u0/spi_inst0/bc[1]_i_1/O
                         net (fo=1, routed)           0.000     3.681    u0/spi_inst0/bc[1]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.108    17.514    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.092    17.606    u0/spi_inst0/bc_reg[1]
  -------------------------------------------------------------------
                         required time                         17.606    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.569    -0.526    u0/timer/CLK
    SLICE_X57Y42         FDRE                                         r  u0/timer/mtime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u0/timer/mtime_reg[27]/Q
                         net (fo=2, routed)           0.092    -0.293    u0/cpu/cpu/bufreg/mtime_reg[27]
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  u0/cpu/cpu/bufreg/dat[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    u0/cpu/cpu/bufreg2/D[24]
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/C
                         clock pessimism             -0.217    -0.513    
                         clock uncertainty            0.108    -0.406    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.121    -0.285    u0/cpu/cpu/bufreg2/dat_reg[27]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y39         FDRE                                         r  u0/timer/mtime_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.266    u0/cpu/cpu/bufreg/mtime_reg[14]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  u0/cpu/cpu/bufreg/dat[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u0/cpu/cpu/bufreg2/D[11]
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/C
                         clock pessimism             -0.214    -0.511    
                         clock uncertainty            0.108    -0.404    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.121    -0.283    u0/cpu/cpu/bufreg2/dat_reg[14]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.970%)  route 0.119ns (39.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y38         FDRE                                         r  u0/timer/mtime_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[9]/Q
                         net (fo=2, routed)           0.119    -0.267    u0/cpu/cpu/bufreg/mtime_reg[9]
    SLICE_X56Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  u0/cpu/cpu/bufreg/dat[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u0/cpu/cpu/bufreg2/D[6]
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.835    -0.299    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/C
                         clock pessimism             -0.214    -0.513    
                         clock uncertainty            0.108    -0.406    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.121    -0.285    u0/cpu/cpu/bufreg2/dat_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y41         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/Q
                         net (fo=2, routed)           0.121    -0.237    u0/cpu/cpu/ctrl/wb_ibus_adr[17]
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.867    -0.267    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/C
                         clock pessimism             -0.216    -0.483    
                         clock uncertainty            0.108    -0.376    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.070    -0.306    u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y46         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.236    u0/cpu/rf_ram_if/wdata0_r[3]
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.866    -0.268    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/C
                         clock pessimism             -0.215    -0.483    
                         clock uncertainty            0.108    -0.376    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.071    -0.305    u0/cpu/rf_ram_if/wdata0_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  u0/cpu/rf_ram_if/rdata0_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.318    u0/cpu/rf_ram_if/rdata0_reg_n_0_[7]
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.098    -0.220 r  u0/cpu/rf_ram_if/rdata0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u0/cpu/rf_ram_if/rdata0[6]_i_1_n_0
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
                         clock pessimism             -0.230    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.120    -0.298    u0/cpu/rf_ram_if/rdata0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm24_20_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.567    -0.528    u0/rom_inst0/CLK
    SLICE_X55Y40         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u0/rom_inst0/o_wb_rdt_reg[21]/Q
                         net (fo=1, routed)           0.108    -0.279    u0/rom_inst0/o_wb_rdt_reg_n_0_[21]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  u0/rom_inst0/imm24_20[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/cpu/immdec/imm24_20_reg[3]_1[1]
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/immdec/CLK
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/C
                         clock pessimism             -0.216    -0.512    
                         clock uncertainty            0.108    -0.405    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.092    -0.313    u0/cpu/cpu/immdec/imm24_20_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm11_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.619%)  route 0.118ns (34.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.566    -0.529    u0/rom_inst0/CLK
    SLICE_X55Y39         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  u0/rom_inst0/o_wb_rdt_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.283    u0/ram/imm30_25_reg[0][1]
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.098    -0.185 r  u0/ram/imm11_7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u0/cpu/cpu/immdec/imm11_7_reg[4]_0[2]
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/immdec/CLK
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/C
                         clock pessimism             -0.195    -0.492    
                         clock uncertainty            0.108    -0.385    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.121    -0.264    u0/cpu/cpu/immdec/imm11_7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg/data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.593    -0.502    u0/cpu/cpu/bufreg/CLK
    SLICE_X61Y37         FDRE                                         r  u0/cpu/cpu/bufreg/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u0/cpu/cpu/bufreg/data_reg[31]/Q
                         net (fo=15, routed)          0.134    -0.228    u0/cpu/cpu/bufreg/data_reg[31]_0[11]
    SLICE_X60Y37         LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  u0/cpu/cpu/bufreg/dat[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    u0/cpu/cpu/bufreg2/D[2]
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.862    -0.272    u0/cpu/cpu/bufreg2/CLK
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/C
                         clock pessimism             -0.217    -0.489    
                         clock uncertainty            0.108    -0.382    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.120    -0.262    u0/cpu/cpu/bufreg2/dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u0/cpu/rf_ram_if/rdata0_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    u0/cpu/rf_ram_if/rdata0_reg_n_0_[6]
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  u0/cpu/rf_ram_if/rdata0[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/rf_ram_if/rdata0[5]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/C
                         clock pessimism             -0.217    -0.512    
                         clock uncertainty            0.108    -0.405    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.091    -0.314    u0/cpu/rf_ram_if/rdata0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.674ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.461ns (22.754%)  route 4.960ns (77.246%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.152     3.337 r  u0/cpu/cpu/bufreg/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.748     4.085    u0/ram/p_0_in[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.108    17.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    16.759    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.759    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 12.674    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.459ns (23.346%)  route 4.790ns (76.654%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.150     3.110 r  u0/cpu/cpu/bufreg/mem_reg_1_i_1/O
                         net (fo=1, routed)           0.803     3.914    u0/ram/p_0_in[3]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.108    17.496    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.756    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.433ns (23.432%)  route 4.683ns (76.568%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 18.026 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.798     3.185    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.124     3.309 r  u0/cpu/cpu/bufreg/mem_reg_0_i_12/O
                         net (fo=1, routed)           0.471     3.780    u0/ram/p_0_in[1]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.496    18.026    u0/ram/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.425    17.601    
                         clock uncertainty           -0.108    17.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.961    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.433ns (23.615%)  route 4.635ns (76.385%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 18.029 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.588     0.980    u0/cpu/cpu/bufreg/o_wb_ack_i_2
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.104 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=1, routed)           0.579     1.684    u0/cpu/cpu/ctrl/o_wb_ack_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.808 f  u0/cpu/cpu/ctrl/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.456     2.263    u0/cpu/cpu/ctrl/o_ibus_adr_reg[14]_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.387 r  u0/cpu/cpu/ctrl/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.573     2.960    u0/cpu/cpu/bufreg/mem_reg_0
    SLICE_X59Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.084 r  u0/cpu/cpu/bufreg/mem_reg_1_i_2/O
                         net (fo=1, routed)           0.648     3.733    u0/ram/p_0_in[2]
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.499    18.029    u0/ram/CLK
    RAMB36_X2Y8          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.425    17.604    
                         clock uncertainty           -0.108    17.496    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.964    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.894ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/sr8_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.533ns (26.942%)  route 4.157ns (73.058%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.553     2.623    u0/cpu/cpu/bufreg2/sr8_reg[0]
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.152     2.775 r  u0/cpu/cpu/bufreg2/sr8[7]_i_2/O
                         net (fo=2, routed)           0.579     3.354    u0/spi_inst0/D[7]
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.517    18.048    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                         clock pessimism             -0.425    17.622    
                         clock uncertainty           -0.108    17.515    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.266    17.249    u0/spi_inst0/sr8_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 13.894    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.857ns (30.767%)  route 4.179ns (69.233%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.449     3.374    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.326     3.700 r  u0/spi_inst0/bc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.700    u0/spi_inst0/bc[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[2]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.108    17.514    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.081    17.595    u0/spi_inst0/bc_reg[2]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/spi_inst0/bc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.849ns (30.731%)  route 4.168ns (69.269%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.638    -2.336    u0/cpu/cpu/state/CLK
    SLICE_X63Y39         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.971    -0.908    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.154    -0.754 r  u0/cpu/cpu/state/data[31]_i_3/O
                         net (fo=11, routed)          0.819     0.065    u0/cpu/cpu/decode/imm30_25_reg[5]
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.327     0.392 r  u0/cpu/cpu/decode/o_wb_cpu_ack_i_2/O
                         net (fo=3, routed)           0.623     1.015    u0/cpu/cpu/decode/opcode_reg[2]_0
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.116     1.131 r  u0/cpu/cpu/decode/CSn_i_3/O
                         net (fo=3, routed)           0.611     1.742    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.328     2.070 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq[0]_i_2/O
                         net (fo=12, routed)          0.705     2.775    u0/spi_inst0/bc_reg[0]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.925 r  u0/spi_inst0/bc[2]_i_2/O
                         net (fo=2, routed)           0.438     3.363    u0/spi_inst0/bc_next
    SLICE_X60Y36         LUT5 (Prop_lut5_I3_O)        0.318     3.681 r  u0/spi_inst0/bc[1]_i_1/O
                         net (fo=1, routed)           0.000     3.681    u0/spi_inst0/bc[1]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    18.047    u0/spi_inst0/CLK
    SLICE_X60Y36         FDRE                                         r  u0/spi_inst0/bc_reg[1]/C
                         clock pessimism             -0.425    17.621    
                         clock uncertainty           -0.108    17.514    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.092    17.606    u0/spi_inst0/bc_reg[1]
  -------------------------------------------------------------------
                         required time                         17.606    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[0]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.430ns (26.475%)  route 3.971ns (73.525%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.637    -2.337    u0/cpu/cpu/decode/CLK
    SLICE_X59Y39         FDRE                                         r  u0/cpu/cpu/decode/funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  u0/cpu/cpu/decode/funct3_reg[1]/Q
                         net (fo=23, routed)          1.069    -0.811    u0/cpu/cpu/decode/funct3_reg[2]_0[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.124    -0.687 f  u0/cpu/cpu/decode/data[31]_i_4/O
                         net (fo=2, routed)           0.463    -0.224    u0/cpu/cpu/state/data_reg[31]_0
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.150    -0.074 r  u0/cpu/cpu/state/o_ibus_adr[31]_i_3/O
                         net (fo=10, routed)          0.642     0.567    u0/cpu/cpu/bufreg2/dat_reg[5]_2
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.328     0.895 f  u0/cpu/cpu/bufreg2/dat[5]_i_2/O
                         net (fo=2, routed)           0.461     1.356    u0/cpu/cpu/decode/o_cnt_r[0]_i_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124     1.480 r  u0/cpu/cpu/decode/o_cnt_r[0]_i_3/O
                         net (fo=1, routed)           0.415     1.895    u0/cpu/cpu/state/rcnt_reg[2]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.019 r  u0/cpu/cpu/state/o_cnt_r[0]_i_2/O
                         net (fo=3, routed)           0.590     2.609    u0/cpu/cpu/state/o_cnt_r[0]_i_2_n_0
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  u0/cpu/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.331     3.065    u0/cpu/rf_ram_if/SR[1]
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    14.863 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.439    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.530 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    18.052    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y43         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism             -0.411    17.640    
                         clock uncertainty           -0.108    17.533    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    17.104    u0/cpu/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 14.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.569    -0.526    u0/timer/CLK
    SLICE_X57Y42         FDRE                                         r  u0/timer/mtime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u0/timer/mtime_reg[27]/Q
                         net (fo=2, routed)           0.092    -0.293    u0/cpu/cpu/bufreg/mtime_reg[27]
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  u0/cpu/cpu/bufreg/dat[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    u0/cpu/cpu/bufreg2/D[24]
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y42         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/C
                         clock pessimism             -0.217    -0.513    
                         clock uncertainty            0.108    -0.406    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.121    -0.285    u0/cpu/cpu/bufreg2/dat_reg[27]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y39         FDRE                                         r  u0/timer/mtime_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.266    u0/cpu/cpu/bufreg/mtime_reg[14]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  u0/cpu/cpu/bufreg/dat[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u0/cpu/cpu/bufreg2/D[11]
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y38         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[14]/C
                         clock pessimism             -0.214    -0.511    
                         clock uncertainty            0.108    -0.404    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.121    -0.283    u0/cpu/cpu/bufreg2/dat_reg[14]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.970%)  route 0.119ns (39.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.568    -0.527    u0/timer/CLK
    SLICE_X57Y38         FDRE                                         r  u0/timer/mtime_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u0/timer/mtime_reg[9]/Q
                         net (fo=2, routed)           0.119    -0.267    u0/cpu/cpu/bufreg/mtime_reg[9]
    SLICE_X56Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  u0/cpu/cpu/bufreg/dat[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u0/cpu/cpu/bufreg2/D[6]
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.835    -0.299    u0/cpu/cpu/bufreg2/CLK
    SLICE_X56Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[9]/C
                         clock pessimism             -0.214    -0.513    
                         clock uncertainty            0.108    -0.406    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.121    -0.285    u0/cpu/cpu/bufreg2/dat_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y41         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[17]/Q
                         net (fo=2, routed)           0.121    -0.237    u0/cpu/cpu/ctrl/wb_ibus_adr[17]
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.867    -0.267    u0/cpu/cpu/ctrl/CLK
    SLICE_X65Y40         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]/C
                         clock pessimism             -0.216    -0.483    
                         clock uncertainty            0.108    -0.376    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.070    -0.306    u0/cpu/cpu/ctrl/o_ibus_adr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596    -0.499    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y46         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.236    u0/cpu/rf_ram_if/wdata0_r[3]
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.866    -0.268    u0/cpu/rf_ram_if/CLK
    SLICE_X59Y45         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[2]/C
                         clock pessimism             -0.215    -0.483    
                         clock uncertainty            0.108    -0.376    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.071    -0.305    u0/cpu/rf_ram_if/wdata0_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  u0/cpu/rf_ram_if/rdata0_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.318    u0/cpu/rf_ram_if/rdata0_reg_n_0_[7]
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.098    -0.220 r  u0/cpu/rf_ram_if/rdata0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u0/cpu/rf_ram_if/rdata0[6]_i_1_n_0
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
                         clock pessimism             -0.230    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.120    -0.298    u0/cpu/rf_ram_if/rdata0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm24_20_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.567    -0.528    u0/rom_inst0/CLK
    SLICE_X55Y40         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u0/rom_inst0/o_wb_rdt_reg[21]/Q
                         net (fo=1, routed)           0.108    -0.279    u0/rom_inst0/o_wb_rdt_reg_n_0_[21]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  u0/rom_inst0/imm24_20[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/cpu/immdec/imm24_20_reg[3]_1[1]
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.838    -0.296    u0/cpu/cpu/immdec/CLK
    SLICE_X55Y41         FDRE                                         r  u0/cpu/cpu/immdec/imm24_20_reg[1]/C
                         clock pessimism             -0.216    -0.512    
                         clock uncertainty            0.108    -0.405    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.092    -0.313    u0/cpu/cpu/immdec/imm24_20_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0/rom_inst0/o_wb_rdt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/immdec/imm11_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.619%)  route 0.118ns (34.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.566    -0.529    u0/rom_inst0/CLK
    SLICE_X55Y39         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  u0/rom_inst0/o_wb_rdt_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.283    u0/ram/imm30_25_reg[0][1]
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.098    -0.185 r  u0/ram/imm11_7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u0/cpu/cpu/immdec/imm11_7_reg[4]_0[2]
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.837    -0.297    u0/cpu/cpu/immdec/CLK
    SLICE_X56Y39         FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[2]/C
                         clock pessimism             -0.195    -0.492    
                         clock uncertainty            0.108    -0.385    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.121    -0.264    u0/cpu/cpu/immdec/imm11_7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg/data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.593    -0.502    u0/cpu/cpu/bufreg/CLK
    SLICE_X61Y37         FDRE                                         r  u0/cpu/cpu/bufreg/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u0/cpu/cpu/bufreg/data_reg[31]/Q
                         net (fo=15, routed)          0.134    -0.228    u0/cpu/cpu/bufreg/data_reg[31]_0[11]
    SLICE_X60Y37         LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  u0/cpu/cpu/bufreg/dat[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    u0/cpu/cpu/bufreg2/D[2]
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.862    -0.272    u0/cpu/cpu/bufreg2/CLK
    SLICE_X60Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[5]/C
                         clock pessimism             -0.217    -0.489    
                         clock uncertainty            0.108    -0.382    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.120    -0.262    u0/cpu/cpu/bufreg2/dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.570    -0.525    u0/cpu/rf_ram_if/CLK
    SLICE_X56Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u0/cpu/rf_ram_if/rdata0_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.279    u0/cpu/rf_ram_if/rdata0_reg_n_0_[6]
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  u0/cpu/rf_ram_if/rdata0[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u0/cpu/rf_ram_if/rdata0[5]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.839    -0.295    u0/cpu/rf_ram_if/CLK
    SLICE_X57Y45         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[5]/C
                         clock pessimism             -0.217    -0.512    
                         clock uncertainty            0.108    -0.405    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.091    -0.314    u0/cpu/rf_ram_if/rdata0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.079    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.126ns (40.885%)  route 5.966ns (59.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.634    -2.340    u0/spi_inst0/CLK
    SLICE_X61Y35         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=11, routed)          1.270    -0.613    u0/spi_inst0/FSM_sequential_spi_seq_reg[1]_0[0]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.124    -0.489 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.696     4.206    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.753 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.753    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.025ns (45.157%)  route 4.888ns (54.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.635    -2.339    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.883 r  u0/spi_inst0/sr8_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.888     3.005    lopt
    B11                  OBUF (Prop_obuf_I_O)         3.569     6.574 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     6.574    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.046ns (48.472%)  route 4.301ns (51.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.569    -2.405    u0/spi_inst0/CLK
    SLICE_X54Y37         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518    -1.887 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           4.301     2.415    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528     5.943 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     5.943    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 3.981ns (63.664%)  route 2.272ns (36.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.634    -2.340    u0/gpio/CLK
    SLICE_X59Y36         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.272     0.389    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525     3.914 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.367ns (69.489%)  route 0.600ns (30.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.592    -0.503    u0/gpio/CLK
    SLICE_X59Y36         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.600     0.238    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.465 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.465    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.393ns (48.164%)  route 1.499ns (51.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.565    -0.530    u0/spi_inst0/CLK
    SLICE_X54Y37         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.164    -0.366 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           1.499     1.133    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     2.362 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     2.362    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.410ns (43.175%)  route 1.856ns (56.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.593    -0.502    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u0/spi_inst0/sr8_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.856     1.495    lopt
    B11                  OBUF (Prop_obuf_I_O)         1.269     2.764 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.474ns (41.015%)  route 2.120ns (58.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.592    -0.503    u0/spi_inst0/CLK
    SLICE_X61Y35         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=11, routed)          0.338    -0.037    u0/spi_inst0/FSM_sequential_spi_seq_reg[1]_0[1]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.099     0.062 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.782     1.843    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         1.247     3.090 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.090    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.126ns (40.885%)  route 5.966ns (59.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.634    -2.340    u0/spi_inst0/CLK
    SLICE_X61Y35         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=11, routed)          1.270    -0.613    u0/spi_inst0/FSM_sequential_spi_seq_reg[1]_0[0]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.124    -0.489 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.696     4.206    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.753 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.753    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.025ns (45.157%)  route 4.888ns (54.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.635    -2.339    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.883 r  u0/spi_inst0/sr8_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.888     3.005    lopt
    B11                  OBUF (Prop_obuf_I_O)         3.569     6.574 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     6.574    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.046ns (48.472%)  route 4.301ns (51.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.569    -2.405    u0/spi_inst0/CLK
    SLICE_X54Y37         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518    -1.887 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           4.301     2.415    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528     5.943 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     5.943    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 3.981ns (63.664%)  route 2.272ns (36.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.634    -2.340    u0/gpio/CLK
    SLICE_X59Y36         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.272     0.389    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525     3.914 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.367ns (69.489%)  route 0.600ns (30.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.592    -0.503    u0/gpio/CLK
    SLICE_X59Y36         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.600     0.238    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.465 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.465    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.393ns (48.164%)  route 1.499ns (51.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.565    -0.530    u0/spi_inst0/CLK
    SLICE_X54Y37         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.164    -0.366 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           1.499     1.133    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     2.362 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     2.362    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.410ns (43.175%)  route 1.856ns (56.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.593    -0.502    u0/spi_inst0/CLK
    SLICE_X58Y37         FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u0/spi_inst0/sr8_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.856     1.495    lopt
    B11                  OBUF (Prop_obuf_I_O)         1.269     2.764 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.474ns (41.015%)  route 2.120ns (58.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.592    -0.503    u0/spi_inst0/CLK
    SLICE_X61Y35         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=11, routed)          0.338    -0.037    u0/spi_inst0/FSM_sequential_spi_seq_reg[1]_0[1]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.099     0.062 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.782     1.843    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         1.247     3.090 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.090    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk50_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.926    clk50_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     8.292 f  clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.837    clk50_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.866 f  clk50_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.818     9.684    clk50_gen/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clk50_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk50_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    clk50_gen/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clk50_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk50_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.926    clk50_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     8.292 f  clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.837    clk50_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.866 f  clk50_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.818     9.684    clk50_gen/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clk50_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk50_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    clk50_gen/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clk50_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 1.633ns (28.718%)  route 4.054ns (71.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.054     5.563    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.687 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.000     5.687    u0/spi_inst0/D[0]
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    -1.953    u0/spi_inst0/CLK
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.638ns (37.871%)  route 2.686ns (62.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.650     4.324    r_rst[3]_i_1_n_0
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    -1.948    sysclk
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.638ns (38.832%)  route 2.579ns (61.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.543     4.217    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.522    -1.947    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.638ns (38.832%)  route 2.579ns (61.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.543     4.217    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.522    -1.947    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.638ns (38.832%)  route 2.579ns (61.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.543     4.217    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.522    -1.947    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.326ns (24.898%)  route 0.983ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.188     1.310    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.868    -0.266    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.326ns (24.898%)  route 0.983ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.188     1.310    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.868    -0.266    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.326ns (24.898%)  route 0.983ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.188     1.310    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.868    -0.266    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.326ns (23.895%)  route 1.038ns (76.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.243     1.365    r_rst[3]_i_1_n_0
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.866    -0.268    sysclk
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.163ns  (logic 0.322ns (14.882%)  route 1.841ns (85.118%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.841     2.118    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.163 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.000     2.163    u0/spi_inst0/D[0]
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.861    -0.273    u0/spi_inst0/CLK
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 1.633ns (28.718%)  route 4.054ns (71.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.054     5.563    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.687 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.000     5.687    u0/spi_inst0/D[0]
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.516    -1.953    u0/spi_inst0/CLK
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.638ns (37.871%)  route 2.686ns (62.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.650     4.324    r_rst[3]_i_1_n_0
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.521    -1.948    sysclk
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.638ns (38.832%)  route 2.579ns (61.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.543     4.217    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.522    -1.947    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.638ns (38.832%)  route 2.579ns (61.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.543     4.217    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.522    -1.947    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.638ns (38.832%)  route 2.579ns (61.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.550    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.674 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.543     4.217    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         1.522    -1.947    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.326ns (24.898%)  route 0.983ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.188     1.310    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.868    -0.266    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.326ns (24.898%)  route 0.983ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.188     1.310    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.868    -0.266    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.326ns (24.898%)  route 0.983ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.188     1.310    r_rst[3]_i_1_n_0
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.868    -0.266    sysclk
    SLICE_X62Y45         FDSE                                         r  r_rst_reg[3]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rst_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.326ns (23.895%)  route 1.038ns (76.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.795     1.076    i_rstn_IBUF
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  r_rst[3]_i_1/O
                         net (fo=4, routed)           0.243     1.365    r_rst[3]_i_1_n_0
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.866    -0.268    sysclk
    SLICE_X61Y43         FDSE                                         r  r_rst_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.163ns  (logic 0.322ns (14.882%)  route 1.841ns (85.118%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.841     2.118    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.163 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.000     2.163    u0/spi_inst0/D[0]
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk50_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk50_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk50_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk50_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk50_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk50_gen/inst/clkout1_buf/O
                         net (fo=271, routed)         0.861    -0.273    u0/spi_inst0/CLK
    SLICE_X59Y35         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C





