Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  9 19:09:11 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -hierarchical -file hier_utilization.txt
| Design       : wrapper_csn_sel
| Device       : xcvu9pflgc2104-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------+----------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+--------------+
|                Instance               |                                Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+---------------------------------------+----------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+--------------+
| wrapper_csn_sel                       |                                                                (top) |        183 |        183 |       0 |    0 |  99 |      0 |      0 |    0 |            0 |
|   (wrapper_csn_sel)                   |                                                                (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|   dut_inst                            | muon_sorter_I008_O002_D000_CSN_SEL_VHDL-freq280x400retfan10000_rev_1 |        176 |        176 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|     dut_inst                          |                                                                  csn |        176 |        176 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.0.pair_g.0.csn_cmp_inst |                                         csn_cmp_false_false_false_14 |         10 |         10 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.0.pair_g.1.csn_cmp_inst |                                          csn_cmp_false_false_false_6 |         12 |         12 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.0.pair_g.2.csn_cmp_inst |                                          csn_cmp_false_false_false_5 |         10 |         10 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.0.pair_g.3.csn_cmp_inst |                                          csn_cmp_false_false_false_1 |         10 |         10 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.1.pair_g.0.csn_cmp_inst |                                         csn_cmp_false_false_false_15 |         12 |         12 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.1.pair_g.1.csn_cmp_inst |                                          csn_cmp_false_false_false_3 |          7 |          7 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.1.pair_g.2.csn_cmp_inst |                                          csn_cmp_false_false_false_4 |          8 |          8 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.1.pair_g.3.csn_cmp_inst |                                          csn_cmp_false_false_false_0 |          7 |          7 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.2.pair_g.0.csn_cmp_inst |                                       csn_cmp_false_false_false_13_0 |         17 |         17 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.2.pair_g.1.csn_cmp_inst |                                         csn_cmp_false_false_false_13 |         19 |         19 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.3.pair_g.0.csn_cmp_inst |                                       csn_cmp_false_false_false_13_1 |         18 |         18 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.3.pair_g.1.csn_cmp_inst |                                            csn_cmp_false_false_false |         10 |         10 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.3.pair_g.2.csn_cmp_inst |                                          csn_cmp_false_false_false_8 |         16 |         16 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.4.pair_g.0.csn_cmp_inst |                                          csn_cmp_false_false_false_2 |          9 |          9 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|       stage_g.5.pair_g.0.csn_cmp_inst |                                          csn_cmp_false_false_false_7 |         11 |         11 |       0 |    0 |   0 |      0 |      0 |    0 |            0 |
|   lsfr_1                              |                                                                 lfsr |          1 |          1 |       0 |    0 |  33 |      0 |      0 |    0 |            0 |
|   reducer_1                           |                                                              reducer |          6 |          6 |       0 |    0 |  20 |      0 |      0 |    0 |            0 |
|   shift_reg_tap_i                     |                                                   shift_reg_tap_32_1 |          0 |          0 |       0 |    0 |  32 |      0 |      0 |    0 |            0 |
|   shift_reg_tap_o                     |                                                   shift_reg_tap_64_1 |          0 |          0 |       0 |    0 |  14 |      0 |      0 |    0 |            0 |
+---------------------------------------+----------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


