<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="350" />
   <clocksource preferredWidth="351" />
   <frequency preferredWidth="345" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces,Library/SLS/Communication,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/University Program,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Project,Library/University Program/Memory,Library/Interface Protocols,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library/SLS/Communication/USB,Library/Interface Protocols/Serial,Library/SLS,Library" />
 <window width="1440" height="855" x="-9" y="20" />
 <hdlexample language="VHDL" />
</preferences>
