// Seed: 1784757878
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    input supply0 id_9,
    input wire id_10,
    input wire id_11,
    output uwire id_12,
    input supply0 id_13,
    input wand id_14,
    output tri0 id_15,
    input wor id_16,
    output wire id_17,
    output supply0 id_18
);
  wire id_20;
  or (id_15, id_11, id_13, id_4, id_0, id_14, id_3, id_16, id_9, id_1, id_10, id_7, id_8);
  module_0(
      id_20, id_20, id_20
  );
endmodule
