<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: memory_dff.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/d92/memory__dff_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">memory_dff.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d9/d92/memory__dff_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  yosys -- Yosys Open SYnthesis Suite</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2012  Clifford Wolf &lt;clifford@clifford.at&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Permission to use, copy, modify, and/or distribute this software for any</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  purpose with or without fee is hereby granted, provided that the above</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  copyright notice and this permission notice appear in all copies.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d80/register_8h.html">kernel/register.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d7f/log_8h.html">kernel/log.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">   28</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig)</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;{</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>())</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(conn.first, conn.second);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">   34</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::vector&lt;RTLIL::Cell*&gt; &amp;dff_cells, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;clk, <span class="keywordtype">bool</span> &amp;<a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>, <span class="keywordtype">bool</span> after = <span class="keyword">false</span>)</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;{</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(module, sig);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        <span class="keywordflow">if</span> (bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : dff_cells)</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keywordflow">if</span> (clk != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>)) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\CLK&quot;</span>) != clk)</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].as_bool() != <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>)</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            }</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> q_norm = cell-&gt;getPort(after ? <span class="stringliteral">&quot;\\D&quot;</span> : <span class="stringliteral">&quot;\\Q&quot;</span>);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(module, q_norm);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> d = q_norm.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(bit, &amp;cell-&gt;getPort(after ? <span class="stringliteral">&quot;\\Q&quot;</span> : <span class="stringliteral">&quot;\\D&quot;</span>));</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <span class="keywordflow">if</span> (d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() != 1)</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            bit = d;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            clk = cell-&gt;getPort(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            clk_polarity = cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">as_bool</a>();</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <span class="keywordflow">goto</span> replaced_this_bit;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    replaced_this_bit:;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">   72</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">handle_wr_cell</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::vector&lt;RTLIL::Cell*&gt; &amp;dff_cells, <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Checking cell `%s&#39; in module `%s&#39;: &quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = 0;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_addr, clk, clk_polarity)) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff for address input found.\n&quot;</span>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_data, clk, clk_polarity)) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff for data input found.\n&quot;</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_en, clk, clk_polarity)) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff for enable input found.\n&quot;</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> (clk != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>)) {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>, sig_addr);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>, sig_data);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, sig_en);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;merged $dff to cell.\n&quot;</span>);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff found.\n&quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">  111</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">disconnect_dff</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig)</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(module, sig);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$memory_dff_disconnected$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(sstr.str(), sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$dff&quot;</span>) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_q = cell-&gt;getPort(<span class="stringliteral">&quot;\\Q&quot;</span>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            new_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(sig, new_sig);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            cell-&gt;setPort(<span class="stringliteral">&quot;\\Q&quot;</span>, new_q);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        }</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">  129</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">handle_rd_cell</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::vector&lt;RTLIL::Cell*&gt; &amp;dff_cells, <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Checking cell `%s&#39; in module `%s&#39;: &quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = 0;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_data = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_data, clk_data, clk_polarity, <span class="keyword">true</span>) &amp;&amp;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            clk_data != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>))</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">disconnect_dff</a>(module, sig_data);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk_data);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>, sig_data);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\TRANSPARENT&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;merged data $dff to cell.\n&quot;</span>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_addr = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_addr, clk_addr, clk_polarity) &amp;&amp;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            clk_addr != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>))</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    {</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk_addr);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>, sig_addr);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\TRANSPARENT&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;merged address $dff to cell.\n&quot;</span>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff found.\n&quot;</span>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17">  167</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17">handle_module</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <span class="keywordtype">bool</span> flag_wr_only)</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; dff_cells;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$dff&quot;</span>)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            dff_cells.push_back(cell);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a>())</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$memwr&quot;</span> &amp;&amp; !cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>].as_bool())</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">handle_wr_cell</a>(module, dff_cells, cell);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">if</span> (!flag_wr_only)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a>())</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$memrd&quot;</span> &amp;&amp; !cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>].as_bool())</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                <a class="code" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">handle_rd_cell</a>(module, dff_cells, cell);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../d0/d77/structMemoryDffPass.html">  185</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d0/d77/structMemoryDffPass.html">MemoryDffPass</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../d0/d77/structMemoryDffPass.html#a746f7c295dd4d1a468d883f73dbf531b">  186</a></span>&#160;    <a class="code" href="../../d0/d77/structMemoryDffPass.html#a746f7c295dd4d1a468d883f73dbf531b">MemoryDffPass</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;memory_dff&quot;</span>, <span class="stringliteral">&quot;merge input/output DFFs into memories&quot;</span>) { }</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../d0/d77/structMemoryDffPass.html#ab809b08e8074dc52a8dbe543712d0e76">  187</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d0/d77/structMemoryDffPass.html#ab809b08e8074dc52a8dbe543712d0e76">help</a>()</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    {</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    memory_dff [options] [selection]\n&quot;</span>);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This pass detects DFFs at memory ports and merges them into the memory port.\n&quot;</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;I.e. it consumes an asynchronous memory port and the flip-flops at its\n&quot;</span>);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;interface and yields a synchronous memory port.\n&quot;</span>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -wr_only\n&quot;</span>);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        do not merge registers on read ports\n&quot;</span>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    }</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0">  201</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordtype">bool</span> flag_wr_only = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n&quot;</span>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="keywordtype">size_t</span> argidx;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="keywordflow">for</span> (argidx = 1; argidx &lt; args.size(); argidx++) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <span class="keywordflow">if</span> (args[argidx] == <span class="stringliteral">&quot;-wr_only&quot;</span>) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                flag_wr_only = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            }</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <a class="code" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">extra_args</a>(args, argidx, design);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> mod : design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a3e4a53f89e3c18a0e1c06acb6721e9e6">selected_modules</a>())</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            <a class="code" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17">handle_module</a>(mod, flag_wr_only);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="../../d9/d92/memory__dff_8cc.html#ab04725ebbb8a3556e5b6a4666dc4eabd">MemoryDffPass</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="register_8h_html"><div class="ttname"><a href="../../df/d80/register_8h.html">register.h</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_aa2e5200e96dad9d69b26b0a1f1802ffc"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">handle_wr_cell</a></div><div class="ttdeci">void handle_wr_cell(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00072">memory_dff.cc:72</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_aef4b635ec3784b3677db3384c764bf85"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">handle_rd_cell</a></div><div class="ttdeci">void handle_rd_cell(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00129">memory_dff.cc:129</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aa093cc84407f5e461655a356b1b0f6e9"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">RTLIL::Module::connections</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigSig &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01307">rtlil.cc:1307</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ae35046a10e61b1b18f154b365ab74c69"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">RTLIL::SigSpec::as_bool</a></div><div class="ttdeci">bool as_bool() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02818">rtlil.cc:2818</a></div></div>
<div class="ttc" id="namespacetxt2tikztiming_html_a6833509b480c4ff62f4340db86cf985e"><div class="ttname"><a href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">txt2tikztiming.args</a></div><div class="ttdeci">tuple args</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/txt2tikztiming_8py_source.html#l00018">txt2tikztiming.py:18</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="abc_8cc_html_a550cbb7dc5b7c8608f818e8cf882f31a"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00094">abc.cc:94</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structMemoryDffPass_html_a746f7c295dd4d1a468d883f73dbf531b"><div class="ttname"><a href="../../d0/d77/structMemoryDffPass.html#a746f7c295dd4d1a468d883f73dbf531b">MemoryDffPass::MemoryDffPass</a></div><div class="ttdeci">MemoryDffPass()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00186">memory_dff.cc:186</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8h_html_a361de5ff07fc17687fd73f446a380d29"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00097">yosys.h:97</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a23dc741cd99335da6c6bb4ec482f7f17"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17">handle_module</a></div><div class="ttdeci">void handle_module(RTLIL::Module *module, bool flag_wr_only)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00167">memory_dff.cc:167</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_ab04725ebbb8a3556e5b6a4666dc4eabd"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#ab04725ebbb8a3556e5b6a4666dc4eabd">MemoryDffPass</a></div><div class="ttdeci">MemoryDffPass MemoryDffPass</div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structMemoryDffPass_html_abf5c063e29a96bdd3fb2464249ed7cc0"><div class="ttname"><a href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0">MemoryDffPass::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00201">memory_dff.cc:201</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a3620b3fb63afcdfcc86d43cd4798119f"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">disconnect_dff</a></div><div class="ttdeci">void disconnect_dff(RTLIL::Module *module, RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00111">memory_dff.cc:111</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a7d20a1ce90d981def4395359a06e420c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">RTLIL::Module::selected_cells</a></div><div class="ttdeci">std::vector&lt; RTLIL::Cell * &gt; selected_cells() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01103">rtlil.cc:1103</a></div></div>
<div class="ttc" id="yosys_8h_html_a4644409e1588406955e3512b98eff02a"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_END</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00098">yosys.h:98</a></div></div>
<div class="ttc" id="structPass_html"><div class="ttname"><a href="../../d9/d43/structPass.html">Pass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00027">register.h:27</a></div></div>
<div class="ttc" id="yosys_8h_html_aa8687f3e6fff919b5c71cc2654d69f13"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div><div class="ttdeci">#define USING_YOSYS_NAMESPACE</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00102">yosys.h:102</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a2cb755aa8d61546cf354c72766678992"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">RTLIL::SigSpec::sort_and_unify</a></div><div class="ttdeci">void sort_and_unify()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02291">rtlil.cc:2291</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a003c067380b6b163c1cb8d7b8f8bcb33"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN void normalize_sig(RTLIL::Module *module, RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00028">memory_dff.cc:28</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a3e4a53f89e3c18a0e1c06acb6721e9e6"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a3e4a53f89e3c18a0e1c06acb6721e9e6">RTLIL::Design::selected_modules</a></div><div class="ttdeci">std::vector&lt; RTLIL::Module * &gt; selected_modules() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00416">rtlil.cc:416</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structMemoryDffPass_html"><div class="ttname"><a href="../../d0/d77/structMemoryDffPass.html">MemoryDffPass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00185">memory_dff.cc:185</a></div></div>
<div class="ttc" id="structMemoryDffPass_html_ab809b08e8074dc52a8dbe543712d0e76"><div class="ttname"><a href="../../d0/d77/structMemoryDffPass.html#ab809b08e8074dc52a8dbe543712d0e76">MemoryDffPass::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00187">memory_dff.cc:187</a></div></div>
<div class="ttc" id="structPass_html_a67c3bea22492a64c59e0aed40f6067dd"><div class="ttname"><a href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">Pass::extra_args</a></div><div class="ttdeci">void extra_args(std::vector&lt; std::string &gt; args, size_t argidx, RTLIL::Design *design, bool select=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00128">register.cc:128</a></div></div>
<div class="ttc" id="log_8h_html"><div class="ttname"><a href="../../d7/d7f/log_8h.html">log.h</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a920b1df63fa52e86fd36241e8de0434d"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a></div><div class="ttdeci">bool find_sig_before_dff(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::SigSpec &amp;sig, RTLIL::SigSpec &amp;clk, bool &amp;clk_polarity, bool after=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00034">memory_dff.cc:34</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_9cab486c2d28b37417cace1ecdf02367.html">memory</a></li><li class="navelem"><a class="el" href="../../d9/d92/memory__dff_8cc.html">memory_dff.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:14 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
