

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s'
================================================================
* Date:           Wed Aug 10 16:30:25 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.554 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12185|    12185| 60.925 us | 60.925 us |  12185|  12185|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     9856|     9856|       154|          -|          -|    64|    no    |
        | + Loop 1.1      |      150|      150|        75|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       70|       70|         5|          -|          -|    14|    no    |
        |- Loop 2         |     1552|     1552|       776|          -|          -|     2|    no    |
        | + Loop 2.1      |      774|      774|       258|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |      256|      256|         4|          -|          -|    64|    no    |
        |- Loop 3         |      774|      774|       258|          -|          -|     3|    no    |
        | + Loop 3.1      |      256|      256|         4|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    435|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    309|    -|
|Register         |        -|      -|     317|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     317|    744|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuffer_V_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_linebuffXh4  |        2|  0|   0|    0|  1920|   16|     1|        30720|
    |tmpinput_V_U    |cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_tmpinput_V   |        1|  0|   0|    0|   192|   16|     1|         3072|
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        3|  0|   0|    0|  2112|   32|     2|        33792|
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_13_fu_609_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln126_14_fu_600_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln126_15_fu_614_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln126_16_fu_623_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln126_fu_536_p2     |     +    |      0|  0|  15|           7|           8|
    |add_ln134_fu_710_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln182_fu_339_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln187_4_fu_362_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln187_fu_344_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln203_22_fu_461_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_23_fu_421_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln203_24_fu_479_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_25_fu_438_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln203_26_fu_491_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_27_fu_719_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_fu_387_p2     |     +    |      0|  0|  12|          12|          12|
    |i0_4_fu_514_p2          |     +    |      0|  0|  10|           2|           1|
    |i0_fu_287_p2            |     +    |      0|  0|  15|           7|           1|
    |i1_7_fu_650_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_8_fu_548_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_fu_466_p2            |     +    |      0|  0|  10|           2|           1|
    |i2_7_fu_692_p2          |     +    |      0|  0|  15|           7|           1|
    |i2_8_fu_594_p2          |     +    |      0|  0|  15|           7|           1|
    |i2_fu_403_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln126_fu_578_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln134_fu_676_p2     |     -    |      0|  0|  14|          10|          10|
    |sub_ln195_fu_443_p2     |     -    |      0|  0|  12|           3|           2|
    |icmp_ln122_fu_508_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_542_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_588_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln131_fu_644_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_686_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln177_fu_281_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln180_fu_315_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_397_p2    |   icmp   |      0|  0|   9|           4|           3|
    |xor_ln182_fu_321_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 435|         233|         211|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  117|         25|    1|         25|
    |i0_0_i_reg_220         |    9|          2|    2|          4|
    |i0_0_reg_185           |    9|          2|    7|         14|
    |i11_0_i_reg_253        |    9|          2|    2|          4|
    |i1_0_i_reg_231         |    9|          2|    2|          4|
    |i1_0_reg_197           |    9|          2|    2|          4|
    |i22_0_i_reg_264        |    9|          2|    7|         14|
    |i2_0_i_reg_242         |    9|          2|    7|         14|
    |i2_0_reg_209           |    9|          2|    4|          8|
    |linebuffer_V_address0  |   27|          5|   11|         55|
    |linebuffer_V_d0        |   15|          3|   16|         48|
    |output_V_address0      |   21|          4|   10|         40|
    |output_V_d0            |   15|          3|   16|         48|
    |tmpinput_V_address0    |   27|          5|    8|         40|
    |tmpinput_V_d0          |   15|          3|   16|         48|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  309|         64|  111|        370|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln126_13_reg_897         |  11|   0|   11|          0|
    |add_ln126_16_reg_902         |  11|   0|   11|          0|
    |add_ln126_reg_870            |   2|   0|    8|          6|
    |add_ln134_reg_943            |  10|   0|   10|          0|
    |add_ln182_reg_767            |   9|   0|    9|          0|
    |add_ln187_4_reg_778          |   9|   0|    9|          0|
    |add_ln187_reg_772            |   2|   0|    2|          0|
    |add_ln203_22_reg_827         |   9|   0|    9|          0|
    |add_ln203_23_reg_817         |   6|   0|    6|          0|
    |add_ln203_24_reg_837         |  12|   0|   12|          0|
    |add_ln203_25_reg_822         |   6|   0|    6|          0|
    |add_ln203_26_reg_842         |  12|   0|   12|          0|
    |add_ln203_27_reg_948         |   9|   0|    9|          0|
    |ap_CS_fsm                    |  24|   0|   24|          0|
    |data_V_load_reg_745          |  16|   0|   16|          0|
    |i0_0_i_reg_220               |   2|   0|    2|          0|
    |i0_0_reg_185                 |   7|   0|    7|          0|
    |i0_4_reg_860                 |   2|   0|    2|          0|
    |i0_reg_735                   |   7|   0|    7|          0|
    |i11_0_i_reg_253              |   2|   0|    2|          0|
    |i1_0_i_reg_231               |   2|   0|    2|          0|
    |i1_0_reg_197                 |   2|   0|    2|          0|
    |i1_7_reg_920                 |   2|   0|    2|          0|
    |i1_8_reg_878                 |   2|   0|    2|          0|
    |i1_reg_832                   |   2|   0|    2|          0|
    |i22_0_i_reg_264              |   7|   0|    7|          0|
    |i2_0_i_reg_242               |   7|   0|    7|          0|
    |i2_0_reg_209                 |   4|   0|    4|          0|
    |i2_7_reg_938                 |   7|   0|    7|          0|
    |i2_8_reg_892                 |   7|   0|    7|          0|
    |i2_reg_812                   |   4|   0|    4|          0|
    |linebuffer_V_addr_1_reg_799  |  11|   0|   11|          0|
    |linebuffer_V_load_reg_852    |  16|   0|   16|          0|
    |output_V_load_reg_912        |  16|   0|   16|          0|
    |reg_275                      |  16|   0|   16|          0|
    |sub_ln126_reg_883            |   5|   0|   11|          6|
    |sub_ln134_reg_925            |   4|   0|   10|          6|
    |tmp_V_reg_804                |  16|   0|   16|          0|
    |zext_ln126_15_reg_865        |   1|   0|    8|          7|
    |zext_ln133_reg_930           |   2|   0|    9|          7|
    |zext_ln187_reg_793           |   2|   0|    6|          4|
    |zext_ln203_41_reg_757        |   7|   0|    9|          2|
    |zext_ln203_reg_750           |   7|   0|   12|          5|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 317|   0|  360|         43|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|data_V_address0    | out |    6|  ap_memory |                      data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                      data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                      data_V                     |     array    |
|output_V_address0  | out |   10|  ap_memory |                     output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                     output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                     output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                     output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                     output_V                    |     array    |
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+

