# vsim -c proc_hier_pbench -lib __work 
# Start time: 23:04:42 on May 02,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.jk_r
# Loading __work.dff
# Loading __work.pipeline
# Loading __work.fetch
# Loading __work.reg16
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.not1
# Loading __work.nand2
# Loading __work.nor2
# Loading __work.nand3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.IFIDreg
# Loading __work.reg3
# Loading __work.reg1
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.dec3to8
# Loading __work.mux8_16
# Loading __work.extension
# Loading __work.branchctlunit
# Loading __work.control
# Loading __work.IDEXreg
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.EXMEMreg
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.controller
# Loading __work.reg4
# Loading __work.count_4b
# Loading __work.victimway
# Loading __work.MEMWBreg
# Loading __work.wb
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetchStage/instr_mem File: stallmem.v Line: 86
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'memstall'.  Expected 5, found 1.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memstall File: proc.v Line: 57
# ** Warning: (vsim-3722) proc.v(57): [TFMPC] - Missing connection for port 'j'.
# ** Warning: (vsim-3722) proc.v(57): [TFMPC] - Missing connection for port 'k'.
# ** Warning: (vsim-3722) proc.v(57): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) proc.v(57): [TFMPC] - Missing connection for port 'rst'.
run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 23:04:44 on May 02,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
