Analysis & Synthesis report for aula8
Sat Oct 17 17:31:54 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |Relogio
 12. Parameter Settings for User Entity Instance: Processador:CPU
 13. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD
 14. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxProxPC
 15. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|memoriaROM:ROM
 16. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|registradorGenerico:PC
 17. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|somaConstante:somaConstante
 18. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxImediatoRAM
 19. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg
 20. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|ULA:ULA
 21. Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxULA_ImediatoRAM
 22. Parameter Settings for User Entity Instance: Processador:CPU|Unidade_Controle:UC
 23. Parameter Settings for User Entity Instance: divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenerico:baseTempo
 24. Port Connectivity Checks: "Decoder:decodificador"
 25. Port Connectivity Checks: "divisorGenerico_e_Interface:interfaceBaseTempo|flipflop:registraUmSegundo"
 26. Port Connectivity Checks: "Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopN"
 27. Port Connectivity Checks: "Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopZ"
 28. Port Connectivity Checks: "Processador:CPU|Fluxo_Dados:FD|registradorGenerico:PC"
 29. Port Connectivity Checks: "Processador:CPU"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 17 17:31:54 2020       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; aula8                                       ;
; Top-level Entity Name           ; Relogio                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 193                                         ;
; Total pins                      ; 63                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Relogio            ; aula8              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+
; muxGenerico2x1.vhd               ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/muxGenerico2x1.vhd              ;         ;
; somaConstante.vhd                ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/somaConstante.vhd               ;         ;
; memoriaROM.vhd                   ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/memoriaROM.vhd                  ;         ;
; registradorGenerico.vhd          ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/registradorGenerico.vhd         ;         ;
; ULA.vhdl                         ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/ULA.vhdl                        ;         ;
; bancoRegistradoresArqRegReg.vhd  ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/bancoRegistradoresArqRegReg.vhd ;         ;
; Unidade_Controle.vhd             ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Unidade_Controle.vhd            ;         ;
; Processador.vhd                  ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Processador.vhd                 ;         ;
; Fluxo_Dados.vhd                  ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd                 ;         ;
; Relogio.vhd                      ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd                     ;         ;
; flipflop.vhd                     ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/flipflop.vhd                    ;         ;
; Decoder.vhd                      ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Decoder.vhd                     ;         ;
; divisorGenerico.vhd              ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico.vhd             ;         ;
; conversorHex7Seg.vhd             ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/conversorHex7Seg.vhd            ;         ;
; divisorGenerico_e_Interface.vhd  ; yes             ; User VHDL File  ; C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 173            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 213            ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 81             ;
;     -- 5 input functions                    ; 52             ;
;     -- 4 input functions                    ; 22             ;
;     -- <=3 input functions                  ; 49             ;
;                                             ;                ;
; Dedicated logic registers                   ; 193            ;
;                                             ;                ;
; I/O pins                                    ; 63             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 192            ;
; Total fan-out                               ; 1702           ;
; Average fan-out                             ; 3.20           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name                 ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Relogio                                            ; 213 (1)             ; 193 (0)                   ; 0                 ; 0          ; 63   ; 0            ; |Relogio                                                                           ; Relogio                     ; work         ;
;    |Decoder:decodificador|                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Decoder:decodificador                                                     ; Decoder                     ; work         ;
;    |Processador:CPU|                                ; 162 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU                                                           ; Processador                 ; work         ;
;       |Fluxo_Dados:FD|                              ; 151 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD                                            ; Fluxo_Dados                 ; work         ;
;          |ULA:ULA|                                  ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|ULA:ULA                                    ; ULA                         ; work         ;
;          |bancoRegistradoresArqRegReg:bancoReg|     ; 71 (71)             ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg       ; bancoRegistradoresArqRegReg ; work         ;
;          |flipflop:flipflopN|                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopN                         ; flipflop                    ; work         ;
;          |flipflop:flipflopZ|                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopZ                         ; flipflop                    ; work         ;
;          |memoriaROM:ROM|                           ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|memoriaROM:ROM                             ; memoriaROM                  ; work         ;
;          |muxGenerico2x1:muxULA_ImediatoRAM|        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxULA_ImediatoRAM          ; muxGenerico2x1              ; work         ;
;          |registradorGenerico:PC|                   ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|registradorGenerico:PC                     ; registradorGenerico         ; work         ;
;          |somaConstante:somaConstante|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Fluxo_Dados:FD|somaConstante:somaConstante                ; somaConstante               ; work         ;
;       |Unidade_Controle:UC|                         ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|Processador:CPU|Unidade_Controle:UC                                       ; Unidade_Controle            ; work         ;
;    |conversorHex7Seg:display0|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|conversorHex7Seg:display0                                                 ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:display1|                      ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|conversorHex7Seg:display1                                                 ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:display2|                      ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|conversorHex7Seg:display2                                                 ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:display3|                      ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|conversorHex7Seg:display3                                                 ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:display4|                      ; 1 (1)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|conversorHex7Seg:display4                                                 ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:display5|                      ; 1 (1)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|conversorHex7Seg:display5                                                 ; conversorHex7Seg            ; work         ;
;    |divisorGenerico_e_Interface:interfaceBaseTempo| ; 32 (1)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Relogio|divisorGenerico_e_Interface:interfaceBaseTempo                            ; divisorGenerico_e_Interface ; work         ;
;       |divisorGenerico:baseTempo|                   ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Relogio|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenerico:baseTempo  ; divisorGenerico             ; work         ;
;       |flipflop:registraUmSegundo|                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Relogio|divisorGenerico_e_Interface:interfaceBaseTempo|flipflop:registraUmSegundo ; flipflop                    ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+-------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                       ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------+---------------------------------------------+
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~16  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~136 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~14  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~134 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~15  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~135 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~13  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~133 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~18  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~138 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~17  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~137 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~20  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~140 ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~19  ; Stuck at GND due to stuck port clock_enable ;
; Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador~139 ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 16                                              ;                                             ;
+-------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 193   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 154   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Relogio|Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxULA_ImediatoRAM|saida_MUX[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Relogio|Processador:CPU|Fluxo_Dados:FD|ULA:ULA|saida[3]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Relogio|Processador:CPU|Unidade_Controle:UC|palavraControle[2]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |Relogio|Processador:CPU|Unidade_Controle:UC|palavraControle[0]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Relogio|conversorHex7Seg:display0|binTo7Seg[0]                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Relogio|Processador:CPU|Unidade_Controle:UC|palavraControle[10]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Relogio ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                 ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; data_width     ; 8     ; Signed Integer                      ;
; addr_width     ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                     ;
; rom_data_width ; 26    ; Signed Integer                                     ;
; rom_addr_width ; 10    ; Signed Integer                                     ;
; incrementopc   ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxProxPC ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; larguradados   ; 10    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|memoriaROM:ROM ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; datawidth      ; 26    ; Signed Integer                                                    ;
; addrwidth      ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|registradorGenerico:PC ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 10    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|somaConstante:somaConstante ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 10    ; Signed Integer                                                                 ;
; constante      ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxImediatoRAM ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg ;
+---------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------+
; larguradados        ; 8     ; Signed Integer                                                                     ;
; larguraendbancoregs ; 4     ; Signed Integer                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|ULA:ULA ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxULA_ImediatoRAM ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|Unidade_Controle:UC ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                          ;
; addr_width     ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenerico:baseTempo ;
+----------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                      ;
+----------------+----------+-------------------------------------------------------------------------------------------+
; divisor        ; 25000000 ; Signed Integer                                                                            ;
+----------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder:decodificador"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; habilita[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divisorGenerico_e_Interface:interfaceBaseTempo|flipflop:registraUmSegundo" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; din    ; Input ; Info     ; Stuck at VCC                                                              ;
; enable ; Input ; Info     ; Stuck at VCC                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopN" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopZ" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processador:CPU|Fluxo_Dados:FD|registradorGenerico:PC" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                          ;
; rst    ; Input ; Info     ; Stuck at GND                                          ;
+--------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processador:CPU"                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; saidaregistrador[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; programcounter[9..7]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testzero               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 193                         ;
;     CLR               ; 3                           ;
;     ENA               ; 154                         ;
;     SCLR              ; 25                          ;
;     SLD               ; 10                          ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 213                         ;
;     arith             ; 44                          ;
;         1 data inputs ; 35                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 160                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 44                          ;
;         6 data inputs ; 81                          ;
; boundary_port         ; 63                          ;
;                       ;                             ;
; Max LUT depth         ; 7.70                        ;
; Average LUT depth     ; 4.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Oct 17 17:31:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aula8 -c aula8
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file aula8.vhd
    Info (12022): Found design unit 1: aula8-arch_name File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/aula8.vhd Line: 23
    Info (12023): Found entity 1: aula8 File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/aula8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somaconstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/somaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriarom.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhdl
    Info (12022): Found design unit 1: ULA-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/ULA.vhdl Line: 21
    Info (12023): Found entity 1: ULA File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/ULA.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd
    Info (12022): Found design unit 1: bancoRegistradoresArqRegReg-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/bancoRegistradoresArqRegReg.vhd Line: 26
    Info (12023): Found entity 1: bancoRegistradoresArqRegReg File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/bancoRegistradoresArqRegReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaram.vhd
    Info (12022): Found design unit 1: memoriaRAM-rtl File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/memoriaRAM.vhd Line: 22
    Info (12023): Found entity 1: memoriaRAM File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decodificador2x4.vhd
    Info (12022): Found design unit 1: decodificador2x4-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/decodificador2x4.vhd Line: 11
    Info (12023): Found entity 1: decodificador2x4 File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/decodificador2x4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle.vhd
    Info (12022): Found design unit 1: Unidade_Controle-arch_name File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Unidade_Controle.vhd Line: 22
    Info (12023): Found entity 1: Unidade_Controle File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Unidade_Controle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: Processador-arch_name File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Processador.vhd Line: 27
    Info (12023): Found entity 1: Processador File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Processador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fluxo_dados.vhd
    Info (12022): Found design unit 1: Fluxo_Dados-arch_name File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 28
    Info (12023): Found entity 1: Fluxo_Dados File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: Relogio-arch_name File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 22
    Info (12023): Found entity 1: Relogio File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipflop-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/flipflop.vhd Line: 12
    Info (12023): Found entity 1: flipflop File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/flipflop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-arch_name File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Decoder.vhd Line: 18
    Info (12023): Found entity 1: Decoder File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divInteiro File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico.vhd Line: 15
    Info (12023): Found entity 1: divisorGenerico File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd
    Info (12022): Found design unit 1: divisorGenerico_e_Interface-interface File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 15
    Info (12023): Found entity 1: divisorGenerico_e_Interface File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 5
Info (12127): Elaborating entity "Relogio" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Relogio.vhd(15): used implicit default value for signal "programCounter" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
Critical Warning (10920): VHDL Incomplete Partial Association warning at Relogio.vhd(30): port or argument "programCounter" has 3/10 unassociated elements File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 30
Warning (10873): Using initial value X (don't care) for net "LEDR[8..7]" at Relogio.vhd(16) File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 16
Info (12128): Elaborating entity "Processador" for hierarchy "Processador:CPU" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 30
Info (12128): Elaborating entity "Fluxo_Dados" for hierarchy "Processador:CPU|Fluxo_Dados:FD" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Processador.vhd Line: 36
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxProxPC" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 65
Info (12128): Elaborating entity "memoriaROM" for hierarchy "Processador:CPU|Fluxo_Dados:FD|memoriaROM:ROM" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 70
Warning (10541): VHDL Signal Declaration warning at memoriaROM.vhd(19): used implicit default value for signal "content" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/memoriaROM.vhd Line: 19
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "Processador:CPU|Fluxo_Dados:FD|registradorGenerico:PC" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 73
Info (12128): Elaborating entity "somaConstante" for hierarchy "Processador:CPU|Fluxo_Dados:FD|somaConstante:somaConstante" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 79
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxImediatoRAM" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 82
Info (12128): Elaborating entity "bancoRegistradoresArqRegReg" for hierarchy "Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 87
Info (12128): Elaborating entity "ULA" for hierarchy "Processador:CPU|Fluxo_Dados:FD|ULA:ULA" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 96
Info (12128): Elaborating entity "flipflop" for hierarchy "Processador:CPU|Fluxo_Dados:FD|flipflop:flipflopZ" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Fluxo_Dados.vhd Line: 103
Info (12128): Elaborating entity "Unidade_Controle" for hierarchy "Processador:CPU|Unidade_Controle:UC" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Processador.vhd Line: 39
Info (12128): Elaborating entity "divisorGenerico_e_Interface" for hierarchy "divisorGenerico_e_Interface:interfaceBaseTempo" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 34
Info (12128): Elaborating entity "divisorGenerico" for hierarchy "divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenerico:baseTempo" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 20
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:decodificador" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 47
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:display0" File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 50
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Processador:CPU|Fluxo_Dados:FD|bancoRegistradoresArqRegReg:bancoReg|registrador" is uninferred due to asynchronous read logic File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/bancoRegistradoresArqRegReg.vhd Line: 32
Warning (113028): 13 out of 77 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/binario.mif Line: 1
    Warning (113027): Addresses ranging from 64 to 76 are not initialized File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/binario.mif Line: 1
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (77) in the Memory Initialization File "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/binario.mif" -- setting initial value for remaining addresses to 0
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[1]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[2]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[3]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[4]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[5]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[6]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
    Warning (13049): Converted tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[7]" feeding internal logic into a wire File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "divisorGenerico_e_Interface:interfaceBaseTempo|leituraUmSegundo[0]" to the node "Processador:CPU|Fluxo_Dados:FD|muxGenerico2x1:muxImediatoRAM|saida_MUX[0]" into an OR gate File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/divisorGenerico_e_Interface.vhd Line: 11
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "programCounter[0]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[1]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[2]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[3]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[4]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[5]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[6]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[7]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[8]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "programCounter[9]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 16
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/RelogioDesign/arquivos_vhdl/Relogio.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 368 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Sat Oct 17 17:31:54 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:45


