// Seed: 718407141
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    output wand id_7
    , id_23,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri1 id_15,
    input wand id_16,
    input uwire id_17,
    input wor id_18,
    output supply0 id_19,
    input uwire id_20,
    input supply0 id_21
);
  tri  id_24 = id_5;
  wire id_25;
  assign module_1.id_3 = 0;
  wire id_26;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    input wand id_16
    , id_18
);
  always @(posedge id_7) {id_0, 1} += 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_6,
      id_2,
      id_10,
      id_13,
      id_4,
      id_10,
      id_11,
      id_5,
      id_10,
      id_15,
      id_15,
      id_12,
      id_4,
      id_10,
      id_3,
      id_1,
      id_8,
      id_10,
      id_6,
      id_8
  );
endmodule
