<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_hw.h source code [linux-4.14.y/drivers/net/ethernet/intel/e1000/e1000_hw.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="e1000_context_desc,e1000_data_desc,e1000_eeprom_info,e1000_fflt_entry,e1000_ffmt_entry,e1000_ffvt_entry,e1000_host_command_header,e1000_host_command_info,e1000_host_mng_command_header,e1000_host_mng_command_info,e1000_host_mng_dhcp_cookie,e1000_hw,e1000_hw_stats,e1000_ipv4_at_entry,e1000_ipv6_at_entry,e1000_phy_info,e1000_phy_stats,e1000_rar,e1000_rx_desc,e1000_rx_desc_extended,e1000_rx_desc_packet_split,e1000_shadow_ram,e1000_tx_desc "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/e1000/e1000_hw.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>e1000</a>/<a href='e1000_hw.h.html'>e1000_hw.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>  Intel PRO/1000 Linux driver</i></td></tr>
<tr><th id="4">4</th><td><i>  Copyright(c) 1999 - 2006 Intel Corporation.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>  This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="7">7</th><td><i>  under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="8">8</th><td><i>  version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>  This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="11">11</th><td><i>  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="12">12</th><td><i>  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="13">13</th><td><i>  more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>  You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="16">16</th><td><i>  this program; if not, write to the Free Software Foundation, Inc.,</i></td></tr>
<tr><th id="17">17</th><td><i>  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</i></td></tr>
<tr><th id="18">18</th><td><i></i></td></tr>
<tr><th id="19">19</th><td><i>  The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="20">20</th><td><i>  the file called "COPYING".</i></td></tr>
<tr><th id="21">21</th><td><i></i></td></tr>
<tr><th id="22">22</th><td><i>  Contact Information:</i></td></tr>
<tr><th id="23">23</th><td><i>  Linux NICS &lt;linux.nics@intel.com&gt;</i></td></tr>
<tr><th id="24">24</th><td><i>  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="25">25</th><td><i>  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="26">26</th><td><i></i></td></tr>
<tr><th id="27">27</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* e1000_hw.h</i></td></tr>
<tr><th id="30">30</th><td><i> * Structures, enums, and macros for the MAC</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_E1000_HW_H_">_E1000_HW_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/_E1000_HW_H_" data-ref="_M/_E1000_HW_H_">_E1000_HW_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="e1000_osdep.h.html">"e1000_osdep.h"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* Forward declarations of structures used by the shared code */</i></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a>;</td></tr>
<tr><th id="41">41</th><td><b>struct</b> <a class="type" href="#e1000_hw_stats" title='e1000_hw_stats' data-ref="e1000_hw_stats">e1000_hw_stats</a>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* Enumerated types specific to the e1000 hardware */</i></td></tr>
<tr><th id="44">44</th><td><i>/* Media Access Controllers */</i></td></tr>
<tr><th id="45">45</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="e1000_undefined" title='e1000_undefined' data-ref="e1000_undefined">e1000_undefined</dfn> = <var>0</var>,</td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="e1000_82542_rev2_0" title='e1000_82542_rev2_0' data-ref="e1000_82542_rev2_0">e1000_82542_rev2_0</dfn>,</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="e1000_82542_rev2_1" title='e1000_82542_rev2_1' data-ref="e1000_82542_rev2_1">e1000_82542_rev2_1</dfn>,</td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="e1000_82543" title='e1000_82543' data-ref="e1000_82543">e1000_82543</dfn>,</td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="e1000_82544" title='e1000_82544' data-ref="e1000_82544">e1000_82544</dfn>,</td></tr>
<tr><th id="51">51</th><td>	<dfn class="enum" id="e1000_82540" title='e1000_82540' data-ref="e1000_82540">e1000_82540</dfn>,</td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="e1000_82545" title='e1000_82545' data-ref="e1000_82545">e1000_82545</dfn>,</td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="e1000_82545_rev_3" title='e1000_82545_rev_3' data-ref="e1000_82545_rev_3">e1000_82545_rev_3</dfn>,</td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="e1000_82546" title='e1000_82546' data-ref="e1000_82546">e1000_82546</dfn>,</td></tr>
<tr><th id="55">55</th><td>	<dfn class="enum" id="e1000_ce4100" title='e1000_ce4100' data-ref="e1000_ce4100">e1000_ce4100</dfn>,</td></tr>
<tr><th id="56">56</th><td>	<dfn class="enum" id="e1000_82546_rev_3" title='e1000_82546_rev_3' data-ref="e1000_82546_rev_3">e1000_82546_rev_3</dfn>,</td></tr>
<tr><th id="57">57</th><td>	<dfn class="enum" id="e1000_82541" title='e1000_82541' data-ref="e1000_82541">e1000_82541</dfn>,</td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="e1000_82541_rev_2" title='e1000_82541_rev_2' data-ref="e1000_82541_rev_2">e1000_82541_rev_2</dfn>,</td></tr>
<tr><th id="59">59</th><td>	<dfn class="enum" id="e1000_82547" title='e1000_82547' data-ref="e1000_82547">e1000_82547</dfn>,</td></tr>
<tr><th id="60">60</th><td>	<dfn class="enum" id="e1000_82547_rev_2" title='e1000_82547_rev_2' data-ref="e1000_82547_rev_2">e1000_82547_rev_2</dfn>,</td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="e1000_num_macs" title='e1000_num_macs' data-ref="e1000_num_macs">e1000_num_macs</dfn></td></tr>
<tr><th id="62">62</th><td>} <dfn class="typedef" id="e1000_mac_type" title='e1000_mac_type' data-type='enum e1000_mac_type' data-ref="e1000_mac_type">e1000_mac_type</dfn>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="65">65</th><td>	<dfn class="enum" id="e1000_eeprom_uninitialized" title='e1000_eeprom_uninitialized' data-ref="e1000_eeprom_uninitialized">e1000_eeprom_uninitialized</dfn> = <var>0</var>,</td></tr>
<tr><th id="66">66</th><td>	<dfn class="enum" id="e1000_eeprom_spi" title='e1000_eeprom_spi' data-ref="e1000_eeprom_spi">e1000_eeprom_spi</dfn>,</td></tr>
<tr><th id="67">67</th><td>	<dfn class="enum" id="e1000_eeprom_microwire" title='e1000_eeprom_microwire' data-ref="e1000_eeprom_microwire">e1000_eeprom_microwire</dfn>,</td></tr>
<tr><th id="68">68</th><td>	<dfn class="enum" id="e1000_eeprom_flash" title='e1000_eeprom_flash' data-ref="e1000_eeprom_flash">e1000_eeprom_flash</dfn>,</td></tr>
<tr><th id="69">69</th><td>	<dfn class="enum" id="e1000_eeprom_none" title='e1000_eeprom_none' data-ref="e1000_eeprom_none">e1000_eeprom_none</dfn>,	<i>/* No NVM support */</i></td></tr>
<tr><th id="70">70</th><td>	<dfn class="enum" id="e1000_num_eeprom_types" title='e1000_num_eeprom_types' data-ref="e1000_num_eeprom_types">e1000_num_eeprom_types</dfn></td></tr>
<tr><th id="71">71</th><td>} <dfn class="typedef" id="e1000_eeprom_type" title='e1000_eeprom_type' data-type='enum e1000_eeprom_type' data-ref="e1000_eeprom_type">e1000_eeprom_type</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* Media Types */</i></td></tr>
<tr><th id="74">74</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="75">75</th><td>	<dfn class="enum" id="e1000_media_type_copper" title='e1000_media_type_copper' data-ref="e1000_media_type_copper">e1000_media_type_copper</dfn> = <var>0</var>,</td></tr>
<tr><th id="76">76</th><td>	<dfn class="enum" id="e1000_media_type_fiber" title='e1000_media_type_fiber' data-ref="e1000_media_type_fiber">e1000_media_type_fiber</dfn> = <var>1</var>,</td></tr>
<tr><th id="77">77</th><td>	<dfn class="enum" id="e1000_media_type_internal_serdes" title='e1000_media_type_internal_serdes' data-ref="e1000_media_type_internal_serdes">e1000_media_type_internal_serdes</dfn> = <var>2</var>,</td></tr>
<tr><th id="78">78</th><td>	<dfn class="enum" id="e1000_num_media_types" title='e1000_num_media_types' data-ref="e1000_num_media_types">e1000_num_media_types</dfn></td></tr>
<tr><th id="79">79</th><td>} <dfn class="typedef" id="e1000_media_type" title='e1000_media_type' data-type='enum e1000_media_type' data-ref="e1000_media_type">e1000_media_type</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="82">82</th><td>	<dfn class="enum" id="e1000_10_half" title='e1000_10_half' data-ref="e1000_10_half">e1000_10_half</dfn> = <var>0</var>,</td></tr>
<tr><th id="83">83</th><td>	<dfn class="enum" id="e1000_10_full" title='e1000_10_full' data-ref="e1000_10_full">e1000_10_full</dfn> = <var>1</var>,</td></tr>
<tr><th id="84">84</th><td>	<dfn class="enum" id="e1000_100_half" title='e1000_100_half' data-ref="e1000_100_half">e1000_100_half</dfn> = <var>2</var>,</td></tr>
<tr><th id="85">85</th><td>	<dfn class="enum" id="e1000_100_full" title='e1000_100_full' data-ref="e1000_100_full">e1000_100_full</dfn> = <var>3</var></td></tr>
<tr><th id="86">86</th><td>} <dfn class="typedef" id="e1000_speed_duplex_type" title='e1000_speed_duplex_type' data-type='enum e1000_speed_duplex_type' data-ref="e1000_speed_duplex_type">e1000_speed_duplex_type</dfn>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* Flow Control Settings */</i></td></tr>
<tr><th id="89">89</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="90">90</th><td>	<dfn class="enum" id="E1000_FC_NONE" title='E1000_FC_NONE' data-ref="E1000_FC_NONE">E1000_FC_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="91">91</th><td>	<dfn class="enum" id="E1000_FC_RX_PAUSE" title='E1000_FC_RX_PAUSE' data-ref="E1000_FC_RX_PAUSE">E1000_FC_RX_PAUSE</dfn> = <var>1</var>,</td></tr>
<tr><th id="92">92</th><td>	<dfn class="enum" id="E1000_FC_TX_PAUSE" title='E1000_FC_TX_PAUSE' data-ref="E1000_FC_TX_PAUSE">E1000_FC_TX_PAUSE</dfn> = <var>2</var>,</td></tr>
<tr><th id="93">93</th><td>	<dfn class="enum" id="E1000_FC_FULL" title='E1000_FC_FULL' data-ref="E1000_FC_FULL">E1000_FC_FULL</dfn> = <var>3</var>,</td></tr>
<tr><th id="94">94</th><td>	<dfn class="enum" id="E1000_FC_DEFAULT" title='E1000_FC_DEFAULT' data-ref="E1000_FC_DEFAULT">E1000_FC_DEFAULT</dfn> = <var>0xFF</var></td></tr>
<tr><th id="95">95</th><td>} <dfn class="typedef" id="e1000_fc_type" title='e1000_fc_type' data-type='enum e1000_fc_type' data-ref="e1000_fc_type">e1000_fc_type</dfn>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><b>struct</b> <dfn class="type def" id="e1000_shadow_ram" title='e1000_shadow_ram' data-ref="e1000_shadow_ram">e1000_shadow_ram</dfn> {</td></tr>
<tr><th id="98">98</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_shadow_ram::eeprom_word" title='e1000_shadow_ram::eeprom_word' data-ref="e1000_shadow_ram::eeprom_word">eeprom_word</dfn>;</td></tr>
<tr><th id="99">99</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_shadow_ram::modified" title='e1000_shadow_ram::modified' data-ref="e1000_shadow_ram::modified">modified</dfn>;</td></tr>
<tr><th id="100">100</th><td>};</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* PCI bus types */</i></td></tr>
<tr><th id="103">103</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="104">104</th><td>	<dfn class="enum" id="e1000_bus_type_unknown" title='e1000_bus_type_unknown' data-ref="e1000_bus_type_unknown">e1000_bus_type_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="105">105</th><td>	<dfn class="enum" id="e1000_bus_type_pci" title='e1000_bus_type_pci' data-ref="e1000_bus_type_pci">e1000_bus_type_pci</dfn>,</td></tr>
<tr><th id="106">106</th><td>	<dfn class="enum" id="e1000_bus_type_pcix" title='e1000_bus_type_pcix' data-ref="e1000_bus_type_pcix">e1000_bus_type_pcix</dfn>,</td></tr>
<tr><th id="107">107</th><td>	<dfn class="enum" id="e1000_bus_type_reserved" title='e1000_bus_type_reserved' data-ref="e1000_bus_type_reserved">e1000_bus_type_reserved</dfn></td></tr>
<tr><th id="108">108</th><td>} <dfn class="typedef" id="e1000_bus_type" title='e1000_bus_type' data-type='enum e1000_bus_type' data-ref="e1000_bus_type">e1000_bus_type</dfn>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* PCI bus speeds */</i></td></tr>
<tr><th id="111">111</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="112">112</th><td>	<dfn class="enum" id="e1000_bus_speed_unknown" title='e1000_bus_speed_unknown' data-ref="e1000_bus_speed_unknown">e1000_bus_speed_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="113">113</th><td>	<dfn class="enum" id="e1000_bus_speed_33" title='e1000_bus_speed_33' data-ref="e1000_bus_speed_33">e1000_bus_speed_33</dfn>,</td></tr>
<tr><th id="114">114</th><td>	<dfn class="enum" id="e1000_bus_speed_66" title='e1000_bus_speed_66' data-ref="e1000_bus_speed_66">e1000_bus_speed_66</dfn>,</td></tr>
<tr><th id="115">115</th><td>	<dfn class="enum" id="e1000_bus_speed_100" title='e1000_bus_speed_100' data-ref="e1000_bus_speed_100">e1000_bus_speed_100</dfn>,</td></tr>
<tr><th id="116">116</th><td>	<dfn class="enum" id="e1000_bus_speed_120" title='e1000_bus_speed_120' data-ref="e1000_bus_speed_120">e1000_bus_speed_120</dfn>,</td></tr>
<tr><th id="117">117</th><td>	<dfn class="enum" id="e1000_bus_speed_133" title='e1000_bus_speed_133' data-ref="e1000_bus_speed_133">e1000_bus_speed_133</dfn>,</td></tr>
<tr><th id="118">118</th><td>	<dfn class="enum" id="e1000_bus_speed_reserved" title='e1000_bus_speed_reserved' data-ref="e1000_bus_speed_reserved">e1000_bus_speed_reserved</dfn></td></tr>
<tr><th id="119">119</th><td>} <dfn class="typedef" id="e1000_bus_speed" title='e1000_bus_speed' data-type='enum e1000_bus_speed' data-ref="e1000_bus_speed">e1000_bus_speed</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* PCI bus widths */</i></td></tr>
<tr><th id="122">122</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="e1000_bus_width_unknown" title='e1000_bus_width_unknown' data-ref="e1000_bus_width_unknown">e1000_bus_width_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="124">124</th><td>	<dfn class="enum" id="e1000_bus_width_32" title='e1000_bus_width_32' data-ref="e1000_bus_width_32">e1000_bus_width_32</dfn>,</td></tr>
<tr><th id="125">125</th><td>	<dfn class="enum" id="e1000_bus_width_64" title='e1000_bus_width_64' data-ref="e1000_bus_width_64">e1000_bus_width_64</dfn>,</td></tr>
<tr><th id="126">126</th><td>	<dfn class="enum" id="e1000_bus_width_reserved" title='e1000_bus_width_reserved' data-ref="e1000_bus_width_reserved">e1000_bus_width_reserved</dfn></td></tr>
<tr><th id="127">127</th><td>} <dfn class="typedef" id="e1000_bus_width" title='e1000_bus_width' data-type='enum e1000_bus_width' data-ref="e1000_bus_width">e1000_bus_width</dfn>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* PHY status info structure and supporting enums */</i></td></tr>
<tr><th id="130">130</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="e1000_cable_length_50" title='e1000_cable_length_50' data-ref="e1000_cable_length_50">e1000_cable_length_50</dfn> = <var>0</var>,</td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="e1000_cable_length_50_80" title='e1000_cable_length_50_80' data-ref="e1000_cable_length_50_80">e1000_cable_length_50_80</dfn>,</td></tr>
<tr><th id="133">133</th><td>	<dfn class="enum" id="e1000_cable_length_80_110" title='e1000_cable_length_80_110' data-ref="e1000_cable_length_80_110">e1000_cable_length_80_110</dfn>,</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="e1000_cable_length_110_140" title='e1000_cable_length_110_140' data-ref="e1000_cable_length_110_140">e1000_cable_length_110_140</dfn>,</td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="e1000_cable_length_140" title='e1000_cable_length_140' data-ref="e1000_cable_length_140">e1000_cable_length_140</dfn>,</td></tr>
<tr><th id="136">136</th><td>	<dfn class="enum" id="e1000_cable_length_undefined" title='e1000_cable_length_undefined' data-ref="e1000_cable_length_undefined">e1000_cable_length_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="137">137</th><td>} <dfn class="typedef" id="e1000_cable_length" title='e1000_cable_length' data-type='enum e1000_cable_length' data-ref="e1000_cable_length">e1000_cable_length</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="e1000_gg_cable_length_60" title='e1000_gg_cable_length_60' data-ref="e1000_gg_cable_length_60">e1000_gg_cable_length_60</dfn> = <var>0</var>,</td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="e1000_gg_cable_length_60_115" title='e1000_gg_cable_length_60_115' data-ref="e1000_gg_cable_length_60_115">e1000_gg_cable_length_60_115</dfn> = <var>1</var>,</td></tr>
<tr><th id="142">142</th><td>	<dfn class="enum" id="e1000_gg_cable_length_115_150" title='e1000_gg_cable_length_115_150' data-ref="e1000_gg_cable_length_115_150">e1000_gg_cable_length_115_150</dfn> = <var>2</var>,</td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="e1000_gg_cable_length_150" title='e1000_gg_cable_length_150' data-ref="e1000_gg_cable_length_150">e1000_gg_cable_length_150</dfn> = <var>4</var></td></tr>
<tr><th id="144">144</th><td>} <dfn class="typedef" id="e1000_gg_cable_length" title='e1000_gg_cable_length' data-type='enum e1000_gg_cable_length' data-ref="e1000_gg_cable_length">e1000_gg_cable_length</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="e1000_igp_cable_length_10" title='e1000_igp_cable_length_10' data-ref="e1000_igp_cable_length_10">e1000_igp_cable_length_10</dfn> = <var>10</var>,</td></tr>
<tr><th id="148">148</th><td>	<dfn class="enum" id="e1000_igp_cable_length_20" title='e1000_igp_cable_length_20' data-ref="e1000_igp_cable_length_20">e1000_igp_cable_length_20</dfn> = <var>20</var>,</td></tr>
<tr><th id="149">149</th><td>	<dfn class="enum" id="e1000_igp_cable_length_30" title='e1000_igp_cable_length_30' data-ref="e1000_igp_cable_length_30">e1000_igp_cable_length_30</dfn> = <var>30</var>,</td></tr>
<tr><th id="150">150</th><td>	<dfn class="enum" id="e1000_igp_cable_length_40" title='e1000_igp_cable_length_40' data-ref="e1000_igp_cable_length_40">e1000_igp_cable_length_40</dfn> = <var>40</var>,</td></tr>
<tr><th id="151">151</th><td>	<dfn class="enum" id="e1000_igp_cable_length_50" title='e1000_igp_cable_length_50' data-ref="e1000_igp_cable_length_50">e1000_igp_cable_length_50</dfn> = <var>50</var>,</td></tr>
<tr><th id="152">152</th><td>	<dfn class="enum" id="e1000_igp_cable_length_60" title='e1000_igp_cable_length_60' data-ref="e1000_igp_cable_length_60">e1000_igp_cable_length_60</dfn> = <var>60</var>,</td></tr>
<tr><th id="153">153</th><td>	<dfn class="enum" id="e1000_igp_cable_length_70" title='e1000_igp_cable_length_70' data-ref="e1000_igp_cable_length_70">e1000_igp_cable_length_70</dfn> = <var>70</var>,</td></tr>
<tr><th id="154">154</th><td>	<dfn class="enum" id="e1000_igp_cable_length_80" title='e1000_igp_cable_length_80' data-ref="e1000_igp_cable_length_80">e1000_igp_cable_length_80</dfn> = <var>80</var>,</td></tr>
<tr><th id="155">155</th><td>	<dfn class="enum" id="e1000_igp_cable_length_90" title='e1000_igp_cable_length_90' data-ref="e1000_igp_cable_length_90">e1000_igp_cable_length_90</dfn> = <var>90</var>,</td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="e1000_igp_cable_length_100" title='e1000_igp_cable_length_100' data-ref="e1000_igp_cable_length_100">e1000_igp_cable_length_100</dfn> = <var>100</var>,</td></tr>
<tr><th id="157">157</th><td>	<dfn class="enum" id="e1000_igp_cable_length_110" title='e1000_igp_cable_length_110' data-ref="e1000_igp_cable_length_110">e1000_igp_cable_length_110</dfn> = <var>110</var>,</td></tr>
<tr><th id="158">158</th><td>	<dfn class="enum" id="e1000_igp_cable_length_115" title='e1000_igp_cable_length_115' data-ref="e1000_igp_cable_length_115">e1000_igp_cable_length_115</dfn> = <var>115</var>,</td></tr>
<tr><th id="159">159</th><td>	<dfn class="enum" id="e1000_igp_cable_length_120" title='e1000_igp_cable_length_120' data-ref="e1000_igp_cable_length_120">e1000_igp_cable_length_120</dfn> = <var>120</var>,</td></tr>
<tr><th id="160">160</th><td>	<dfn class="enum" id="e1000_igp_cable_length_130" title='e1000_igp_cable_length_130' data-ref="e1000_igp_cable_length_130">e1000_igp_cable_length_130</dfn> = <var>130</var>,</td></tr>
<tr><th id="161">161</th><td>	<dfn class="enum" id="e1000_igp_cable_length_140" title='e1000_igp_cable_length_140' data-ref="e1000_igp_cable_length_140">e1000_igp_cable_length_140</dfn> = <var>140</var>,</td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="e1000_igp_cable_length_150" title='e1000_igp_cable_length_150' data-ref="e1000_igp_cable_length_150">e1000_igp_cable_length_150</dfn> = <var>150</var>,</td></tr>
<tr><th id="163">163</th><td>	<dfn class="enum" id="e1000_igp_cable_length_160" title='e1000_igp_cable_length_160' data-ref="e1000_igp_cable_length_160">e1000_igp_cable_length_160</dfn> = <var>160</var>,</td></tr>
<tr><th id="164">164</th><td>	<dfn class="enum" id="e1000_igp_cable_length_170" title='e1000_igp_cable_length_170' data-ref="e1000_igp_cable_length_170">e1000_igp_cable_length_170</dfn> = <var>170</var>,</td></tr>
<tr><th id="165">165</th><td>	<dfn class="enum" id="e1000_igp_cable_length_180" title='e1000_igp_cable_length_180' data-ref="e1000_igp_cable_length_180">e1000_igp_cable_length_180</dfn> = <var>180</var></td></tr>
<tr><th id="166">166</th><td>} <dfn class="typedef" id="e1000_igp_cable_length" title='e1000_igp_cable_length' data-type='enum e1000_igp_cable_length' data-ref="e1000_igp_cable_length">e1000_igp_cable_length</dfn>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="e1000_10bt_ext_dist_enable_normal" title='e1000_10bt_ext_dist_enable_normal' data-ref="e1000_10bt_ext_dist_enable_normal">e1000_10bt_ext_dist_enable_normal</dfn> = <var>0</var>,</td></tr>
<tr><th id="170">170</th><td>	<dfn class="enum" id="e1000_10bt_ext_dist_enable_lower" title='e1000_10bt_ext_dist_enable_lower' data-ref="e1000_10bt_ext_dist_enable_lower">e1000_10bt_ext_dist_enable_lower</dfn>,</td></tr>
<tr><th id="171">171</th><td>	<dfn class="enum" id="e1000_10bt_ext_dist_enable_undefined" title='e1000_10bt_ext_dist_enable_undefined' data-ref="e1000_10bt_ext_dist_enable_undefined">e1000_10bt_ext_dist_enable_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="172">172</th><td>} <dfn class="typedef" id="e1000_10bt_ext_dist_enable" title='e1000_10bt_ext_dist_enable' data-type='enum e1000_10bt_ext_dist_enable' data-ref="e1000_10bt_ext_dist_enable">e1000_10bt_ext_dist_enable</dfn>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="175">175</th><td>	<dfn class="enum" id="e1000_rev_polarity_normal" title='e1000_rev_polarity_normal' data-ref="e1000_rev_polarity_normal">e1000_rev_polarity_normal</dfn> = <var>0</var>,</td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="e1000_rev_polarity_reversed" title='e1000_rev_polarity_reversed' data-ref="e1000_rev_polarity_reversed">e1000_rev_polarity_reversed</dfn>,</td></tr>
<tr><th id="177">177</th><td>	<dfn class="enum" id="e1000_rev_polarity_undefined" title='e1000_rev_polarity_undefined' data-ref="e1000_rev_polarity_undefined">e1000_rev_polarity_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="178">178</th><td>} <dfn class="typedef" id="e1000_rev_polarity" title='e1000_rev_polarity' data-type='enum e1000_rev_polarity' data-ref="e1000_rev_polarity">e1000_rev_polarity</dfn>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="181">181</th><td>	<dfn class="enum" id="e1000_downshift_normal" title='e1000_downshift_normal' data-ref="e1000_downshift_normal">e1000_downshift_normal</dfn> = <var>0</var>,</td></tr>
<tr><th id="182">182</th><td>	<dfn class="enum" id="e1000_downshift_activated" title='e1000_downshift_activated' data-ref="e1000_downshift_activated">e1000_downshift_activated</dfn>,</td></tr>
<tr><th id="183">183</th><td>	<dfn class="enum" id="e1000_downshift_undefined" title='e1000_downshift_undefined' data-ref="e1000_downshift_undefined">e1000_downshift_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="184">184</th><td>} <dfn class="typedef" id="e1000_downshift" title='e1000_downshift' data-type='enum e1000_downshift' data-ref="e1000_downshift">e1000_downshift</dfn>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="187">187</th><td>	<dfn class="enum" id="e1000_smart_speed_default" title='e1000_smart_speed_default' data-ref="e1000_smart_speed_default">e1000_smart_speed_default</dfn> = <var>0</var>,</td></tr>
<tr><th id="188">188</th><td>	<dfn class="enum" id="e1000_smart_speed_on" title='e1000_smart_speed_on' data-ref="e1000_smart_speed_on">e1000_smart_speed_on</dfn>,</td></tr>
<tr><th id="189">189</th><td>	<dfn class="enum" id="e1000_smart_speed_off" title='e1000_smart_speed_off' data-ref="e1000_smart_speed_off">e1000_smart_speed_off</dfn></td></tr>
<tr><th id="190">190</th><td>} <dfn class="typedef" id="e1000_smart_speed" title='e1000_smart_speed' data-type='enum e1000_smart_speed' data-ref="e1000_smart_speed">e1000_smart_speed</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="e1000_polarity_reversal_enabled" title='e1000_polarity_reversal_enabled' data-ref="e1000_polarity_reversal_enabled">e1000_polarity_reversal_enabled</dfn> = <var>0</var>,</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="e1000_polarity_reversal_disabled" title='e1000_polarity_reversal_disabled' data-ref="e1000_polarity_reversal_disabled">e1000_polarity_reversal_disabled</dfn>,</td></tr>
<tr><th id="195">195</th><td>	<dfn class="enum" id="e1000_polarity_reversal_undefined" title='e1000_polarity_reversal_undefined' data-ref="e1000_polarity_reversal_undefined">e1000_polarity_reversal_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="196">196</th><td>} <dfn class="typedef" id="e1000_polarity_reversal" title='e1000_polarity_reversal' data-type='enum e1000_polarity_reversal' data-ref="e1000_polarity_reversal">e1000_polarity_reversal</dfn>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="e1000_auto_x_mode_manual_mdi" title='e1000_auto_x_mode_manual_mdi' data-ref="e1000_auto_x_mode_manual_mdi">e1000_auto_x_mode_manual_mdi</dfn> = <var>0</var>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="e1000_auto_x_mode_manual_mdix" title='e1000_auto_x_mode_manual_mdix' data-ref="e1000_auto_x_mode_manual_mdix">e1000_auto_x_mode_manual_mdix</dfn>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="e1000_auto_x_mode_auto1" title='e1000_auto_x_mode_auto1' data-ref="e1000_auto_x_mode_auto1">e1000_auto_x_mode_auto1</dfn>,</td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="e1000_auto_x_mode_auto2" title='e1000_auto_x_mode_auto2' data-ref="e1000_auto_x_mode_auto2">e1000_auto_x_mode_auto2</dfn>,</td></tr>
<tr><th id="203">203</th><td>	<dfn class="enum" id="e1000_auto_x_mode_undefined" title='e1000_auto_x_mode_undefined' data-ref="e1000_auto_x_mode_undefined">e1000_auto_x_mode_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="204">204</th><td>} <dfn class="typedef" id="e1000_auto_x_mode" title='e1000_auto_x_mode' data-type='enum e1000_auto_x_mode' data-ref="e1000_auto_x_mode">e1000_auto_x_mode</dfn>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="207">207</th><td>	<dfn class="enum" id="e1000_1000t_rx_status_not_ok" title='e1000_1000t_rx_status_not_ok' data-ref="e1000_1000t_rx_status_not_ok">e1000_1000t_rx_status_not_ok</dfn> = <var>0</var>,</td></tr>
<tr><th id="208">208</th><td>	<dfn class="enum" id="e1000_1000t_rx_status_ok" title='e1000_1000t_rx_status_ok' data-ref="e1000_1000t_rx_status_ok">e1000_1000t_rx_status_ok</dfn>,</td></tr>
<tr><th id="209">209</th><td>	<dfn class="enum" id="e1000_1000t_rx_status_undefined" title='e1000_1000t_rx_status_undefined' data-ref="e1000_1000t_rx_status_undefined">e1000_1000t_rx_status_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="210">210</th><td>} <dfn class="typedef" id="e1000_1000t_rx_status" title='e1000_1000t_rx_status' data-type='enum e1000_1000t_rx_status' data-ref="e1000_1000t_rx_status">e1000_1000t_rx_status</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="e1000_phy_m88" title='e1000_phy_m88' data-ref="e1000_phy_m88">e1000_phy_m88</dfn> = <var>0</var>,</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="e1000_phy_igp" title='e1000_phy_igp' data-ref="e1000_phy_igp">e1000_phy_igp</dfn>,</td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="e1000_phy_8211" title='e1000_phy_8211' data-ref="e1000_phy_8211">e1000_phy_8211</dfn>,</td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="e1000_phy_8201" title='e1000_phy_8201' data-ref="e1000_phy_8201">e1000_phy_8201</dfn>,</td></tr>
<tr><th id="217">217</th><td>	<dfn class="enum" id="e1000_phy_undefined" title='e1000_phy_undefined' data-ref="e1000_phy_undefined">e1000_phy_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="218">218</th><td>} <dfn class="typedef" id="e1000_phy_type" title='e1000_phy_type' data-type='enum e1000_phy_type' data-ref="e1000_phy_type">e1000_phy_type</dfn>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="221">221</th><td>	<dfn class="enum" id="e1000_ms_hw_default" title='e1000_ms_hw_default' data-ref="e1000_ms_hw_default">e1000_ms_hw_default</dfn> = <var>0</var>,</td></tr>
<tr><th id="222">222</th><td>	<dfn class="enum" id="e1000_ms_force_master" title='e1000_ms_force_master' data-ref="e1000_ms_force_master">e1000_ms_force_master</dfn>,</td></tr>
<tr><th id="223">223</th><td>	<dfn class="enum" id="e1000_ms_force_slave" title='e1000_ms_force_slave' data-ref="e1000_ms_force_slave">e1000_ms_force_slave</dfn>,</td></tr>
<tr><th id="224">224</th><td>	<dfn class="enum" id="e1000_ms_auto" title='e1000_ms_auto' data-ref="e1000_ms_auto">e1000_ms_auto</dfn></td></tr>
<tr><th id="225">225</th><td>} <dfn class="typedef" id="e1000_ms_type" title='e1000_ms_type' data-type='enum e1000_ms_type' data-ref="e1000_ms_type">e1000_ms_type</dfn>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="228">228</th><td>	<dfn class="enum" id="e1000_ffe_config_enabled" title='e1000_ffe_config_enabled' data-ref="e1000_ffe_config_enabled">e1000_ffe_config_enabled</dfn> = <var>0</var>,</td></tr>
<tr><th id="229">229</th><td>	<dfn class="enum" id="e1000_ffe_config_active" title='e1000_ffe_config_active' data-ref="e1000_ffe_config_active">e1000_ffe_config_active</dfn>,</td></tr>
<tr><th id="230">230</th><td>	<dfn class="enum" id="e1000_ffe_config_blocked" title='e1000_ffe_config_blocked' data-ref="e1000_ffe_config_blocked">e1000_ffe_config_blocked</dfn></td></tr>
<tr><th id="231">231</th><td>} <dfn class="typedef" id="e1000_ffe_config" title='e1000_ffe_config' data-type='enum e1000_ffe_config' data-ref="e1000_ffe_config">e1000_ffe_config</dfn>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="234">234</th><td>	<dfn class="enum" id="e1000_dsp_config_disabled" title='e1000_dsp_config_disabled' data-ref="e1000_dsp_config_disabled">e1000_dsp_config_disabled</dfn> = <var>0</var>,</td></tr>
<tr><th id="235">235</th><td>	<dfn class="enum" id="e1000_dsp_config_enabled" title='e1000_dsp_config_enabled' data-ref="e1000_dsp_config_enabled">e1000_dsp_config_enabled</dfn>,</td></tr>
<tr><th id="236">236</th><td>	<dfn class="enum" id="e1000_dsp_config_activated" title='e1000_dsp_config_activated' data-ref="e1000_dsp_config_activated">e1000_dsp_config_activated</dfn>,</td></tr>
<tr><th id="237">237</th><td>	<dfn class="enum" id="e1000_dsp_config_undefined" title='e1000_dsp_config_undefined' data-ref="e1000_dsp_config_undefined">e1000_dsp_config_undefined</dfn> = <var>0xFF</var></td></tr>
<tr><th id="238">238</th><td>} <dfn class="typedef" id="e1000_dsp_config" title='e1000_dsp_config' data-type='enum e1000_dsp_config' data-ref="e1000_dsp_config">e1000_dsp_config</dfn>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><b>struct</b> <dfn class="type def" id="e1000_phy_info" title='e1000_phy_info' data-ref="e1000_phy_info">e1000_phy_info</dfn> {</td></tr>
<tr><th id="241">241</th><td>	<a class="typedef" href="#e1000_cable_length" title='e1000_cable_length' data-type='enum e1000_cable_length' data-ref="e1000_cable_length">e1000_cable_length</a> <dfn class="decl field" id="e1000_phy_info::cable_length" title='e1000_phy_info::cable_length' data-ref="e1000_phy_info::cable_length">cable_length</dfn>;</td></tr>
<tr><th id="242">242</th><td>	<a class="typedef" href="#e1000_10bt_ext_dist_enable" title='e1000_10bt_ext_dist_enable' data-type='enum e1000_10bt_ext_dist_enable' data-ref="e1000_10bt_ext_dist_enable">e1000_10bt_ext_dist_enable</a> <dfn class="decl field" id="e1000_phy_info::extended_10bt_distance" title='e1000_phy_info::extended_10bt_distance' data-ref="e1000_phy_info::extended_10bt_distance">extended_10bt_distance</dfn>;</td></tr>
<tr><th id="243">243</th><td>	<a class="typedef" href="#e1000_rev_polarity" title='e1000_rev_polarity' data-type='enum e1000_rev_polarity' data-ref="e1000_rev_polarity">e1000_rev_polarity</a> <dfn class="decl field" id="e1000_phy_info::cable_polarity" title='e1000_phy_info::cable_polarity' data-ref="e1000_phy_info::cable_polarity">cable_polarity</dfn>;</td></tr>
<tr><th id="244">244</th><td>	<a class="typedef" href="#e1000_downshift" title='e1000_downshift' data-type='enum e1000_downshift' data-ref="e1000_downshift">e1000_downshift</a> <dfn class="decl field" id="e1000_phy_info::downshift" title='e1000_phy_info::downshift' data-ref="e1000_phy_info::downshift">downshift</dfn>;</td></tr>
<tr><th id="245">245</th><td>	<a class="typedef" href="#e1000_polarity_reversal" title='e1000_polarity_reversal' data-type='enum e1000_polarity_reversal' data-ref="e1000_polarity_reversal">e1000_polarity_reversal</a> <dfn class="decl field" id="e1000_phy_info::polarity_correction" title='e1000_phy_info::polarity_correction' data-ref="e1000_phy_info::polarity_correction">polarity_correction</dfn>;</td></tr>
<tr><th id="246">246</th><td>	<a class="typedef" href="#e1000_auto_x_mode" title='e1000_auto_x_mode' data-type='enum e1000_auto_x_mode' data-ref="e1000_auto_x_mode">e1000_auto_x_mode</a> <dfn class="decl field" id="e1000_phy_info::mdix_mode" title='e1000_phy_info::mdix_mode' data-ref="e1000_phy_info::mdix_mode">mdix_mode</dfn>;</td></tr>
<tr><th id="247">247</th><td>	<a class="typedef" href="#e1000_1000t_rx_status" title='e1000_1000t_rx_status' data-type='enum e1000_1000t_rx_status' data-ref="e1000_1000t_rx_status">e1000_1000t_rx_status</a> <dfn class="decl field" id="e1000_phy_info::local_rx" title='e1000_phy_info::local_rx' data-ref="e1000_phy_info::local_rx">local_rx</dfn>;</td></tr>
<tr><th id="248">248</th><td>	<a class="typedef" href="#e1000_1000t_rx_status" title='e1000_1000t_rx_status' data-type='enum e1000_1000t_rx_status' data-ref="e1000_1000t_rx_status">e1000_1000t_rx_status</a> <dfn class="decl field" id="e1000_phy_info::remote_rx" title='e1000_phy_info::remote_rx' data-ref="e1000_phy_info::remote_rx">remote_rx</dfn>;</td></tr>
<tr><th id="249">249</th><td>};</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><b>struct</b> <dfn class="type def" id="e1000_phy_stats" title='e1000_phy_stats' data-ref="e1000_phy_stats">e1000_phy_stats</dfn> {</td></tr>
<tr><th id="252">252</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_phy_stats::idle_errors" title='e1000_phy_stats::idle_errors' data-ref="e1000_phy_stats::idle_errors">idle_errors</dfn>;</td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_phy_stats::receive_errors" title='e1000_phy_stats::receive_errors' data-ref="e1000_phy_stats::receive_errors">receive_errors</dfn>;</td></tr>
<tr><th id="254">254</th><td>};</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><b>struct</b> <dfn class="type def" id="e1000_eeprom_info" title='e1000_eeprom_info' data-ref="e1000_eeprom_info">e1000_eeprom_info</dfn> {</td></tr>
<tr><th id="257">257</th><td>	<a class="typedef" href="#e1000_eeprom_type" title='e1000_eeprom_type' data-type='enum e1000_eeprom_type' data-ref="e1000_eeprom_type">e1000_eeprom_type</a> <dfn class="decl field" id="e1000_eeprom_info::type" title='e1000_eeprom_info::type' data-ref="e1000_eeprom_info::type">type</dfn>;</td></tr>
<tr><th id="258">258</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_eeprom_info::word_size" title='e1000_eeprom_info::word_size' data-ref="e1000_eeprom_info::word_size">word_size</dfn>;</td></tr>
<tr><th id="259">259</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_eeprom_info::opcode_bits" title='e1000_eeprom_info::opcode_bits' data-ref="e1000_eeprom_info::opcode_bits">opcode_bits</dfn>;</td></tr>
<tr><th id="260">260</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_eeprom_info::address_bits" title='e1000_eeprom_info::address_bits' data-ref="e1000_eeprom_info::address_bits">address_bits</dfn>;</td></tr>
<tr><th id="261">261</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_eeprom_info::delay_usec" title='e1000_eeprom_info::delay_usec' data-ref="e1000_eeprom_info::delay_usec">delay_usec</dfn>;</td></tr>
<tr><th id="262">262</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_eeprom_info::page_size" title='e1000_eeprom_info::page_size' data-ref="e1000_eeprom_info::page_size">page_size</dfn>;</td></tr>
<tr><th id="263">263</th><td>};</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* Flex ASF Information */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E1000_HOST_IF_MAX_SIZE" data-ref="_M/E1000_HOST_IF_MAX_SIZE">E1000_HOST_IF_MAX_SIZE</dfn>  2048</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="269">269</th><td>	<dfn class="enum" id="e1000_byte_align" title='e1000_byte_align' data-ref="e1000_byte_align">e1000_byte_align</dfn> = <var>0</var>,</td></tr>
<tr><th id="270">270</th><td>	<dfn class="enum" id="e1000_word_align" title='e1000_word_align' data-ref="e1000_word_align">e1000_word_align</dfn> = <var>1</var>,</td></tr>
<tr><th id="271">271</th><td>	<dfn class="enum" id="e1000_dword_align" title='e1000_dword_align' data-ref="e1000_dword_align">e1000_dword_align</dfn> = <var>2</var></td></tr>
<tr><th id="272">272</th><td>} <dfn class="typedef" id="e1000_align_type" title='e1000_align_type' data-type='enum e1000_align_type' data-ref="e1000_align_type">e1000_align_type</dfn>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E1000_SUCCESS" data-ref="_M/E1000_SUCCESS">E1000_SUCCESS</dfn>      0</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_EEPROM" data-ref="_M/E1000_ERR_EEPROM">E1000_ERR_EEPROM</dfn>   1</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY" data-ref="_M/E1000_ERR_PHY">E1000_ERR_PHY</dfn>      2</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_CONFIG" data-ref="_M/E1000_ERR_CONFIG">E1000_ERR_CONFIG</dfn>   3</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PARAM" data-ref="_M/E1000_ERR_PARAM">E1000_ERR_PARAM</dfn>    4</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MAC_TYPE" data-ref="_M/E1000_ERR_MAC_TYPE">E1000_ERR_MAC_TYPE</dfn> 5</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY_TYPE" data-ref="_M/E1000_ERR_PHY_TYPE">E1000_ERR_PHY_TYPE</dfn> 6</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_RESET" data-ref="_M/E1000_ERR_RESET">E1000_ERR_RESET</dfn>   9</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MASTER_REQUESTS_PENDING" data-ref="_M/E1000_ERR_MASTER_REQUESTS_PENDING">E1000_ERR_MASTER_REQUESTS_PENDING</dfn> 10</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_HOST_INTERFACE_COMMAND" data-ref="_M/E1000_ERR_HOST_INTERFACE_COMMAND">E1000_ERR_HOST_INTERFACE_COMMAND</dfn> 11</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E1000_BLK_PHY_RESET" data-ref="_M/E1000_BLK_PHY_RESET">E1000_BLK_PHY_RESET</dfn>   12</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E1000_BYTE_SWAP_WORD" data-ref="_M/E1000_BYTE_SWAP_WORD">E1000_BYTE_SWAP_WORD</dfn>(_value) ((((_value) &amp; 0x00ff) &lt;&lt; 8) | \</u></td></tr>
<tr><th id="288">288</th><td><u>                                     (((_value) &amp; 0xff00) &gt;&gt; 8))</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><i>/* Function prototypes */</i></td></tr>
<tr><th id="291">291</th><td><i>/* Initialization */</i></td></tr>
<tr><th id="292">292</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_reset_hw" title='e1000_reset_hw' data-ref="e1000_reset_hw">e1000_reset_hw</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="1668hw" title='hw' data-type='struct e1000_hw *' data-ref="1668hw">hw</dfn>);</td></tr>
<tr><th id="293">293</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_init_hw" title='e1000_init_hw' data-ref="e1000_init_hw">e1000_init_hw</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="1669hw" title='hw' data-type='struct e1000_hw *' data-ref="1669hw">hw</dfn>);</td></tr>
<tr><th id="294">294</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_set_mac_type" title='e1000_set_mac_type' data-ref="e1000_set_mac_type">e1000_set_mac_type</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="1670hw" title='hw' data-type='struct e1000_hw *' data-ref="1670hw">hw</dfn>);</td></tr>
<tr><th id="295">295</th><td><em>void</em> <dfn class="decl fn" id="e1000_set_media_type" title='e1000_set_media_type' data-ref="e1000_set_media_type">e1000_set_media_type</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="1671hw" title='hw' data-type='struct e1000_hw *' data-ref="1671hw">hw</dfn>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* Link Configuration */</i></td></tr>
<tr><th id="298">298</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_setup_link" title='e1000_setup_link' data-ref="e1000_setup_link">e1000_setup_link</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="1672hw" title='hw' data-type='struct e1000_hw *' data-ref="1672hw">hw</dfn>);</td></tr>
<tr><th id="299">299</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_phy_setup_autoneg" title='e1000_phy_setup_autoneg' data-ref="e1000_phy_setup_autoneg">e1000_phy_setup_autoneg</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="1673hw" title='hw' data-type='struct e1000_hw *' data-ref="1673hw">hw</dfn>);</td></tr>
<tr><th id="300">300</th><td><em>void</em> <dfn class="decl fn" id="e1000_config_collision_dist" title='e1000_config_collision_dist' data-ref="e1000_config_collision_dist">e1000_config_collision_dist</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="1674hw" title='hw' data-type='struct e1000_hw *' data-ref="1674hw">hw</dfn>);</td></tr>
<tr><th id="301">301</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_check_for_link" title='e1000_check_for_link' data-ref="e1000_check_for_link">e1000_check_for_link</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col5 decl" id="1675hw" title='hw' data-type='struct e1000_hw *' data-ref="1675hw">hw</dfn>);</td></tr>
<tr><th id="302">302</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_get_speed_and_duplex" title='e1000_get_speed_and_duplex' data-ref="e1000_get_speed_and_duplex">e1000_get_speed_and_duplex</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="1676hw" title='hw' data-type='struct e1000_hw *' data-ref="1676hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> * <dfn class="local col7 decl" id="1677speed" title='speed' data-type='u16 *' data-ref="1677speed">speed</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> * <dfn class="local col8 decl" id="1678duplex" title='duplex' data-type='u16 *' data-ref="1678duplex">duplex</dfn>);</td></tr>
<tr><th id="303">303</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_force_mac_fc" title='e1000_force_mac_fc' data-ref="e1000_force_mac_fc">e1000_force_mac_fc</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="1679hw" title='hw' data-type='struct e1000_hw *' data-ref="1679hw">hw</dfn>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i>/* PHY */</i></td></tr>
<tr><th id="306">306</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_read_phy_reg" title='e1000_read_phy_reg' data-ref="e1000_read_phy_reg">e1000_read_phy_reg</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="1680hw" title='hw' data-type='struct e1000_hw *' data-ref="1680hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="1681reg_addr" title='reg_addr' data-type='u32' data-ref="1681reg_addr">reg_addr</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> * <dfn class="local col2 decl" id="1682phy_data" title='phy_data' data-type='u16 *' data-ref="1682phy_data">phy_data</dfn>);</td></tr>
<tr><th id="307">307</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_write_phy_reg" title='e1000_write_phy_reg' data-ref="e1000_write_phy_reg">e1000_write_phy_reg</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="1683hw" title='hw' data-type='struct e1000_hw *' data-ref="1683hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="1684reg_addr" title='reg_addr' data-type='u32' data-ref="1684reg_addr">reg_addr</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col5 decl" id="1685data" title='data' data-type='u16' data-ref="1685data">data</dfn>);</td></tr>
<tr><th id="308">308</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_phy_hw_reset" title='e1000_phy_hw_reset' data-ref="e1000_phy_hw_reset">e1000_phy_hw_reset</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="1686hw" title='hw' data-type='struct e1000_hw *' data-ref="1686hw">hw</dfn>);</td></tr>
<tr><th id="309">309</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_phy_reset" title='e1000_phy_reset' data-ref="e1000_phy_reset">e1000_phy_reset</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col7 decl" id="1687hw" title='hw' data-type='struct e1000_hw *' data-ref="1687hw">hw</dfn>);</td></tr>
<tr><th id="310">310</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_phy_get_info" title='e1000_phy_get_info' data-ref="e1000_phy_get_info">e1000_phy_get_info</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="1688hw" title='hw' data-type='struct e1000_hw *' data-ref="1688hw">hw</dfn>, <b>struct</b> <a class="type" href="#e1000_phy_info" title='e1000_phy_info' data-ref="e1000_phy_info">e1000_phy_info</a> *<dfn class="local col9 decl" id="1689phy_info" title='phy_info' data-type='struct e1000_phy_info *' data-ref="1689phy_info">phy_info</dfn>);</td></tr>
<tr><th id="311">311</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_validate_mdi_setting" title='e1000_validate_mdi_setting' data-ref="e1000_validate_mdi_setting">e1000_validate_mdi_setting</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="1690hw" title='hw' data-type='struct e1000_hw *' data-ref="1690hw">hw</dfn>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* EEPROM Functions */</i></td></tr>
<tr><th id="314">314</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_init_eeprom_params" title='e1000_init_eeprom_params' data-ref="e1000_init_eeprom_params">e1000_init_eeprom_params</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="1691hw" title='hw' data-type='struct e1000_hw *' data-ref="1691hw">hw</dfn>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><i>/* MNG HOST IF functions */</i></td></tr>
<tr><th id="317">317</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="e1000_enable_mng_pass_thru" title='e1000_enable_mng_pass_thru' data-ref="e1000_enable_mng_pass_thru">e1000_enable_mng_pass_thru</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="1692hw" title='hw' data-type='struct e1000_hw *' data-ref="1692hw">hw</dfn>);</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_DHCP_TX_PAYLOAD_CMD" data-ref="_M/E1000_MNG_DHCP_TX_PAYLOAD_CMD">E1000_MNG_DHCP_TX_PAYLOAD_CMD</dfn>   64</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E1000_HI_MAX_MNG_DATA_LENGTH" data-ref="_M/E1000_HI_MAX_MNG_DATA_LENGTH">E1000_HI_MAX_MNG_DATA_LENGTH</dfn>    0x6F8	/* Host Interface data length */</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_DHCP_COMMAND_TIMEOUT" data-ref="_M/E1000_MNG_DHCP_COMMAND_TIMEOUT">E1000_MNG_DHCP_COMMAND_TIMEOUT</dfn>  10	/* Time in ms to process MNG command */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_DHCP_COOKIE_OFFSET" data-ref="_M/E1000_MNG_DHCP_COOKIE_OFFSET">E1000_MNG_DHCP_COOKIE_OFFSET</dfn>    0x6F0	/* Cookie offset */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_DHCP_COOKIE_LENGTH" data-ref="_M/E1000_MNG_DHCP_COOKIE_LENGTH">E1000_MNG_DHCP_COOKIE_LENGTH</dfn>    0x10	/* Cookie length */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_IAMT_MODE" data-ref="_M/E1000_MNG_IAMT_MODE">E1000_MNG_IAMT_MODE</dfn>             0x3</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_ICH_IAMT_MODE" data-ref="_M/E1000_MNG_ICH_IAMT_MODE">E1000_MNG_ICH_IAMT_MODE</dfn>         0x2</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E1000_IAMT_SIGNATURE" data-ref="_M/E1000_IAMT_SIGNATURE">E1000_IAMT_SIGNATURE</dfn>            0x544D4149	/* Intel(R) Active Management Technology signature */</u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT" data-ref="_M/E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT">E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT</dfn> 0x1	/* DHCP parsing enabled */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT" data-ref="_M/E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT">E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT</dfn>    0x2	/* DHCP parsing enabled */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRY_SHIFT" data-ref="_M/E1000_VFTA_ENTRY_SHIFT">E1000_VFTA_ENTRY_SHIFT</dfn>                       0x5</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRY_MASK" data-ref="_M/E1000_VFTA_ENTRY_MASK">E1000_VFTA_ENTRY_MASK</dfn>                        0x7F</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRY_BIT_SHIFT_MASK" data-ref="_M/E1000_VFTA_ENTRY_BIT_SHIFT_MASK">E1000_VFTA_ENTRY_BIT_SHIFT_MASK</dfn>              0x1F</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><b>struct</b> <dfn class="type def" id="e1000_host_mng_command_header" title='e1000_host_mng_command_header' data-ref="e1000_host_mng_command_header">e1000_host_mng_command_header</dfn> {</td></tr>
<tr><th id="336">336</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_command_header::command_id" title='e1000_host_mng_command_header::command_id' data-ref="e1000_host_mng_command_header::command_id">command_id</dfn>;</td></tr>
<tr><th id="337">337</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_command_header::checksum" title='e1000_host_mng_command_header::checksum' data-ref="e1000_host_mng_command_header::checksum">checksum</dfn>;</td></tr>
<tr><th id="338">338</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_host_mng_command_header::reserved1" title='e1000_host_mng_command_header::reserved1' data-ref="e1000_host_mng_command_header::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_host_mng_command_header::reserved2" title='e1000_host_mng_command_header::reserved2' data-ref="e1000_host_mng_command_header::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_host_mng_command_header::command_length" title='e1000_host_mng_command_header::command_length' data-ref="e1000_host_mng_command_header::command_length">command_length</dfn>;</td></tr>
<tr><th id="341">341</th><td>};</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><b>struct</b> <dfn class="type def" id="e1000_host_mng_command_info" title='e1000_host_mng_command_info' data-ref="e1000_host_mng_command_info">e1000_host_mng_command_info</dfn> {</td></tr>
<tr><th id="344">344</th><td>	<b>struct</b> <a class="type" href="#e1000_host_mng_command_header" title='e1000_host_mng_command_header' data-ref="e1000_host_mng_command_header">e1000_host_mng_command_header</a> <dfn class="decl field" id="e1000_host_mng_command_info::command_header" title='e1000_host_mng_command_info::command_header' data-ref="e1000_host_mng_command_info::command_header">command_header</dfn>;	<i>/* Command Head/Command Result Head has 4 bytes */</i></td></tr>
<tr><th id="345">345</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_command_info::command_data" title='e1000_host_mng_command_info::command_data' data-ref="e1000_host_mng_command_info::command_data">command_data</dfn>[<a class="macro" href="#320" title="0x6F8" data-ref="_M/E1000_HI_MAX_MNG_DATA_LENGTH">E1000_HI_MAX_MNG_DATA_LENGTH</a>];	<i>/* Command data can length 0..0x658 */</i></td></tr>
<tr><th id="346">346</th><td>};</td></tr>
<tr><th id="347">347</th><td><u>#<span data-ppcond="347">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN">__BIG_ENDIAN</span></u></td></tr>
<tr><th id="348">348</th><td><b>struct</b> e1000_host_mng_dhcp_cookie {</td></tr>
<tr><th id="349">349</th><td>	u32 signature;</td></tr>
<tr><th id="350">350</th><td>	u16 vlan_id;</td></tr>
<tr><th id="351">351</th><td>	u8 reserved0;</td></tr>
<tr><th id="352">352</th><td>	u8 status;</td></tr>
<tr><th id="353">353</th><td>	u32 reserved1;</td></tr>
<tr><th id="354">354</th><td>	u8 checksum;</td></tr>
<tr><th id="355">355</th><td>	u8 reserved3;</td></tr>
<tr><th id="356">356</th><td>	u16 reserved2;</td></tr>
<tr><th id="357">357</th><td>};</td></tr>
<tr><th id="358">358</th><td><u>#<span data-ppcond="347">else</span></u></td></tr>
<tr><th id="359">359</th><td><b>struct</b> <dfn class="type def" id="e1000_host_mng_dhcp_cookie" title='e1000_host_mng_dhcp_cookie' data-ref="e1000_host_mng_dhcp_cookie">e1000_host_mng_dhcp_cookie</dfn> {</td></tr>
<tr><th id="360">360</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::signature" title='e1000_host_mng_dhcp_cookie::signature' data-ref="e1000_host_mng_dhcp_cookie::signature">signature</dfn>;</td></tr>
<tr><th id="361">361</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::status" title='e1000_host_mng_dhcp_cookie::status' data-ref="e1000_host_mng_dhcp_cookie::status">status</dfn>;</td></tr>
<tr><th id="362">362</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::reserved0" title='e1000_host_mng_dhcp_cookie::reserved0' data-ref="e1000_host_mng_dhcp_cookie::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="363">363</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::vlan_id" title='e1000_host_mng_dhcp_cookie::vlan_id' data-ref="e1000_host_mng_dhcp_cookie::vlan_id">vlan_id</dfn>;</td></tr>
<tr><th id="364">364</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::reserved1" title='e1000_host_mng_dhcp_cookie::reserved1' data-ref="e1000_host_mng_dhcp_cookie::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::reserved2" title='e1000_host_mng_dhcp_cookie::reserved2' data-ref="e1000_host_mng_dhcp_cookie::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="366">366</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::reserved3" title='e1000_host_mng_dhcp_cookie::reserved3' data-ref="e1000_host_mng_dhcp_cookie::reserved3">reserved3</dfn>;</td></tr>
<tr><th id="367">367</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_mng_dhcp_cookie::checksum" title='e1000_host_mng_dhcp_cookie::checksum' data-ref="e1000_host_mng_dhcp_cookie::checksum">checksum</dfn>;</td></tr>
<tr><th id="368">368</th><td>};</td></tr>
<tr><th id="369">369</th><td><u>#<span data-ppcond="347">endif</span></u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="e1000_check_mng_mode" title='e1000_check_mng_mode' data-ref="e1000_check_mng_mode">e1000_check_mng_mode</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="1693hw" title='hw' data-type='struct e1000_hw *' data-ref="1693hw">hw</dfn>);</td></tr>
<tr><th id="372">372</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_read_eeprom" title='e1000_read_eeprom' data-ref="e1000_read_eeprom">e1000_read_eeprom</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="1694hw" title='hw' data-type='struct e1000_hw *' data-ref="1694hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col5 decl" id="1695reg" title='reg' data-type='u16' data-ref="1695reg">reg</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col6 decl" id="1696words" title='words' data-type='u16' data-ref="1696words">words</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> * <dfn class="local col7 decl" id="1697data" title='data' data-type='u16 *' data-ref="1697data">data</dfn>);</td></tr>
<tr><th id="373">373</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_validate_eeprom_checksum" title='e1000_validate_eeprom_checksum' data-ref="e1000_validate_eeprom_checksum">e1000_validate_eeprom_checksum</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="1698hw" title='hw' data-type='struct e1000_hw *' data-ref="1698hw">hw</dfn>);</td></tr>
<tr><th id="374">374</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_update_eeprom_checksum" title='e1000_update_eeprom_checksum' data-ref="e1000_update_eeprom_checksum">e1000_update_eeprom_checksum</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="1699hw" title='hw' data-type='struct e1000_hw *' data-ref="1699hw">hw</dfn>);</td></tr>
<tr><th id="375">375</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_write_eeprom" title='e1000_write_eeprom' data-ref="e1000_write_eeprom">e1000_write_eeprom</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="1700hw" title='hw' data-type='struct e1000_hw *' data-ref="1700hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col1 decl" id="1701reg" title='reg' data-type='u16' data-ref="1701reg">reg</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col2 decl" id="1702words" title='words' data-type='u16' data-ref="1702words">words</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> * <dfn class="local col3 decl" id="1703data" title='data' data-type='u16 *' data-ref="1703data">data</dfn>);</td></tr>
<tr><th id="376">376</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_read_mac_addr" title='e1000_read_mac_addr' data-ref="e1000_read_mac_addr">e1000_read_mac_addr</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="1704hw" title='hw' data-type='struct e1000_hw *' data-ref="1704hw">hw</dfn>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/* Filters (multicast, vlan, receive) */</i></td></tr>
<tr><th id="379">379</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="e1000_hash_mc_addr" title='e1000_hash_mc_addr' data-ref="e1000_hash_mc_addr">e1000_hash_mc_addr</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col5 decl" id="1705hw" title='hw' data-type='struct e1000_hw *' data-ref="1705hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> * <dfn class="local col6 decl" id="1706mc_addr" title='mc_addr' data-type='u8 *' data-ref="1706mc_addr">mc_addr</dfn>);</td></tr>
<tr><th id="380">380</th><td><em>void</em> <dfn class="decl fn" id="e1000_mta_set" title='e1000_mta_set' data-ref="e1000_mta_set">e1000_mta_set</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col7 decl" id="1707hw" title='hw' data-type='struct e1000_hw *' data-ref="1707hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="1708hash_value" title='hash_value' data-type='u32' data-ref="1708hash_value">hash_value</dfn>);</td></tr>
<tr><th id="381">381</th><td><em>void</em> <dfn class="decl fn" id="e1000_rar_set" title='e1000_rar_set' data-ref="e1000_rar_set">e1000_rar_set</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="1709hw" title='hw' data-type='struct e1000_hw *' data-ref="1709hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> * <dfn class="local col0 decl" id="1710mc_addr" title='mc_addr' data-type='u8 *' data-ref="1710mc_addr">mc_addr</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="1711rar_index" title='rar_index' data-type='u32' data-ref="1711rar_index">rar_index</dfn>);</td></tr>
<tr><th id="382">382</th><td><em>void</em> <dfn class="decl fn" id="e1000_write_vfta" title='e1000_write_vfta' data-ref="e1000_write_vfta">e1000_write_vfta</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="1712hw" title='hw' data-type='struct e1000_hw *' data-ref="1712hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl" id="1713offset" title='offset' data-type='u32' data-ref="1713offset">offset</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="1714value" title='value' data-type='u32' data-ref="1714value">value</dfn>);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/* LED functions */</i></td></tr>
<tr><th id="385">385</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_setup_led" title='e1000_setup_led' data-ref="e1000_setup_led">e1000_setup_led</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col5 decl" id="1715hw" title='hw' data-type='struct e1000_hw *' data-ref="1715hw">hw</dfn>);</td></tr>
<tr><th id="386">386</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_cleanup_led" title='e1000_cleanup_led' data-ref="e1000_cleanup_led">e1000_cleanup_led</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="1716hw" title='hw' data-type='struct e1000_hw *' data-ref="1716hw">hw</dfn>);</td></tr>
<tr><th id="387">387</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_led_on" title='e1000_led_on' data-ref="e1000_led_on">e1000_led_on</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col7 decl" id="1717hw" title='hw' data-type='struct e1000_hw *' data-ref="1717hw">hw</dfn>);</td></tr>
<tr><th id="388">388</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_led_off" title='e1000_led_off' data-ref="e1000_led_off">e1000_led_off</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="1718hw" title='hw' data-type='struct e1000_hw *' data-ref="1718hw">hw</dfn>);</td></tr>
<tr><th id="389">389</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_blink_led_start" title='e1000_blink_led_start' data-ref="e1000_blink_led_start">e1000_blink_led_start</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="1719hw" title='hw' data-type='struct e1000_hw *' data-ref="1719hw">hw</dfn>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><i>/* Adaptive IFS Functions */</i></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i>/* Everything else */</i></td></tr>
<tr><th id="394">394</th><td><em>void</em> <dfn class="decl fn" id="e1000_reset_adaptive" title='e1000_reset_adaptive' data-ref="e1000_reset_adaptive">e1000_reset_adaptive</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="1720hw" title='hw' data-type='struct e1000_hw *' data-ref="1720hw">hw</dfn>);</td></tr>
<tr><th id="395">395</th><td><em>void</em> <dfn class="decl fn" id="e1000_update_adaptive" title='e1000_update_adaptive' data-ref="e1000_update_adaptive">e1000_update_adaptive</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="1721hw" title='hw' data-type='struct e1000_hw *' data-ref="1721hw">hw</dfn>);</td></tr>
<tr><th id="396">396</th><td><em>void</em> <dfn class="decl fn" id="e1000_get_bus_info" title='e1000_get_bus_info' data-ref="e1000_get_bus_info">e1000_get_bus_info</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="1722hw" title='hw' data-type='struct e1000_hw *' data-ref="1722hw">hw</dfn>);</td></tr>
<tr><th id="397">397</th><td><em>void</em> <dfn class="decl fn" id="e1000_pci_set_mwi" title='e1000_pci_set_mwi' data-ref="e1000_pci_set_mwi">e1000_pci_set_mwi</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="1723hw" title='hw' data-type='struct e1000_hw *' data-ref="1723hw">hw</dfn>);</td></tr>
<tr><th id="398">398</th><td><em>void</em> <dfn class="decl fn" id="e1000_pci_clear_mwi" title='e1000_pci_clear_mwi' data-ref="e1000_pci_clear_mwi">e1000_pci_clear_mwi</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="1724hw" title='hw' data-type='struct e1000_hw *' data-ref="1724hw">hw</dfn>);</td></tr>
<tr><th id="399">399</th><td><em>void</em> <dfn class="decl fn" id="e1000_pcix_set_mmrbc" title='e1000_pcix_set_mmrbc' data-ref="e1000_pcix_set_mmrbc">e1000_pcix_set_mmrbc</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col5 decl" id="1725hw" title='hw' data-type='struct e1000_hw *' data-ref="1725hw">hw</dfn>, <em>int</em> <dfn class="local col6 decl" id="1726mmrbc" title='mmrbc' data-type='int' data-ref="1726mmrbc">mmrbc</dfn>);</td></tr>
<tr><th id="400">400</th><td><em>int</em> <dfn class="decl fn" id="e1000_pcix_get_mmrbc" title='e1000_pcix_get_mmrbc' data-ref="e1000_pcix_get_mmrbc">e1000_pcix_get_mmrbc</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col7 decl" id="1727hw" title='hw' data-type='struct e1000_hw *' data-ref="1727hw">hw</dfn>);</td></tr>
<tr><th id="401">401</th><td><i>/* Port I/O is only supported on 82544 and newer */</i></td></tr>
<tr><th id="402">402</th><td><em>void</em> <dfn class="decl fn" id="e1000_io_write" title='e1000_io_write' data-ref="e1000_io_write">e1000_io_write</dfn>(<b>struct</b> <a class="type" href="#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="1728hw" title='hw' data-type='struct e1000_hw *' data-ref="1728hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col9 decl" id="1729port" title='port' data-type='unsigned long' data-ref="1729port">port</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="1730value" title='value' data-type='u32' data-ref="1730value">value</dfn>);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/E1000_READ_REG_IO" data-ref="_M/E1000_READ_REG_IO">E1000_READ_REG_IO</dfn>(a, reg) \</u></td></tr>
<tr><th id="405">405</th><td><u>    e1000_read_reg_io((a), E1000_##reg)</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/E1000_WRITE_REG_IO" data-ref="_M/E1000_WRITE_REG_IO">E1000_WRITE_REG_IO</dfn>(a, reg, val) \</u></td></tr>
<tr><th id="407">407</th><td><u>    e1000_write_reg_io((a), E1000_##reg, val)</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/* PCI Device IDs */</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82542" data-ref="_M/E1000_DEV_ID_82542">E1000_DEV_ID_82542</dfn>               0x1000</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82543GC_FIBER" data-ref="_M/E1000_DEV_ID_82543GC_FIBER">E1000_DEV_ID_82543GC_FIBER</dfn>       0x1001</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82543GC_COPPER" data-ref="_M/E1000_DEV_ID_82543GC_COPPER">E1000_DEV_ID_82543GC_COPPER</dfn>      0x1004</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544EI_COPPER" data-ref="_M/E1000_DEV_ID_82544EI_COPPER">E1000_DEV_ID_82544EI_COPPER</dfn>      0x1008</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544EI_FIBER" data-ref="_M/E1000_DEV_ID_82544EI_FIBER">E1000_DEV_ID_82544EI_FIBER</dfn>       0x1009</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544GC_COPPER" data-ref="_M/E1000_DEV_ID_82544GC_COPPER">E1000_DEV_ID_82544GC_COPPER</dfn>      0x100C</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544GC_LOM" data-ref="_M/E1000_DEV_ID_82544GC_LOM">E1000_DEV_ID_82544GC_LOM</dfn>         0x100D</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EM" data-ref="_M/E1000_DEV_ID_82540EM">E1000_DEV_ID_82540EM</dfn>             0x100E</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EM_LOM" data-ref="_M/E1000_DEV_ID_82540EM_LOM">E1000_DEV_ID_82540EM_LOM</dfn>         0x1015</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EP_LOM" data-ref="_M/E1000_DEV_ID_82540EP_LOM">E1000_DEV_ID_82540EP_LOM</dfn>         0x1016</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EP" data-ref="_M/E1000_DEV_ID_82540EP">E1000_DEV_ID_82540EP</dfn>             0x1017</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EP_LP" data-ref="_M/E1000_DEV_ID_82540EP_LP">E1000_DEV_ID_82540EP_LP</dfn>          0x101E</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545EM_COPPER" data-ref="_M/E1000_DEV_ID_82545EM_COPPER">E1000_DEV_ID_82545EM_COPPER</dfn>      0x100F</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545EM_FIBER" data-ref="_M/E1000_DEV_ID_82545EM_FIBER">E1000_DEV_ID_82545EM_FIBER</dfn>       0x1011</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545GM_COPPER" data-ref="_M/E1000_DEV_ID_82545GM_COPPER">E1000_DEV_ID_82545GM_COPPER</dfn>      0x1026</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545GM_FIBER" data-ref="_M/E1000_DEV_ID_82545GM_FIBER">E1000_DEV_ID_82545GM_FIBER</dfn>       0x1027</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545GM_SERDES" data-ref="_M/E1000_DEV_ID_82545GM_SERDES">E1000_DEV_ID_82545GM_SERDES</dfn>      0x1028</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546EB_COPPER" data-ref="_M/E1000_DEV_ID_82546EB_COPPER">E1000_DEV_ID_82546EB_COPPER</dfn>      0x1010</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546EB_FIBER" data-ref="_M/E1000_DEV_ID_82546EB_FIBER">E1000_DEV_ID_82546EB_FIBER</dfn>       0x1012</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546EB_QUAD_COPPER" data-ref="_M/E1000_DEV_ID_82546EB_QUAD_COPPER">E1000_DEV_ID_82546EB_QUAD_COPPER</dfn> 0x101D</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541EI" data-ref="_M/E1000_DEV_ID_82541EI">E1000_DEV_ID_82541EI</dfn>             0x1013</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541EI_MOBILE" data-ref="_M/E1000_DEV_ID_82541EI_MOBILE">E1000_DEV_ID_82541EI_MOBILE</dfn>      0x1018</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541ER_LOM" data-ref="_M/E1000_DEV_ID_82541ER_LOM">E1000_DEV_ID_82541ER_LOM</dfn>         0x1014</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541ER" data-ref="_M/E1000_DEV_ID_82541ER">E1000_DEV_ID_82541ER</dfn>             0x1078</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82547GI" data-ref="_M/E1000_DEV_ID_82547GI">E1000_DEV_ID_82547GI</dfn>             0x1075</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541GI" data-ref="_M/E1000_DEV_ID_82541GI">E1000_DEV_ID_82541GI</dfn>             0x1076</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541GI_MOBILE" data-ref="_M/E1000_DEV_ID_82541GI_MOBILE">E1000_DEV_ID_82541GI_MOBILE</dfn>      0x1077</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541GI_LF" data-ref="_M/E1000_DEV_ID_82541GI_LF">E1000_DEV_ID_82541GI_LF</dfn>          0x107C</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_COPPER" data-ref="_M/E1000_DEV_ID_82546GB_COPPER">E1000_DEV_ID_82546GB_COPPER</dfn>      0x1079</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_FIBER" data-ref="_M/E1000_DEV_ID_82546GB_FIBER">E1000_DEV_ID_82546GB_FIBER</dfn>       0x107A</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_SERDES" data-ref="_M/E1000_DEV_ID_82546GB_SERDES">E1000_DEV_ID_82546GB_SERDES</dfn>      0x107B</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_PCIE" data-ref="_M/E1000_DEV_ID_82546GB_PCIE">E1000_DEV_ID_82546GB_PCIE</dfn>        0x108A</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_QUAD_COPPER" data-ref="_M/E1000_DEV_ID_82546GB_QUAD_COPPER">E1000_DEV_ID_82546GB_QUAD_COPPER</dfn> 0x1099</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82547EI" data-ref="_M/E1000_DEV_ID_82547EI">E1000_DEV_ID_82547EI</dfn>             0x1019</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82547EI_MOBILE" data-ref="_M/E1000_DEV_ID_82547EI_MOBILE">E1000_DEV_ID_82547EI_MOBILE</dfn>      0x101A</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3" data-ref="_M/E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3">E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3</dfn> 0x10B5</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_INTEL_CE4100_GBE" data-ref="_M/E1000_DEV_ID_INTEL_CE4100_GBE">E1000_DEV_ID_INTEL_CE4100_GBE</dfn>    0x2E6E</u></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/NODE_ADDRESS_SIZE" data-ref="_M/NODE_ADDRESS_SIZE">NODE_ADDRESS_SIZE</dfn> 6</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><i>/* MAC decode size is 128K - This is the size of BAR0 */</i></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/MAC_DECODE_SIZE" data-ref="_M/MAC_DECODE_SIZE">MAC_DECODE_SIZE</dfn> (128 * 1024)</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_2_0_REV_ID" data-ref="_M/E1000_82542_2_0_REV_ID">E1000_82542_2_0_REV_ID</dfn> 2</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_2_1_REV_ID" data-ref="_M/E1000_82542_2_1_REV_ID">E1000_82542_2_1_REV_ID</dfn> 3</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E1000_REVISION_0" data-ref="_M/E1000_REVISION_0">E1000_REVISION_0</dfn>       0</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/E1000_REVISION_1" data-ref="_M/E1000_REVISION_1">E1000_REVISION_1</dfn>       1</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/E1000_REVISION_2" data-ref="_M/E1000_REVISION_2">E1000_REVISION_2</dfn>       2</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/E1000_REVISION_3" data-ref="_M/E1000_REVISION_3">E1000_REVISION_3</dfn>       3</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/SPEED_10" data-ref="_M/SPEED_10">SPEED_10</dfn>    10</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>   100</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>  1000</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/HALF_DUPLEX" data-ref="_M/HALF_DUPLEX">HALF_DUPLEX</dfn> 1</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/FULL_DUPLEX" data-ref="_M/FULL_DUPLEX">FULL_DUPLEX</dfn> 2</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i>/* The sizes (in bytes) of a ethernet packet */</i></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/ENET_HEADER_SIZE" data-ref="_M/ENET_HEADER_SIZE">ENET_HEADER_SIZE</dfn>             14</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/MINIMUM_ETHERNET_FRAME_SIZE" data-ref="_M/MINIMUM_ETHERNET_FRAME_SIZE">MINIMUM_ETHERNET_FRAME_SIZE</dfn>  64	/* With FCS */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_FCS_SIZE" data-ref="_M/ETHERNET_FCS_SIZE">ETHERNET_FCS_SIZE</dfn>            4</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/MINIMUM_ETHERNET_PACKET_SIZE" data-ref="_M/MINIMUM_ETHERNET_PACKET_SIZE">MINIMUM_ETHERNET_PACKET_SIZE</dfn> \</u></td></tr>
<tr><th id="471">471</th><td><u>    (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/CRC_LENGTH" data-ref="_M/CRC_LENGTH">CRC_LENGTH</dfn>                   ETHERNET_FCS_SIZE</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/MAX_JUMBO_FRAME_SIZE" data-ref="_M/MAX_JUMBO_FRAME_SIZE">MAX_JUMBO_FRAME_SIZE</dfn>         0x3F00</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/* 802.1q VLAN Packet Sizes */</i></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/VLAN_TAG_SIZE" data-ref="_M/VLAN_TAG_SIZE">VLAN_TAG_SIZE</dfn>  4	/* 802.3ac tag (not DMAed) */</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i>/* Ethertype field values */</i></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_IEEE_VLAN_TYPE" data-ref="_M/ETHERNET_IEEE_VLAN_TYPE">ETHERNET_IEEE_VLAN_TYPE</dfn> 0x8100	/* 802.3ac packet */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_IP_TYPE" data-ref="_M/ETHERNET_IP_TYPE">ETHERNET_IP_TYPE</dfn>        0x0800	/* IP packets */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_ARP_TYPE" data-ref="_M/ETHERNET_ARP_TYPE">ETHERNET_ARP_TYPE</dfn>       0x0806	/* Address Resolution Protocol (ARP) */</u></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><i>/* Packet Header defines */</i></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/IP_PROTOCOL_TCP" data-ref="_M/IP_PROTOCOL_TCP">IP_PROTOCOL_TCP</dfn>    6</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/IP_PROTOCOL_UDP" data-ref="_M/IP_PROTOCOL_UDP">IP_PROTOCOL_UDP</dfn>    0x11</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i>/* This defines the bits that are set in the Interrupt Mask</i></td></tr>
<tr><th id="488">488</th><td><i> * Set/Read Register.  Each bit is documented below:</i></td></tr>
<tr><th id="489">489</th><td><i> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</i></td></tr>
<tr><th id="490">490</th><td><i> *   o RXSEQ  = Receive Sequence Error</i></td></tr>
<tr><th id="491">491</th><td><i> */</i></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/POLL_IMS_ENABLE_MASK" data-ref="_M/POLL_IMS_ENABLE_MASK">POLL_IMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="493">493</th><td><u>    E1000_IMS_RXDMT0 |         \</u></td></tr>
<tr><th id="494">494</th><td><u>    E1000_IMS_RXSEQ)</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i>/* This defines the bits that are set in the Interrupt Mask</i></td></tr>
<tr><th id="497">497</th><td><i> * Set/Read Register.  Each bit is documented below:</i></td></tr>
<tr><th id="498">498</th><td><i> *   o RXT0   = Receiver Timer Interrupt (ring 0)</i></td></tr>
<tr><th id="499">499</th><td><i> *   o TXDW   = Transmit Descriptor Written Back</i></td></tr>
<tr><th id="500">500</th><td><i> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</i></td></tr>
<tr><th id="501">501</th><td><i> *   o RXSEQ  = Receive Sequence Error</i></td></tr>
<tr><th id="502">502</th><td><i> *   o LSC    = Link Status Change</i></td></tr>
<tr><th id="503">503</th><td><i> */</i></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/IMS_ENABLE_MASK" data-ref="_M/IMS_ENABLE_MASK">IMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="505">505</th><td><u>    E1000_IMS_RXT0   |    \</u></td></tr>
<tr><th id="506">506</th><td><u>    E1000_IMS_TXDW   |    \</u></td></tr>
<tr><th id="507">507</th><td><u>    E1000_IMS_RXDMT0 |    \</u></td></tr>
<tr><th id="508">508</th><td><u>    E1000_IMS_RXSEQ  |    \</u></td></tr>
<tr><th id="509">509</th><td><u>    E1000_IMS_LSC)</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><i>/* Number of high/low register pairs in the RAR. The RAR (Receive Address</i></td></tr>
<tr><th id="512">512</th><td><i> * Registers) holds the directed and multicast addresses that we monitor. We</i></td></tr>
<tr><th id="513">513</th><td><i> * reserve one of these spots for our directed address, allowing us room for</i></td></tr>
<tr><th id="514">514</th><td><i> * E1000_RAR_ENTRIES - 1 multicast addresses.</i></td></tr>
<tr><th id="515">515</th><td><i> */</i></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES" data-ref="_M/E1000_RAR_ENTRIES">E1000_RAR_ENTRIES</dfn> 15</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/MIN_NUMBER_OF_DESCRIPTORS" data-ref="_M/MIN_NUMBER_OF_DESCRIPTORS">MIN_NUMBER_OF_DESCRIPTORS</dfn>  8</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/MAX_NUMBER_OF_DESCRIPTORS" data-ref="_M/MAX_NUMBER_OF_DESCRIPTORS">MAX_NUMBER_OF_DESCRIPTORS</dfn>  0xFFF8</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/* Receive Descriptor */</i></td></tr>
<tr><th id="522">522</th><td><b>struct</b> <dfn class="type def" id="e1000_rx_desc" title='e1000_rx_desc' data-ref="e1000_rx_desc">e1000_rx_desc</dfn> {</td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_rx_desc::buffer_addr" title='e1000_rx_desc::buffer_addr' data-ref="e1000_rx_desc::buffer_addr">buffer_addr</dfn>;	<i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="524">524</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc::length" title='e1000_rx_desc::length' data-ref="e1000_rx_desc::length">length</dfn>;		<i>/* Length of data DMAed into data buffer */</i></td></tr>
<tr><th id="525">525</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc::csum" title='e1000_rx_desc::csum' data-ref="e1000_rx_desc::csum">csum</dfn>;		<i>/* Packet checksum */</i></td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_rx_desc::status" title='e1000_rx_desc::status' data-ref="e1000_rx_desc::status">status</dfn>;		<i>/* Descriptor status */</i></td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_rx_desc::errors" title='e1000_rx_desc::errors' data-ref="e1000_rx_desc::errors">errors</dfn>;		<i>/* Descriptor Errors */</i></td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc::special" title='e1000_rx_desc::special' data-ref="e1000_rx_desc::special">special</dfn>;</td></tr>
<tr><th id="529">529</th><td>};</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i>/* Receive Descriptor - Extended */</i></td></tr>
<tr><th id="532">532</th><td><b>union</b> <dfn class="type def" id="e1000_rx_desc_extended" title='e1000_rx_desc_extended' data-ref="e1000_rx_desc_extended">e1000_rx_desc_extended</dfn> {</td></tr>
<tr><th id="533">533</th><td>	<b>struct</b> {</td></tr>
<tr><th id="534">534</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymous)::buffer_addr" title='e1000_rx_desc_extended::(anonymous struct)::buffer_addr' data-ref="e1000_rx_desc_extended::(anonymous)::buffer_addr">buffer_addr</dfn>;</td></tr>
<tr><th id="535">535</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymous)::reserved" title='e1000_rx_desc_extended::(anonymous struct)::reserved' data-ref="e1000_rx_desc_extended::(anonymous)::reserved">reserved</dfn>;</td></tr>
<tr><th id="536">536</th><td>	} <dfn class="decl field" id="e1000_rx_desc_extended::read" title='e1000_rx_desc_extended::read' data-ref="e1000_rx_desc_extended::read">read</dfn>;</td></tr>
<tr><th id="537">537</th><td>	<b>struct</b> {</td></tr>
<tr><th id="538">538</th><td>		<b>struct</b> {</td></tr>
<tr><th id="539">539</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::mrq" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::mrq' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::mrq">mrq</dfn>;	<i>/* Multiple Rx Queues */</i></td></tr>
<tr><th id="540">540</th><td>			<b>union</b> {</td></tr>
<tr><th id="541">541</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>;	<i>/* RSS Hash */</i></td></tr>
<tr><th id="542">542</th><td>				<b>struct</b> {</td></tr>
<tr><th id="543">543</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>;	<i>/* IP id */</i></td></tr>
<tr><th id="544">544</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>;	<i>/* Packet Checksum */</i></td></tr>
<tr><th id="545">545</th><td>				} <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="546">546</th><td>			} <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::hi_dword" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="547">547</th><td>		} <dfn class="decl field" id="e1000_rx_desc_extended::(anonymous)::lower" title='e1000_rx_desc_extended::(anonymous struct)::lower' data-ref="e1000_rx_desc_extended::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="548">548</th><td>		<b>struct</b> {</td></tr>
<tr><th id="549">549</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::status_error" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::status_error' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>;	<i>/* ext status/error */</i></td></tr>
<tr><th id="550">550</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::length" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::length' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::length">length</dfn>;</td></tr>
<tr><th id="551">551</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::vlan" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::vlan' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>;	<i>/* VLAN tag */</i></td></tr>
<tr><th id="552">552</th><td>		} <dfn class="decl field" id="e1000_rx_desc_extended::(anonymous)::upper" title='e1000_rx_desc_extended::(anonymous struct)::upper' data-ref="e1000_rx_desc_extended::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="553">553</th><td>	} <dfn class="decl field" id="e1000_rx_desc_extended::wb" title='e1000_rx_desc_extended::wb' data-ref="e1000_rx_desc_extended::wb">wb</dfn>;			<i>/* writeback */</i></td></tr>
<tr><th id="554">554</th><td>};</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/MAX_PS_BUFFERS" data-ref="_M/MAX_PS_BUFFERS">MAX_PS_BUFFERS</dfn> 4</u></td></tr>
<tr><th id="557">557</th><td><i>/* Receive Descriptor - Packet Split */</i></td></tr>
<tr><th id="558">558</th><td><b>union</b> <dfn class="type def" id="e1000_rx_desc_packet_split" title='e1000_rx_desc_packet_split' data-ref="e1000_rx_desc_packet_split">e1000_rx_desc_packet_split</dfn> {</td></tr>
<tr><th id="559">559</th><td>	<b>struct</b> {</td></tr>
<tr><th id="560">560</th><td>		<i>/* one buffer for protocol header(s), three data buffers */</i></td></tr>
<tr><th id="561">561</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymous)::buffer_addr" title='e1000_rx_desc_packet_split::(anonymous struct)::buffer_addr' data-ref="e1000_rx_desc_packet_split::(anonymous)::buffer_addr">buffer_addr</dfn>[<a class="macro" href="#556" title="4" data-ref="_M/MAX_PS_BUFFERS">MAX_PS_BUFFERS</a>];</td></tr>
<tr><th id="562">562</th><td>	} <dfn class="decl field" id="e1000_rx_desc_packet_split::read" title='e1000_rx_desc_packet_split::read' data-ref="e1000_rx_desc_packet_split::read">read</dfn>;</td></tr>
<tr><th id="563">563</th><td>	<b>struct</b> {</td></tr>
<tr><th id="564">564</th><td>		<b>struct</b> {</td></tr>
<tr><th id="565">565</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::mrq" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::mrq' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::mrq">mrq</dfn>;	<i>/* Multiple Rx Queues */</i></td></tr>
<tr><th id="566">566</th><td>			<b>union</b> {</td></tr>
<tr><th id="567">567</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>;	<i>/* RSS Hash */</i></td></tr>
<tr><th id="568">568</th><td>				<b>struct</b> {</td></tr>
<tr><th id="569">569</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>;	<i>/* IP id */</i></td></tr>
<tr><th id="570">570</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>;	<i>/* Packet Checksum */</i></td></tr>
<tr><th id="571">571</th><td>				} <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="572">572</th><td>			} <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::hi_dword" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="573">573</th><td>		} <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymous)::lower" title='e1000_rx_desc_packet_split::(anonymous struct)::lower' data-ref="e1000_rx_desc_packet_split::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="574">574</th><td>		<b>struct</b> {</td></tr>
<tr><th id="575">575</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::status_error" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::status_error' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>;	<i>/* ext status/error */</i></td></tr>
<tr><th id="576">576</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length0" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::length0' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length0">length0</dfn>;	<i>/* length of buffer 0 */</i></td></tr>
<tr><th id="577">577</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::vlan" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::vlan' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>;	<i>/* VLAN tag */</i></td></tr>
<tr><th id="578">578</th><td>		} <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymous)::middle" title='e1000_rx_desc_packet_split::(anonymous struct)::middle' data-ref="e1000_rx_desc_packet_split::(anonymous)::middle">middle</dfn>;</td></tr>
<tr><th id="579">579</th><td>		<b>struct</b> {</td></tr>
<tr><th id="580">580</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::header_status" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::header_status' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::header_status">header_status</dfn>;</td></tr>
<tr><th id="581">581</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::length' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length">length</dfn>[<var>3</var>];	<i>/* length of buffers 1-3 */</i></td></tr>
<tr><th id="582">582</th><td>		} <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymous)::upper" title='e1000_rx_desc_packet_split::(anonymous struct)::upper' data-ref="e1000_rx_desc_packet_split::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="583">583</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_rx_desc_packet_split::(anonymous)::reserved" title='e1000_rx_desc_packet_split::(anonymous struct)::reserved' data-ref="e1000_rx_desc_packet_split::(anonymous)::reserved">reserved</dfn>;</td></tr>
<tr><th id="584">584</th><td>	} <dfn class="decl field" id="e1000_rx_desc_packet_split::wb" title='e1000_rx_desc_packet_split::wb' data-ref="e1000_rx_desc_packet_split::wb">wb</dfn>;			<i>/* writeback */</i></td></tr>
<tr><th id="585">585</th><td>};</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DD" data-ref="_M/E1000_RXD_STAT_DD">E1000_RXD_STAT_DD</dfn>       0x01	/* Descriptor Done */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_EOP" data-ref="_M/E1000_RXD_STAT_EOP">E1000_RXD_STAT_EOP</dfn>      0x02	/* End of Packet */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IXSM" data-ref="_M/E1000_RXD_STAT_IXSM">E1000_RXD_STAT_IXSM</dfn>     0x04	/* Ignore checksum */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_VP" data-ref="_M/E1000_RXD_STAT_VP">E1000_RXD_STAT_VP</dfn>       0x08	/* IEEE VLAN Packet */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPCS" data-ref="_M/E1000_RXD_STAT_UDPCS">E1000_RXD_STAT_UDPCS</dfn>    0x10	/* UDP xsum calculated */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TCPCS" data-ref="_M/E1000_RXD_STAT_TCPCS">E1000_RXD_STAT_TCPCS</dfn>    0x20	/* TCP xsum calculated */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPCS" data-ref="_M/E1000_RXD_STAT_IPCS">E1000_RXD_STAT_IPCS</dfn>     0x40	/* IP xsum calculated */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_PIF" data-ref="_M/E1000_RXD_STAT_PIF">E1000_RXD_STAT_PIF</dfn>      0x80	/* passed in-exact filter */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPIDV" data-ref="_M/E1000_RXD_STAT_IPIDV">E1000_RXD_STAT_IPIDV</dfn>    0x200	/* IP identification valid */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPV" data-ref="_M/E1000_RXD_STAT_UDPV">E1000_RXD_STAT_UDPV</dfn>     0x400	/* Valid UDP checksum */</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_ACK" data-ref="_M/E1000_RXD_STAT_ACK">E1000_RXD_STAT_ACK</dfn>      0x8000	/* ACK Packet indication */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CE" data-ref="_M/E1000_RXD_ERR_CE">E1000_RXD_ERR_CE</dfn>        0x01	/* CRC Error */</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SE" data-ref="_M/E1000_RXD_ERR_SE">E1000_RXD_ERR_SE</dfn>        0x02	/* Symbol Error */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SEQ" data-ref="_M/E1000_RXD_ERR_SEQ">E1000_RXD_ERR_SEQ</dfn>       0x04	/* Sequence Error */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CXE" data-ref="_M/E1000_RXD_ERR_CXE">E1000_RXD_ERR_CXE</dfn>       0x10	/* Carrier Extension Error */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_TCPE" data-ref="_M/E1000_RXD_ERR_TCPE">E1000_RXD_ERR_TCPE</dfn>      0x20	/* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_IPE" data-ref="_M/E1000_RXD_ERR_IPE">E1000_RXD_ERR_IPE</dfn>       0x40	/* IP Checksum Error */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_RXE" data-ref="_M/E1000_RXD_ERR_RXE">E1000_RXD_ERR_RXE</dfn>       0x80	/* Rx Data Error */</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_VLAN_MASK" data-ref="_M/E1000_RXD_SPC_VLAN_MASK">E1000_RXD_SPC_VLAN_MASK</dfn> 0x0FFF	/* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_PRI_MASK" data-ref="_M/E1000_RXD_SPC_PRI_MASK">E1000_RXD_SPC_PRI_MASK</dfn>  0xE000	/* Priority is in upper 3 bits */</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_PRI_SHIFT" data-ref="_M/E1000_RXD_SPC_PRI_SHIFT">E1000_RXD_SPC_PRI_SHIFT</dfn> 13</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_CFI_MASK" data-ref="_M/E1000_RXD_SPC_CFI_MASK">E1000_RXD_SPC_CFI_MASK</dfn>  0x1000	/* CFI is bit 12 */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_CFI_SHIFT" data-ref="_M/E1000_RXD_SPC_CFI_SHIFT">E1000_RXD_SPC_CFI_SHIFT</dfn> 12</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CE" data-ref="_M/E1000_RXDEXT_STATERR_CE">E1000_RXDEXT_STATERR_CE</dfn>    0x01000000</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SE" data-ref="_M/E1000_RXDEXT_STATERR_SE">E1000_RXDEXT_STATERR_SE</dfn>    0x02000000</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SEQ" data-ref="_M/E1000_RXDEXT_STATERR_SEQ">E1000_RXDEXT_STATERR_SEQ</dfn>   0x04000000</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CXE" data-ref="_M/E1000_RXDEXT_STATERR_CXE">E1000_RXDEXT_STATERR_CXE</dfn>   0x10000000</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TCPE" data-ref="_M/E1000_RXDEXT_STATERR_TCPE">E1000_RXDEXT_STATERR_TCPE</dfn>  0x20000000</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_IPE" data-ref="_M/E1000_RXDEXT_STATERR_IPE">E1000_RXDEXT_STATERR_IPE</dfn>   0x40000000</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_RXE" data-ref="_M/E1000_RXDEXT_STATERR_RXE">E1000_RXDEXT_STATERR_RXE</dfn>   0x80000000</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDPS_HDRSTAT_HDRSP" data-ref="_M/E1000_RXDPS_HDRSTAT_HDRSP">E1000_RXDPS_HDRSTAT_HDRSP</dfn>        0x00008000</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDPS_HDRSTAT_HDRLEN_MASK" data-ref="_M/E1000_RXDPS_HDRSTAT_HDRLEN_MASK">E1000_RXDPS_HDRSTAT_HDRLEN_MASK</dfn>  0x000003FF</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i>/* mask to determine if packets should be dropped due to frame errors */</i></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXD_ERR_FRAME_ERR_MASK">E1000_RXD_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="625">625</th><td><u>    E1000_RXD_ERR_CE  |                \</u></td></tr>
<tr><th id="626">626</th><td><u>    E1000_RXD_ERR_SE  |                \</u></td></tr>
<tr><th id="627">627</th><td><u>    E1000_RXD_ERR_SEQ |                \</u></td></tr>
<tr><th id="628">628</th><td><u>    E1000_RXD_ERR_CXE |                \</u></td></tr>
<tr><th id="629">629</th><td><u>    E1000_RXD_ERR_RXE)</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><i>/* Same mask, but for extended and packet split descriptors */</i></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK">E1000_RXDEXT_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="633">633</th><td><u>    E1000_RXDEXT_STATERR_CE  |            \</u></td></tr>
<tr><th id="634">634</th><td><u>    E1000_RXDEXT_STATERR_SE  |            \</u></td></tr>
<tr><th id="635">635</th><td><u>    E1000_RXDEXT_STATERR_SEQ |            \</u></td></tr>
<tr><th id="636">636</th><td><u>    E1000_RXDEXT_STATERR_CXE |            \</u></td></tr>
<tr><th id="637">637</th><td><u>    E1000_RXDEXT_STATERR_RXE)</u></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><i>/* Transmit Descriptor */</i></td></tr>
<tr><th id="640">640</th><td><b>struct</b> <dfn class="type def" id="e1000_tx_desc" title='e1000_tx_desc' data-ref="e1000_tx_desc">e1000_tx_desc</dfn> {</td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_tx_desc::buffer_addr" title='e1000_tx_desc::buffer_addr' data-ref="e1000_tx_desc::buffer_addr">buffer_addr</dfn>;	<i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="642">642</th><td>	<b>union</b> {</td></tr>
<tr><th id="643">643</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_tx_desc::(anonymous)::data" title='e1000_tx_desc::(anonymous union)::data' data-ref="e1000_tx_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="644">644</th><td>		<b>struct</b> {</td></tr>
<tr><th id="645">645</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_tx_desc::(anonymousunion)::(anonymous)::length" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::length' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::length">length</dfn>;	<i>/* Data buffer length */</i></td></tr>
<tr><th id="646">646</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_tx_desc::(anonymousunion)::(anonymous)::cso" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::cso' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::cso">cso</dfn>;	<i>/* Checksum offset */</i></td></tr>
<tr><th id="647">647</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_tx_desc::(anonymousunion)::(anonymous)::cmd" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::cmd' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::cmd">cmd</dfn>;	<i>/* Descriptor control */</i></td></tr>
<tr><th id="648">648</th><td>		} <dfn class="decl field" id="e1000_tx_desc::(anonymous)::flags" title='e1000_tx_desc::(anonymous union)::flags' data-ref="e1000_tx_desc::(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="649">649</th><td>	} <dfn class="decl field" id="e1000_tx_desc::lower" title='e1000_tx_desc::lower' data-ref="e1000_tx_desc::lower">lower</dfn>;</td></tr>
<tr><th id="650">650</th><td>	<b>union</b> {</td></tr>
<tr><th id="651">651</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_tx_desc::(anonymous)::data" title='e1000_tx_desc::(anonymous union)::data' data-ref="e1000_tx_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="652">652</th><td>		<b>struct</b> {</td></tr>
<tr><th id="653">653</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_tx_desc::(anonymousunion)::(anonymous)::status" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::status' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::status">status</dfn>;	<i>/* Descriptor status */</i></td></tr>
<tr><th id="654">654</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_tx_desc::(anonymousunion)::(anonymous)::css" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::css' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::css">css</dfn>;	<i>/* Checksum start */</i></td></tr>
<tr><th id="655">655</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_tx_desc::(anonymousunion)::(anonymous)::special" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::special' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::special">special</dfn>;</td></tr>
<tr><th id="656">656</th><td>		} <dfn class="decl field" id="e1000_tx_desc::(anonymous)::fields" title='e1000_tx_desc::(anonymous union)::fields' data-ref="e1000_tx_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="657">657</th><td>	} <dfn class="decl field" id="e1000_tx_desc::upper" title='e1000_tx_desc::upper' data-ref="e1000_tx_desc::upper">upper</dfn>;</td></tr>
<tr><th id="658">658</th><td>};</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><i>/* Transmit Descriptor bit definitions */</i></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_D" data-ref="_M/E1000_TXD_DTYP_D">E1000_TXD_DTYP_D</dfn>     0x00100000	/* Data Descriptor */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_C" data-ref="_M/E1000_TXD_DTYP_C">E1000_TXD_DTYP_C</dfn>     0x00000000	/* Context Descriptor */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_IXSM" data-ref="_M/E1000_TXD_POPTS_IXSM">E1000_TXD_POPTS_IXSM</dfn> 0x01	/* Insert IP checksum */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_TXSM" data-ref="_M/E1000_TXD_POPTS_TXSM">E1000_TXD_POPTS_TXSM</dfn> 0x02	/* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_EOP" data-ref="_M/E1000_TXD_CMD_EOP">E1000_TXD_CMD_EOP</dfn>    0x01000000	/* End of Packet */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IFCS" data-ref="_M/E1000_TXD_CMD_IFCS">E1000_TXD_CMD_IFCS</dfn>   0x02000000	/* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IC" data-ref="_M/E1000_TXD_CMD_IC">E1000_TXD_CMD_IC</dfn>     0x04000000	/* Insert Checksum */</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RS" data-ref="_M/E1000_TXD_CMD_RS">E1000_TXD_CMD_RS</dfn>     0x08000000	/* Report Status */</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RPS" data-ref="_M/E1000_TXD_CMD_RPS">E1000_TXD_CMD_RPS</dfn>    0x10000000	/* Report Packet Sent */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_DEXT" data-ref="_M/E1000_TXD_CMD_DEXT">E1000_TXD_CMD_DEXT</dfn>   0x20000000	/* Descriptor extension (0 = legacy) */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_VLE" data-ref="_M/E1000_TXD_CMD_VLE">E1000_TXD_CMD_VLE</dfn>    0x40000000	/* Add VLAN tag */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IDE" data-ref="_M/E1000_TXD_CMD_IDE">E1000_TXD_CMD_IDE</dfn>    0x80000000	/* Enable Tidv register */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_DD" data-ref="_M/E1000_TXD_STAT_DD">E1000_TXD_STAT_DD</dfn>    0x00000001	/* Descriptor Done */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_EC" data-ref="_M/E1000_TXD_STAT_EC">E1000_TXD_STAT_EC</dfn>    0x00000002	/* Excess Collisions */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_LC" data-ref="_M/E1000_TXD_STAT_LC">E1000_TXD_STAT_LC</dfn>    0x00000004	/* Late Collisions */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TU" data-ref="_M/E1000_TXD_STAT_TU">E1000_TXD_STAT_TU</dfn>    0x00000008	/* Transmit underrun */</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TCP" data-ref="_M/E1000_TXD_CMD_TCP">E1000_TXD_CMD_TCP</dfn>    0x01000000	/* TCP packet */</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IP" data-ref="_M/E1000_TXD_CMD_IP">E1000_TXD_CMD_IP</dfn>     0x02000000	/* IP packet */</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TSE" data-ref="_M/E1000_TXD_CMD_TSE">E1000_TXD_CMD_TSE</dfn>    0x04000000	/* TCP Seg enable */</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TC" data-ref="_M/E1000_TXD_STAT_TC">E1000_TXD_STAT_TC</dfn>    0x00000004	/* Tx Underrun */</u></td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><i>/* Offload Context Descriptor */</i></td></tr>
<tr><th id="683">683</th><td><b>struct</b> <dfn class="type def" id="e1000_context_desc" title='e1000_context_desc' data-ref="e1000_context_desc">e1000_context_desc</dfn> {</td></tr>
<tr><th id="684">684</th><td>	<b>union</b> {</td></tr>
<tr><th id="685">685</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_context_desc::(anonymous)::ip_config" title='e1000_context_desc::(anonymous union)::ip_config' data-ref="e1000_context_desc::(anonymous)::ip_config">ip_config</dfn>;</td></tr>
<tr><th id="686">686</th><td>		<b>struct</b> {</td></tr>
<tr><th id="687">687</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::ipcss" title='e1000_context_desc::(anonymous union)::(anonymous struct)::ipcss' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::ipcss">ipcss</dfn>;	<i>/* IP checksum start */</i></td></tr>
<tr><th id="688">688</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::ipcso" title='e1000_context_desc::(anonymous union)::(anonymous struct)::ipcso' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::ipcso">ipcso</dfn>;	<i>/* IP checksum offset */</i></td></tr>
<tr><th id="689">689</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::ipcse" title='e1000_context_desc::(anonymous union)::(anonymous struct)::ipcse' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::ipcse">ipcse</dfn>;	<i>/* IP checksum end */</i></td></tr>
<tr><th id="690">690</th><td>		} <dfn class="decl field" id="e1000_context_desc::(anonymous)::ip_fields" title='e1000_context_desc::(anonymous union)::ip_fields' data-ref="e1000_context_desc::(anonymous)::ip_fields">ip_fields</dfn>;</td></tr>
<tr><th id="691">691</th><td>	} <dfn class="decl field" id="e1000_context_desc::lower_setup" title='e1000_context_desc::lower_setup' data-ref="e1000_context_desc::lower_setup">lower_setup</dfn>;</td></tr>
<tr><th id="692">692</th><td>	<b>union</b> {</td></tr>
<tr><th id="693">693</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_context_desc::(anonymous)::tcp_config" title='e1000_context_desc::(anonymous union)::tcp_config' data-ref="e1000_context_desc::(anonymous)::tcp_config">tcp_config</dfn>;</td></tr>
<tr><th id="694">694</th><td>		<b>struct</b> {</td></tr>
<tr><th id="695">695</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::tucss" title='e1000_context_desc::(anonymous union)::(anonymous struct)::tucss' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::tucss">tucss</dfn>;	<i>/* TCP checksum start */</i></td></tr>
<tr><th id="696">696</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::tucso" title='e1000_context_desc::(anonymous union)::(anonymous struct)::tucso' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::tucso">tucso</dfn>;	<i>/* TCP checksum offset */</i></td></tr>
<tr><th id="697">697</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::tucse" title='e1000_context_desc::(anonymous union)::(anonymous struct)::tucse' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::tucse">tucse</dfn>;	<i>/* TCP checksum end */</i></td></tr>
<tr><th id="698">698</th><td>		} <dfn class="decl field" id="e1000_context_desc::(anonymous)::tcp_fields" title='e1000_context_desc::(anonymous union)::tcp_fields' data-ref="e1000_context_desc::(anonymous)::tcp_fields">tcp_fields</dfn>;</td></tr>
<tr><th id="699">699</th><td>	} <dfn class="decl field" id="e1000_context_desc::upper_setup" title='e1000_context_desc::upper_setup' data-ref="e1000_context_desc::upper_setup">upper_setup</dfn>;</td></tr>
<tr><th id="700">700</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_context_desc::cmd_and_length" title='e1000_context_desc::cmd_and_length' data-ref="e1000_context_desc::cmd_and_length">cmd_and_length</dfn>;	<i>/* */</i></td></tr>
<tr><th id="701">701</th><td>	<b>union</b> {</td></tr>
<tr><th id="702">702</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_context_desc::(anonymous)::data" title='e1000_context_desc::(anonymous union)::data' data-ref="e1000_context_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="703">703</th><td>		<b>struct</b> {</td></tr>
<tr><th id="704">704</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::status" title='e1000_context_desc::(anonymous union)::(anonymous struct)::status' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::status">status</dfn>;	<i>/* Descriptor status */</i></td></tr>
<tr><th id="705">705</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::hdr_len" title='e1000_context_desc::(anonymous union)::(anonymous struct)::hdr_len' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::hdr_len">hdr_len</dfn>;	<i>/* Header length */</i></td></tr>
<tr><th id="706">706</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_context_desc::(anonymousunion)::(anonymous)::mss" title='e1000_context_desc::(anonymous union)::(anonymous struct)::mss' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::mss">mss</dfn>;	<i>/* Maximum segment size */</i></td></tr>
<tr><th id="707">707</th><td>		} <dfn class="decl field" id="e1000_context_desc::(anonymous)::fields" title='e1000_context_desc::(anonymous union)::fields' data-ref="e1000_context_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="708">708</th><td>	} <dfn class="decl field" id="e1000_context_desc::tcp_seg_setup" title='e1000_context_desc::tcp_seg_setup' data-ref="e1000_context_desc::tcp_seg_setup">tcp_seg_setup</dfn>;</td></tr>
<tr><th id="709">709</th><td>};</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><i>/* Offload data descriptor */</i></td></tr>
<tr><th id="712">712</th><td><b>struct</b> <dfn class="type def" id="e1000_data_desc" title='e1000_data_desc' data-ref="e1000_data_desc">e1000_data_desc</dfn> {</td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_data_desc::buffer_addr" title='e1000_data_desc::buffer_addr' data-ref="e1000_data_desc::buffer_addr">buffer_addr</dfn>;	<i>/* Address of the descriptor's buffer address */</i></td></tr>
<tr><th id="714">714</th><td>	<b>union</b> {</td></tr>
<tr><th id="715">715</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_data_desc::(anonymous)::data" title='e1000_data_desc::(anonymous union)::data' data-ref="e1000_data_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="716">716</th><td>		<b>struct</b> {</td></tr>
<tr><th id="717">717</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_data_desc::(anonymousunion)::(anonymous)::length" title='e1000_data_desc::(anonymous union)::(anonymous struct)::length' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::length">length</dfn>;	<i>/* Data buffer length */</i></td></tr>
<tr><th id="718">718</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_data_desc::(anonymousunion)::(anonymous)::typ_len_ext" title='e1000_data_desc::(anonymous union)::(anonymous struct)::typ_len_ext' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::typ_len_ext">typ_len_ext</dfn>;	<i>/* */</i></td></tr>
<tr><th id="719">719</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_data_desc::(anonymousunion)::(anonymous)::cmd" title='e1000_data_desc::(anonymous union)::(anonymous struct)::cmd' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::cmd">cmd</dfn>;	<i>/* */</i></td></tr>
<tr><th id="720">720</th><td>		} <dfn class="decl field" id="e1000_data_desc::(anonymous)::flags" title='e1000_data_desc::(anonymous union)::flags' data-ref="e1000_data_desc::(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="721">721</th><td>	} <dfn class="decl field" id="e1000_data_desc::lower" title='e1000_data_desc::lower' data-ref="e1000_data_desc::lower">lower</dfn>;</td></tr>
<tr><th id="722">722</th><td>	<b>union</b> {</td></tr>
<tr><th id="723">723</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_data_desc::(anonymous)::data" title='e1000_data_desc::(anonymous union)::data' data-ref="e1000_data_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="724">724</th><td>		<b>struct</b> {</td></tr>
<tr><th id="725">725</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_data_desc::(anonymousunion)::(anonymous)::status" title='e1000_data_desc::(anonymous union)::(anonymous struct)::status' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::status">status</dfn>;	<i>/* Descriptor status */</i></td></tr>
<tr><th id="726">726</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_data_desc::(anonymousunion)::(anonymous)::popts" title='e1000_data_desc::(anonymous union)::(anonymous struct)::popts' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::popts">popts</dfn>;	<i>/* Packet Options */</i></td></tr>
<tr><th id="727">727</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_data_desc::(anonymousunion)::(anonymous)::special" title='e1000_data_desc::(anonymous union)::(anonymous struct)::special' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::special">special</dfn>;	<i>/* */</i></td></tr>
<tr><th id="728">728</th><td>		} <dfn class="decl field" id="e1000_data_desc::(anonymous)::fields" title='e1000_data_desc::(anonymous union)::fields' data-ref="e1000_data_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="729">729</th><td>	} <dfn class="decl field" id="e1000_data_desc::upper" title='e1000_data_desc::upper' data-ref="e1000_data_desc::upper">upper</dfn>;</td></tr>
<tr><th id="730">730</th><td>};</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><i>/* Filters */</i></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/E1000_NUM_UNICAST" data-ref="_M/E1000_NUM_UNICAST">E1000_NUM_UNICAST</dfn>          16	/* Unicast filter entries */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/E1000_MC_TBL_SIZE" data-ref="_M/E1000_MC_TBL_SIZE">E1000_MC_TBL_SIZE</dfn>          128	/* Multicast Filter Table (4096 bits) */</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAN_FILTER_TBL_SIZE" data-ref="_M/E1000_VLAN_FILTER_TBL_SIZE">E1000_VLAN_FILTER_TBL_SIZE</dfn> 128	/* VLAN Filter Table (4096 bits) */</u></td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i>/* Receive Address Register */</i></td></tr>
<tr><th id="738">738</th><td><b>struct</b> <dfn class="type def" id="e1000_rar" title='e1000_rar' data-ref="e1000_rar">e1000_rar</dfn> {</td></tr>
<tr><th id="739">739</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rar::low" title='e1000_rar::low' data-ref="e1000_rar::low">low</dfn>;	<i>/* receive address low */</i></td></tr>
<tr><th id="740">740</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_rar::high" title='e1000_rar::high' data-ref="e1000_rar::high">high</dfn>;	<i>/* receive address high */</i></td></tr>
<tr><th id="741">741</th><td>};</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><i>/* Number of entries in the Multicast Table Array (MTA). */</i></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/E1000_NUM_MTA_REGISTERS" data-ref="_M/E1000_NUM_MTA_REGISTERS">E1000_NUM_MTA_REGISTERS</dfn> 128</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i>/* IPv4 Address Table Entry */</i></td></tr>
<tr><th id="747">747</th><td><b>struct</b> <dfn class="type def" id="e1000_ipv4_at_entry" title='e1000_ipv4_at_entry' data-ref="e1000_ipv4_at_entry">e1000_ipv4_at_entry</dfn> {</td></tr>
<tr><th id="748">748</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_ipv4_at_entry::ipv4_addr" title='e1000_ipv4_at_entry::ipv4_addr' data-ref="e1000_ipv4_at_entry::ipv4_addr">ipv4_addr</dfn>;	<i>/* IP Address (RW) */</i></td></tr>
<tr><th id="749">749</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_ipv4_at_entry::reserved" title='e1000_ipv4_at_entry::reserved' data-ref="e1000_ipv4_at_entry::reserved">reserved</dfn>;</td></tr>
<tr><th id="750">750</th><td>};</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/* Four wakeup IP addresses are supported */</i></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/E1000_WAKEUP_IP_ADDRESS_COUNT_MAX" data-ref="_M/E1000_WAKEUP_IP_ADDRESS_COUNT_MAX">E1000_WAKEUP_IP_ADDRESS_COUNT_MAX</dfn> 4</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/E1000_IP4AT_SIZE" data-ref="_M/E1000_IP4AT_SIZE">E1000_IP4AT_SIZE</dfn>                  E1000_WAKEUP_IP_ADDRESS_COUNT_MAX</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/E1000_IP6AT_SIZE" data-ref="_M/E1000_IP6AT_SIZE">E1000_IP6AT_SIZE</dfn>                  1</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><i>/* IPv6 Address Table Entry */</i></td></tr>
<tr><th id="758">758</th><td><b>struct</b> <dfn class="type def" id="e1000_ipv6_at_entry" title='e1000_ipv6_at_entry' data-ref="e1000_ipv6_at_entry">e1000_ipv6_at_entry</dfn> {</td></tr>
<tr><th id="759">759</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_ipv6_at_entry::ipv6_addr" title='e1000_ipv6_at_entry::ipv6_addr' data-ref="e1000_ipv6_at_entry::ipv6_addr">ipv6_addr</dfn>[<var>16</var>];</td></tr>
<tr><th id="760">760</th><td>};</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><i>/* Flexible Filter Length Table Entry */</i></td></tr>
<tr><th id="763">763</th><td><b>struct</b> <dfn class="type def" id="e1000_fflt_entry" title='e1000_fflt_entry' data-ref="e1000_fflt_entry">e1000_fflt_entry</dfn> {</td></tr>
<tr><th id="764">764</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_fflt_entry::length" title='e1000_fflt_entry::length' data-ref="e1000_fflt_entry::length">length</dfn>;	<i>/* Flexible Filter Length (RW) */</i></td></tr>
<tr><th id="765">765</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_fflt_entry::reserved" title='e1000_fflt_entry::reserved' data-ref="e1000_fflt_entry::reserved">reserved</dfn>;</td></tr>
<tr><th id="766">766</th><td>};</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><i>/* Flexible Filter Mask Table Entry */</i></td></tr>
<tr><th id="769">769</th><td><b>struct</b> <dfn class="type def" id="e1000_ffmt_entry" title='e1000_ffmt_entry' data-ref="e1000_ffmt_entry">e1000_ffmt_entry</dfn> {</td></tr>
<tr><th id="770">770</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_ffmt_entry::mask" title='e1000_ffmt_entry::mask' data-ref="e1000_ffmt_entry::mask">mask</dfn>;	<i>/* Flexible Filter Mask (RW) */</i></td></tr>
<tr><th id="771">771</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_ffmt_entry::reserved" title='e1000_ffmt_entry::reserved' data-ref="e1000_ffmt_entry::reserved">reserved</dfn>;</td></tr>
<tr><th id="772">772</th><td>};</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i>/* Flexible Filter Value Table Entry */</i></td></tr>
<tr><th id="775">775</th><td><b>struct</b> <dfn class="type def" id="e1000_ffvt_entry" title='e1000_ffvt_entry' data-ref="e1000_ffvt_entry">e1000_ffvt_entry</dfn> {</td></tr>
<tr><th id="776">776</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_ffvt_entry::value" title='e1000_ffvt_entry::value' data-ref="e1000_ffvt_entry::value">value</dfn>;	<i>/* Flexible Filter Value (RW) */</i></td></tr>
<tr><th id="777">777</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_ffvt_entry::reserved" title='e1000_ffvt_entry::reserved' data-ref="e1000_ffvt_entry::reserved">reserved</dfn>;</td></tr>
<tr><th id="778">778</th><td>};</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i>/* Four Flexible Filters are supported */</i></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/E1000_FLEXIBLE_FILTER_COUNT_MAX" data-ref="_M/E1000_FLEXIBLE_FILTER_COUNT_MAX">E1000_FLEXIBLE_FILTER_COUNT_MAX</dfn> 4</u></td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><i>/* Each Flexible Filter is at most 128 (0x80) bytes in length */</i></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/E1000_FLEXIBLE_FILTER_SIZE_MAX" data-ref="_M/E1000_FLEXIBLE_FILTER_SIZE_MAX">E1000_FLEXIBLE_FILTER_SIZE_MAX</dfn>  128</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_SIZE" data-ref="_M/E1000_FFLT_SIZE">E1000_FFLT_SIZE</dfn> E1000_FLEXIBLE_FILTER_COUNT_MAX</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/E1000_FFMT_SIZE" data-ref="_M/E1000_FFMT_SIZE">E1000_FFMT_SIZE</dfn> E1000_FLEXIBLE_FILTER_SIZE_MAX</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/E1000_FFVT_SIZE" data-ref="_M/E1000_FFVT_SIZE">E1000_FFVT_SIZE</dfn> E1000_FLEXIBLE_FILTER_SIZE_MAX</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/E1000_DISABLE_SERDES_LOOPBACK" data-ref="_M/E1000_DISABLE_SERDES_LOOPBACK">E1000_DISABLE_SERDES_LOOPBACK</dfn>   0x0400</u></td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><i>/* Register Set. (82543, 82544)</i></td></tr>
<tr><th id="793">793</th><td><i> *</i></td></tr>
<tr><th id="794">794</th><td><i> * Registers are defined to be 32 bits and  should be accessed as 32 bit values.</i></td></tr>
<tr><th id="795">795</th><td><i> * These registers are physically located on the NIC, but are mapped into the</i></td></tr>
<tr><th id="796">796</th><td><i> * host memory address space.</i></td></tr>
<tr><th id="797">797</th><td><i> *</i></td></tr>
<tr><th id="798">798</th><td><i> * RW - register is both readable and writable</i></td></tr>
<tr><th id="799">799</th><td><i> * RO - register is read only</i></td></tr>
<tr><th id="800">800</th><td><i> * WO - register is write only</i></td></tr>
<tr><th id="801">801</th><td><i> * R/clr - register is read only and is cleared when read</i></td></tr>
<tr><th id="802">802</th><td><i> * A - register array</i></td></tr>
<tr><th id="803">803</th><td><i> */</i></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL" data-ref="_M/E1000_CTRL">E1000_CTRL</dfn>     0x00000	/* Device Control - RW */</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_DUP" data-ref="_M/E1000_CTRL_DUP">E1000_CTRL_DUP</dfn> 0x00004	/* Device Control Duplicate (Shadow) - RW */</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS" data-ref="_M/E1000_STATUS">E1000_STATUS</dfn>   0x00008	/* Device Status - RO */</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD" data-ref="_M/E1000_EECD">E1000_EECD</dfn>     0x00010	/* EEPROM/Flash Control - RW */</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD" data-ref="_M/E1000_EERD">E1000_EERD</dfn>     0x00014	/* EEPROM Read - RW */</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT" data-ref="_M/E1000_CTRL_EXT">E1000_CTRL_EXT</dfn> 0x00018	/* Extended Device Control - RW */</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/E1000_FLA" data-ref="_M/E1000_FLA">E1000_FLA</dfn>      0x0001C	/* Flash Access - RW */</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC" data-ref="_M/E1000_MDIC">E1000_MDIC</dfn>     0x00020	/* MDI Control - RW */</u></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/INTEL_CE_GBE_MDIO_RCOMP_BASE" data-ref="_M/INTEL_CE_GBE_MDIO_RCOMP_BASE">INTEL_CE_GBE_MDIO_RCOMP_BASE</dfn>    (hw-&gt;ce4100_gbe_mdio_base_virt)</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIO_STS" data-ref="_M/E1000_MDIO_STS">E1000_MDIO_STS</dfn>  (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0)</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIO_CMD" data-ref="_M/E1000_MDIO_CMD">E1000_MDIO_CMD</dfn>  (INTEL_CE_GBE_MDIO_RCOMP_BASE + 4)</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIO_DRV" data-ref="_M/E1000_MDIO_DRV">E1000_MDIO_DRV</dfn>  (INTEL_CE_GBE_MDIO_RCOMP_BASE + 8)</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/E1000_MDC_CMD" data-ref="_M/E1000_MDC_CMD">E1000_MDC_CMD</dfn>   (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0xC)</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/E1000_RCOMP_CTL" data-ref="_M/E1000_RCOMP_CTL">E1000_RCOMP_CTL</dfn> (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0x20)</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/E1000_RCOMP_STS" data-ref="_M/E1000_RCOMP_STS">E1000_RCOMP_STS</dfn> (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0x24)</u></td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL" data-ref="_M/E1000_SCTL">E1000_SCTL</dfn>     0x00024	/* SerDes Control - RW */</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM" data-ref="_M/E1000_FEXTNVM">E1000_FEXTNVM</dfn>  0x00028	/* Future Extended NVM register */</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAL" data-ref="_M/E1000_FCAL">E1000_FCAL</dfn>     0x00028	/* Flow Control Address Low - RW */</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAH" data-ref="_M/E1000_FCAH">E1000_FCAH</dfn>     0x0002C	/* Flow Control Address High -RW */</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/E1000_FCT" data-ref="_M/E1000_FCT">E1000_FCT</dfn>      0x00030	/* Flow Control Type - RW */</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/E1000_VET" data-ref="_M/E1000_VET">E1000_VET</dfn>      0x00038	/* VLAN Ether Type - RW */</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR" data-ref="_M/E1000_ICR">E1000_ICR</dfn>      0x000C0	/* Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/E1000_ITR" data-ref="_M/E1000_ITR">E1000_ITR</dfn>      0x000C4	/* Interrupt Throttling Rate - RW */</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS" data-ref="_M/E1000_ICS">E1000_ICS</dfn>      0x000C8	/* Interrupt Cause Set - WO */</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS" data-ref="_M/E1000_IMS">E1000_IMS</dfn>      0x000D0	/* Interrupt Mask Set - RW */</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC" data-ref="_M/E1000_IMC">E1000_IMC</dfn>      0x000D8	/* Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/E1000_IAM" data-ref="_M/E1000_IAM">E1000_IAM</dfn>      0x000E0	/* Interrupt Acknowledge Auto Mask */</u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i>/* Auxiliary Control Register. This register is CE4100 specific,</i></td></tr>
<tr><th id="835">835</th><td><i> * RMII/RGMII function is switched by this register - RW</i></td></tr>
<tr><th id="836">836</th><td><i> * Following are bits definitions of the Auxiliary Control Register</i></td></tr>
<tr><th id="837">837</th><td><i> */</i></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX" data-ref="_M/E1000_CTL_AUX">E1000_CTL_AUX</dfn>  0x000E0</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_END_SEL_SHIFT" data-ref="_M/E1000_CTL_AUX_END_SEL_SHIFT">E1000_CTL_AUX_END_SEL_SHIFT</dfn>     10</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_ENDIANESS_SHIFT" data-ref="_M/E1000_CTL_AUX_ENDIANESS_SHIFT">E1000_CTL_AUX_ENDIANESS_SHIFT</dfn>   8</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_RGMII_RMII_SHIFT" data-ref="_M/E1000_CTL_AUX_RGMII_RMII_SHIFT">E1000_CTL_AUX_RGMII_RMII_SHIFT</dfn>  0</u></td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><i>/* descriptor and packet transfer use CTL_AUX.ENDIANESS */</i></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_DES_PKT" data-ref="_M/E1000_CTL_AUX_DES_PKT">E1000_CTL_AUX_DES_PKT</dfn>   (0x0 &lt;&lt; E1000_CTL_AUX_END_SEL_SHIFT)</u></td></tr>
<tr><th id="845">845</th><td><i>/* descriptor use CTL_AUX.ENDIANESS, packet use default */</i></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_DES" data-ref="_M/E1000_CTL_AUX_DES">E1000_CTL_AUX_DES</dfn>       (0x1 &lt;&lt; E1000_CTL_AUX_END_SEL_SHIFT)</u></td></tr>
<tr><th id="847">847</th><td><i>/* descriptor use default, packet use CTL_AUX.ENDIANESS */</i></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_PKT" data-ref="_M/E1000_CTL_AUX_PKT">E1000_CTL_AUX_PKT</dfn>       (0x2 &lt;&lt; E1000_CTL_AUX_END_SEL_SHIFT)</u></td></tr>
<tr><th id="849">849</th><td><i>/* all use CTL_AUX.ENDIANESS */</i></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_ALL" data-ref="_M/E1000_CTL_AUX_ALL">E1000_CTL_AUX_ALL</dfn>       (0x3 &lt;&lt; E1000_CTL_AUX_END_SEL_SHIFT)</u></td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_RGMII" data-ref="_M/E1000_CTL_AUX_RGMII">E1000_CTL_AUX_RGMII</dfn>     (0x0 &lt;&lt; E1000_CTL_AUX_RGMII_RMII_SHIFT)</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_RMII" data-ref="_M/E1000_CTL_AUX_RMII">E1000_CTL_AUX_RMII</dfn>      (0x1 &lt;&lt; E1000_CTL_AUX_RGMII_RMII_SHIFT)</u></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><i>/* LW little endian, Byte big endian */</i></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_LWLE_BBE" data-ref="_M/E1000_CTL_AUX_LWLE_BBE">E1000_CTL_AUX_LWLE_BBE</dfn>  (0x0 &lt;&lt; E1000_CTL_AUX_ENDIANESS_SHIFT)</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_LWLE_BLE" data-ref="_M/E1000_CTL_AUX_LWLE_BLE">E1000_CTL_AUX_LWLE_BLE</dfn>  (0x1 &lt;&lt; E1000_CTL_AUX_ENDIANESS_SHIFT)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_LWBE_BBE" data-ref="_M/E1000_CTL_AUX_LWBE_BBE">E1000_CTL_AUX_LWBE_BBE</dfn>  (0x2 &lt;&lt; E1000_CTL_AUX_ENDIANESS_SHIFT)</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/E1000_CTL_AUX_LWBE_BLE" data-ref="_M/E1000_CTL_AUX_LWBE_BLE">E1000_CTL_AUX_LWBE_BLE</dfn>  (0x3 &lt;&lt; E1000_CTL_AUX_ENDIANESS_SHIFT)</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL" data-ref="_M/E1000_RCTL">E1000_RCTL</dfn>     0x00100	/* RX Control - RW */</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR1" data-ref="_M/E1000_RDTR1">E1000_RDTR1</dfn>    0x02820	/* RX Delay Timer (1) - RW */</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL1" data-ref="_M/E1000_RDBAL1">E1000_RDBAL1</dfn>   0x02900	/* RX Descriptor Base Address Low (1) - RW */</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH1" data-ref="_M/E1000_RDBAH1">E1000_RDBAH1</dfn>   0x02904	/* RX Descriptor Base Address High (1) - RW */</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN1" data-ref="_M/E1000_RDLEN1">E1000_RDLEN1</dfn>   0x02908	/* RX Descriptor Length (1) - RW */</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH1" data-ref="_M/E1000_RDH1">E1000_RDH1</dfn>     0x02910	/* RX Descriptor Head (1) - RW */</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT1" data-ref="_M/E1000_RDT1">E1000_RDT1</dfn>     0x02918	/* RX Descriptor Tail (1) - RW */</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/E1000_FCTTV" data-ref="_M/E1000_FCTTV">E1000_FCTTV</dfn>    0x00170	/* Flow Control Transmit Timer Value - RW */</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW" data-ref="_M/E1000_TXCW">E1000_TXCW</dfn>     0x00178	/* TX Configuration Word - RW */</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW" data-ref="_M/E1000_RXCW">E1000_RXCW</dfn>     0x00180	/* RX Configuration Word - RO */</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL" data-ref="_M/E1000_TCTL">E1000_TCTL</dfn>     0x00400	/* TX Control - RW */</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT" data-ref="_M/E1000_TCTL_EXT">E1000_TCTL_EXT</dfn> 0x00404	/* Extended TX Control - RW */</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG" data-ref="_M/E1000_TIPG">E1000_TIPG</dfn>     0x00410	/* TX Inter-packet gap -RW */</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/E1000_TBT" data-ref="_M/E1000_TBT">E1000_TBT</dfn>      0x00448	/* TX Burst Timer - RW */</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/E1000_AIT" data-ref="_M/E1000_AIT">E1000_AIT</dfn>      0x00458	/* Adaptive Interframe Spacing Throttle - RW */</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL" data-ref="_M/E1000_LEDCTL">E1000_LEDCTL</dfn>   0x00E00	/* LED Control - RW */</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL" data-ref="_M/E1000_EXTCNF_CTRL">E1000_EXTCNF_CTRL</dfn>  0x00F00	/* Extended Configuration Control */</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE" data-ref="_M/E1000_EXTCNF_SIZE">E1000_EXTCNF_SIZE</dfn>  0x00F08	/* Extended Configuration Size */</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL" data-ref="_M/E1000_PHY_CTRL">E1000_PHY_CTRL</dfn>     0x00F10	/* PHY Control Register in CSR */</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM_SW_CONFIG" data-ref="_M/FEXTNVM_SW_CONFIG">FEXTNVM_SW_CONFIG</dfn>  0x0001</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA" data-ref="_M/E1000_PBA">E1000_PBA</dfn>      0x01000	/* Packet Buffer Allocation - RW */</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS" data-ref="_M/E1000_PBS">E1000_PBS</dfn>      0x01008	/* Packet Buffer Size */</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL" data-ref="_M/E1000_EEMNGCTL">E1000_EEMNGCTL</dfn> 0x01010	/* MNG EEprom Control */</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASH_UPDATES" data-ref="_M/E1000_FLASH_UPDATES">E1000_FLASH_UPDATES</dfn> 1000</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/E1000_EEARBC" data-ref="_M/E1000_EEARBC">E1000_EEARBC</dfn>   0x01024	/* EEPROM Auto Read Bus Control */</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASHT" data-ref="_M/E1000_FLASHT">E1000_FLASHT</dfn>   0x01028	/* FLASH Timer Register */</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/E1000_EEWR" data-ref="_M/E1000_EEWR">E1000_EEWR</dfn>     0x0102C	/* EEPROM Write Register - RW */</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWCTL" data-ref="_M/E1000_FLSWCTL">E1000_FLSWCTL</dfn>  0x01030	/* FLASH control register */</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWDATA" data-ref="_M/E1000_FLSWDATA">E1000_FLSWDATA</dfn> 0x01034	/* FLASH data register */</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWCNT" data-ref="_M/E1000_FLSWCNT">E1000_FLSWCNT</dfn>  0x01038	/* FLASH Access Counter */</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/E1000_FLOP" data-ref="_M/E1000_FLOP">E1000_FLOP</dfn>     0x0103C	/* FLASH Opcode Register */</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/E1000_ERT" data-ref="_M/E1000_ERT">E1000_ERT</dfn>      0x02008	/* Early Rx Threshold - RW */</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL" data-ref="_M/E1000_FCRTL">E1000_FCRTL</dfn>    0x02160	/* Flow Control Receive Threshold Low - RW */</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH" data-ref="_M/E1000_FCRTH">E1000_FCRTH</dfn>    0x02168	/* Flow Control Receive Threshold High - RW */</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL" data-ref="_M/E1000_PSRCTL">E1000_PSRCTL</dfn>   0x02170	/* Packet Split Receive Control - RW */</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFH" data-ref="_M/E1000_RDFH">E1000_RDFH</dfn>     0x02410  /* RX Data FIFO Head - RW */</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFT" data-ref="_M/E1000_RDFT">E1000_RDFT</dfn>     0x02418  /* RX Data FIFO Tail - RW */</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFHS" data-ref="_M/E1000_RDFHS">E1000_RDFHS</dfn>    0x02420  /* RX Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFTS" data-ref="_M/E1000_RDFTS">E1000_RDFTS</dfn>    0x02428  /* RX Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFPC" data-ref="_M/E1000_RDFPC">E1000_RDFPC</dfn>    0x02430  /* RX Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL" data-ref="_M/E1000_RDBAL">E1000_RDBAL</dfn>    0x02800	/* RX Descriptor Base Address Low - RW */</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH" data-ref="_M/E1000_RDBAH">E1000_RDBAH</dfn>    0x02804	/* RX Descriptor Base Address High - RW */</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN" data-ref="_M/E1000_RDLEN">E1000_RDLEN</dfn>    0x02808	/* RX Descriptor Length - RW */</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH" data-ref="_M/E1000_RDH">E1000_RDH</dfn>      0x02810	/* RX Descriptor Head - RW */</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT" data-ref="_M/E1000_RDT">E1000_RDT</dfn>      0x02818	/* RX Descriptor Tail - RW */</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR" data-ref="_M/E1000_RDTR">E1000_RDTR</dfn>     0x02820	/* RX Delay Timer - RW */</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL0" data-ref="_M/E1000_RDBAL0">E1000_RDBAL0</dfn>   E1000_RDBAL	/* RX Desc Base Address Low (0) - RW */</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH0" data-ref="_M/E1000_RDBAH0">E1000_RDBAH0</dfn>   E1000_RDBAH	/* RX Desc Base Address High (0) - RW */</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN0" data-ref="_M/E1000_RDLEN0">E1000_RDLEN0</dfn>   E1000_RDLEN	/* RX Desc Length (0) - RW */</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH0" data-ref="_M/E1000_RDH0">E1000_RDH0</dfn>     E1000_RDH	/* RX Desc Head (0) - RW */</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT0" data-ref="_M/E1000_RDT0">E1000_RDT0</dfn>     E1000_RDT	/* RX Desc Tail (0) - RW */</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR0" data-ref="_M/E1000_RDTR0">E1000_RDTR0</dfn>    E1000_RDTR	/* RX Delay Timer (0) - RW */</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL" data-ref="_M/E1000_RXDCTL">E1000_RXDCTL</dfn>   0x02828	/* RX Descriptor Control queue 0 - RW */</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL1" data-ref="_M/E1000_RXDCTL1">E1000_RXDCTL1</dfn>  0x02928	/* RX Descriptor Control queue 1 - RW */</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/E1000_RADV" data-ref="_M/E1000_RADV">E1000_RADV</dfn>     0x0282C	/* RX Interrupt Absolute Delay Timer - RW */</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/E1000_RSRPD" data-ref="_M/E1000_RSRPD">E1000_RSRPD</dfn>    0x02C00	/* RX Small Packet Detect - RW */</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/E1000_RAID" data-ref="_M/E1000_RAID">E1000_RAID</dfn>     0x02C08	/* Receive Ack Interrupt Delay - RW */</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDMAC" data-ref="_M/E1000_TXDMAC">E1000_TXDMAC</dfn>   0x03000	/* TX DMA Control - RW */</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD" data-ref="_M/E1000_KABGTXD">E1000_KABGTXD</dfn>  0x03004	/* AFE Band Gap Transmit Ref Data */</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFH" data-ref="_M/E1000_TDFH">E1000_TDFH</dfn>     0x03410	/* TX Data FIFO Head - RW */</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFT" data-ref="_M/E1000_TDFT">E1000_TDFT</dfn>     0x03418	/* TX Data FIFO Tail - RW */</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFHS" data-ref="_M/E1000_TDFHS">E1000_TDFHS</dfn>    0x03420	/* TX Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFTS" data-ref="_M/E1000_TDFTS">E1000_TDFTS</dfn>    0x03428	/* TX Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFPC" data-ref="_M/E1000_TDFPC">E1000_TDFPC</dfn>    0x03430	/* TX Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL" data-ref="_M/E1000_TDBAL">E1000_TDBAL</dfn>    0x03800	/* TX Descriptor Base Address Low - RW */</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH" data-ref="_M/E1000_TDBAH">E1000_TDBAH</dfn>    0x03804	/* TX Descriptor Base Address High - RW */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN" data-ref="_M/E1000_TDLEN">E1000_TDLEN</dfn>    0x03808	/* TX Descriptor Length - RW */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH" data-ref="_M/E1000_TDH">E1000_TDH</dfn>      0x03810	/* TX Descriptor Head - RW */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT" data-ref="_M/E1000_TDT">E1000_TDT</dfn>      0x03818	/* TX Descripotr Tail - RW */</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/E1000_TIDV" data-ref="_M/E1000_TIDV">E1000_TIDV</dfn>     0x03820	/* TX Interrupt Delay Value - RW */</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL" data-ref="_M/E1000_TXDCTL">E1000_TXDCTL</dfn>   0x03828	/* TX Descriptor Control - RW */</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/E1000_TADV" data-ref="_M/E1000_TADV">E1000_TADV</dfn>     0x0382C	/* TX Interrupt Absolute Delay Val - RW */</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/E1000_TSPMT" data-ref="_M/E1000_TSPMT">E1000_TSPMT</dfn>    0x03830	/* TCP Segmentation PAD &amp; Min Threshold - RW */</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC0" data-ref="_M/E1000_TARC0">E1000_TARC0</dfn>    0x03840	/* TX Arbitration Count (0) */</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL1" data-ref="_M/E1000_TDBAL1">E1000_TDBAL1</dfn>   0x03900	/* TX Desc Base Address Low (1) - RW */</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH1" data-ref="_M/E1000_TDBAH1">E1000_TDBAH1</dfn>   0x03904	/* TX Desc Base Address High (1) - RW */</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN1" data-ref="_M/E1000_TDLEN1">E1000_TDLEN1</dfn>   0x03908	/* TX Desc Length (1) - RW */</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH1" data-ref="_M/E1000_TDH1">E1000_TDH1</dfn>     0x03910	/* TX Desc Head (1) - RW */</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT1" data-ref="_M/E1000_TDT1">E1000_TDT1</dfn>     0x03918	/* TX Desc Tail (1) - RW */</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL1" data-ref="_M/E1000_TXDCTL1">E1000_TXDCTL1</dfn>  0x03928	/* TX Descriptor Control (1) - RW */</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC1" data-ref="_M/E1000_TARC1">E1000_TARC1</dfn>    0x03940	/* TX Arbitration Count (1) */</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/E1000_CRCERRS" data-ref="_M/E1000_CRCERRS">E1000_CRCERRS</dfn>  0x04000	/* CRC Error Count - R/clr */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/E1000_ALGNERRC" data-ref="_M/E1000_ALGNERRC">E1000_ALGNERRC</dfn> 0x04004	/* Alignment Error Count - R/clr */</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/E1000_SYMERRS" data-ref="_M/E1000_SYMERRS">E1000_SYMERRS</dfn>  0x04008	/* Symbol Error Count - R/clr */</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/E1000_RXERRC" data-ref="_M/E1000_RXERRC">E1000_RXERRC</dfn>   0x0400C	/* Receive Error Count - R/clr */</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/E1000_MPC" data-ref="_M/E1000_MPC">E1000_MPC</dfn>      0x04010	/* Missed Packet Count - R/clr */</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/E1000_SCC" data-ref="_M/E1000_SCC">E1000_SCC</dfn>      0x04014	/* Single Collision Count - R/clr */</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/E1000_ECOL" data-ref="_M/E1000_ECOL">E1000_ECOL</dfn>     0x04018	/* Excessive Collision Count - R/clr */</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/E1000_MCC" data-ref="_M/E1000_MCC">E1000_MCC</dfn>      0x0401C	/* Multiple Collision Count - R/clr */</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/E1000_LATECOL" data-ref="_M/E1000_LATECOL">E1000_LATECOL</dfn>  0x04020	/* Late Collision Count - R/clr */</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/E1000_COLC" data-ref="_M/E1000_COLC">E1000_COLC</dfn>     0x04028	/* Collision Count - R/clr */</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/E1000_DC" data-ref="_M/E1000_DC">E1000_DC</dfn>       0x04030	/* Defer Count - R/clr */</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/E1000_TNCRS" data-ref="_M/E1000_TNCRS">E1000_TNCRS</dfn>    0x04034	/* TX-No CRS - R/clr */</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/E1000_SEC" data-ref="_M/E1000_SEC">E1000_SEC</dfn>      0x04038	/* Sequence Error Count - R/clr */</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/E1000_CEXTERR" data-ref="_M/E1000_CEXTERR">E1000_CEXTERR</dfn>  0x0403C	/* Carrier Extension Error Count - R/clr */</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/E1000_RLEC" data-ref="_M/E1000_RLEC">E1000_RLEC</dfn>     0x04040	/* Receive Length Error Count - R/clr */</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/E1000_XONRXC" data-ref="_M/E1000_XONRXC">E1000_XONRXC</dfn>   0x04048	/* XON RX Count - R/clr */</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/E1000_XONTXC" data-ref="_M/E1000_XONTXC">E1000_XONTXC</dfn>   0x0404C	/* XON TX Count - R/clr */</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFRXC" data-ref="_M/E1000_XOFFRXC">E1000_XOFFRXC</dfn>  0x04050	/* XOFF RX Count - R/clr */</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFTXC" data-ref="_M/E1000_XOFFTXC">E1000_XOFFTXC</dfn>  0x04054	/* XOFF TX Count - R/clr */</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRUC" data-ref="_M/E1000_FCRUC">E1000_FCRUC</dfn>    0x04058	/* Flow Control RX Unsupported Count- R/clr */</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC64" data-ref="_M/E1000_PRC64">E1000_PRC64</dfn>    0x0405C	/* Packets RX (64 bytes) - R/clr */</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC127" data-ref="_M/E1000_PRC127">E1000_PRC127</dfn>   0x04060	/* Packets RX (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC255" data-ref="_M/E1000_PRC255">E1000_PRC255</dfn>   0x04064	/* Packets RX (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC511" data-ref="_M/E1000_PRC511">E1000_PRC511</dfn>   0x04068	/* Packets RX (255-511 bytes) - R/clr */</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1023" data-ref="_M/E1000_PRC1023">E1000_PRC1023</dfn>  0x0406C	/* Packets RX (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1522" data-ref="_M/E1000_PRC1522">E1000_PRC1522</dfn>  0x04070	/* Packets RX (1024-1522 bytes) - R/clr */</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/E1000_GPRC" data-ref="_M/E1000_GPRC">E1000_GPRC</dfn>     0x04074	/* Good Packets RX Count - R/clr */</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/E1000_BPRC" data-ref="_M/E1000_BPRC">E1000_BPRC</dfn>     0x04078	/* Broadcast Packets RX Count - R/clr */</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/E1000_MPRC" data-ref="_M/E1000_MPRC">E1000_MPRC</dfn>     0x0407C	/* Multicast Packets RX Count - R/clr */</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/E1000_GPTC" data-ref="_M/E1000_GPTC">E1000_GPTC</dfn>     0x04080	/* Good Packets TX Count - R/clr */</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCL" data-ref="_M/E1000_GORCL">E1000_GORCL</dfn>    0x04088	/* Good Octets RX Count Low - R/clr */</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCH" data-ref="_M/E1000_GORCH">E1000_GORCH</dfn>    0x0408C	/* Good Octets RX Count High - R/clr */</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCL" data-ref="_M/E1000_GOTCL">E1000_GOTCL</dfn>    0x04090	/* Good Octets TX Count Low - R/clr */</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCH" data-ref="_M/E1000_GOTCH">E1000_GOTCH</dfn>    0x04094	/* Good Octets TX Count High - R/clr */</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/E1000_RNBC" data-ref="_M/E1000_RNBC">E1000_RNBC</dfn>     0x040A0	/* RX No Buffers Count - R/clr */</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/E1000_RUC" data-ref="_M/E1000_RUC">E1000_RUC</dfn>      0x040A4	/* RX Undersize Count - R/clr */</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/E1000_RFC" data-ref="_M/E1000_RFC">E1000_RFC</dfn>      0x040A8	/* RX Fragment Count - R/clr */</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/E1000_ROC" data-ref="_M/E1000_ROC">E1000_ROC</dfn>      0x040AC	/* RX Oversize Count - R/clr */</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/E1000_RJC" data-ref="_M/E1000_RJC">E1000_RJC</dfn>      0x040B0	/* RX Jabber Count - R/clr */</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPRC" data-ref="_M/E1000_MGTPRC">E1000_MGTPRC</dfn>   0x040B4	/* Management Packets RX Count - R/clr */</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPDC" data-ref="_M/E1000_MGTPDC">E1000_MGTPDC</dfn>   0x040B8	/* Management Packets Dropped Count - R/clr */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPTC" data-ref="_M/E1000_MGTPTC">E1000_MGTPTC</dfn>   0x040BC	/* Management Packets TX Count - R/clr */</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/E1000_TORL" data-ref="_M/E1000_TORL">E1000_TORL</dfn>     0x040C0	/* Total Octets RX Low - R/clr */</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/E1000_TORH" data-ref="_M/E1000_TORH">E1000_TORH</dfn>     0x040C4	/* Total Octets RX High - R/clr */</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTL" data-ref="_M/E1000_TOTL">E1000_TOTL</dfn>     0x040C8	/* Total Octets TX Low - R/clr */</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTH" data-ref="_M/E1000_TOTH">E1000_TOTH</dfn>     0x040CC	/* Total Octets TX High - R/clr */</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/E1000_TPR" data-ref="_M/E1000_TPR">E1000_TPR</dfn>      0x040D0	/* Total Packets RX - R/clr */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/E1000_TPT" data-ref="_M/E1000_TPT">E1000_TPT</dfn>      0x040D4	/* Total Packets TX - R/clr */</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC64" data-ref="_M/E1000_PTC64">E1000_PTC64</dfn>    0x040D8	/* Packets TX (64 bytes) - R/clr */</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC127" data-ref="_M/E1000_PTC127">E1000_PTC127</dfn>   0x040DC	/* Packets TX (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC255" data-ref="_M/E1000_PTC255">E1000_PTC255</dfn>   0x040E0	/* Packets TX (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC511" data-ref="_M/E1000_PTC511">E1000_PTC511</dfn>   0x040E4	/* Packets TX (256-511 bytes) - R/clr */</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1023" data-ref="_M/E1000_PTC1023">E1000_PTC1023</dfn>  0x040E8	/* Packets TX (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1522" data-ref="_M/E1000_PTC1522">E1000_PTC1522</dfn>  0x040EC	/* Packets TX (1024-1522 Bytes) - R/clr */</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/E1000_MPTC" data-ref="_M/E1000_MPTC">E1000_MPTC</dfn>     0x040F0	/* Multicast Packets TX Count - R/clr */</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/E1000_BPTC" data-ref="_M/E1000_BPTC">E1000_BPTC</dfn>     0x040F4	/* Broadcast Packets TX Count - R/clr */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTC" data-ref="_M/E1000_TSCTC">E1000_TSCTC</dfn>    0x040F8	/* TCP Segmentation Context TX - R/clr */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTFC" data-ref="_M/E1000_TSCTFC">E1000_TSCTFC</dfn>   0x040FC	/* TCP Segmentation Context TX Fail - R/clr */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/E1000_IAC" data-ref="_M/E1000_IAC">E1000_IAC</dfn>      0x04100	/* Interrupt Assertion Count */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXPTC" data-ref="_M/E1000_ICRXPTC">E1000_ICRXPTC</dfn>  0x04104	/* Interrupt Cause Rx Packet Timer Expire Count */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXATC" data-ref="_M/E1000_ICRXATC">E1000_ICRXATC</dfn>  0x04108	/* Interrupt Cause Rx Absolute Timer Expire Count */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXPTC" data-ref="_M/E1000_ICTXPTC">E1000_ICTXPTC</dfn>  0x0410C	/* Interrupt Cause Tx Packet Timer Expire Count */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXATC" data-ref="_M/E1000_ICTXATC">E1000_ICTXATC</dfn>  0x04110	/* Interrupt Cause Tx Absolute Timer Expire Count */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQEC" data-ref="_M/E1000_ICTXQEC">E1000_ICTXQEC</dfn>  0x04118	/* Interrupt Cause Tx Queue Empty Count */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQMTC" data-ref="_M/E1000_ICTXQMTC">E1000_ICTXQMTC</dfn> 0x0411C	/* Interrupt Cause Tx Queue Minimum Threshold Count */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXDMTC" data-ref="_M/E1000_ICRXDMTC">E1000_ICRXDMTC</dfn> 0x04120	/* Interrupt Cause Rx Descriptor Minimum Threshold Count */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXOC" data-ref="_M/E1000_ICRXOC">E1000_ICRXOC</dfn>   0x04124	/* Interrupt Cause Receiver Overrun Count */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM" data-ref="_M/E1000_RXCSUM">E1000_RXCSUM</dfn>   0x05000	/* RX Checksum Control - RW */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL" data-ref="_M/E1000_RFCTL">E1000_RFCTL</dfn>    0x05008	/* Receive Filter Control */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/E1000_MTA" data-ref="_M/E1000_MTA">E1000_MTA</dfn>      0x05200	/* Multicast Table Array - RW Array */</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/E1000_RA" data-ref="_M/E1000_RA">E1000_RA</dfn>       0x05400	/* Receive Address - RW Array */</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA" data-ref="_M/E1000_VFTA">E1000_VFTA</dfn>     0x05600	/* VLAN Filter Table Array - RW Array */</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC" data-ref="_M/E1000_WUC">E1000_WUC</dfn>      0x05800	/* Wakeup Control - RW */</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC" data-ref="_M/E1000_WUFC">E1000_WUFC</dfn>     0x05808	/* Wakeup Filter Control - RW */</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS" data-ref="_M/E1000_WUS">E1000_WUS</dfn>      0x05810	/* Wakeup Status - RO */</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC" data-ref="_M/E1000_MANC">E1000_MANC</dfn>     0x05820	/* Management Control - RW */</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/E1000_IPAV" data-ref="_M/E1000_IPAV">E1000_IPAV</dfn>     0x05838	/* IP Address Valid - RW */</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/E1000_IP4AT" data-ref="_M/E1000_IP4AT">E1000_IP4AT</dfn>    0x05840	/* IPv4 Address Table - RW Array */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/E1000_IP6AT" data-ref="_M/E1000_IP6AT">E1000_IP6AT</dfn>    0x05880	/* IPv6 Address Table - RW Array */</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPL" data-ref="_M/E1000_WUPL">E1000_WUPL</dfn>     0x05900	/* Wakeup Packet Length - RW */</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPM" data-ref="_M/E1000_WUPM">E1000_WUPM</dfn>     0x05A00	/* Wakeup Packet Memory - RO A */</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT" data-ref="_M/E1000_FFLT">E1000_FFLT</dfn>     0x05F00	/* Flexible Filter Length Table - RW Array */</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/E1000_HOST_IF" data-ref="_M/E1000_HOST_IF">E1000_HOST_IF</dfn>  0x08800	/* Host Interface */</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/E1000_FFMT" data-ref="_M/E1000_FFMT">E1000_FFMT</dfn>     0x09000	/* Flexible Filter Mask Table - RW Array */</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/E1000_FFVT" data-ref="_M/E1000_FFVT">E1000_FFVT</dfn>     0x09800	/* Flexible Filter Value Table - RW Array */</u></td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA" data-ref="_M/E1000_KUMCTRLSTA">E1000_KUMCTRLSTA</dfn> 0x00034	/* MAC-PHY interface - RW */</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/E1000_MDPHYA" data-ref="_M/E1000_MDPHYA">E1000_MDPHYA</dfn>     0x0003C	/* PHY address - RW */</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H" data-ref="_M/E1000_MANC2H">E1000_MANC2H</dfn>     0x05860	/* Management Control To Host - RW */</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_FW_SYNC" data-ref="_M/E1000_SW_FW_SYNC">E1000_SW_FW_SYNC</dfn> 0x05B5C	/* Software-Firmware Synchronization - RW */</u></td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR" data-ref="_M/E1000_GCR">E1000_GCR</dfn>       0x05B00	/* PCI-Ex Control */</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_1" data-ref="_M/E1000_GSCL_1">E1000_GSCL_1</dfn>    0x05B10	/* PCI-Ex Statistic Control #1 */</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_2" data-ref="_M/E1000_GSCL_2">E1000_GSCL_2</dfn>    0x05B14	/* PCI-Ex Statistic Control #2 */</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_3" data-ref="_M/E1000_GSCL_3">E1000_GSCL_3</dfn>    0x05B18	/* PCI-Ex Statistic Control #3 */</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_4" data-ref="_M/E1000_GSCL_4">E1000_GSCL_4</dfn>    0x05B1C	/* PCI-Ex Statistic Control #4 */</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS" data-ref="_M/E1000_FACTPS">E1000_FACTPS</dfn>    0x05B30	/* Function Active and Power State to MNG */</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM" data-ref="_M/E1000_SWSM">E1000_SWSM</dfn>      0x05B50	/* SW Semaphore */</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM" data-ref="_M/E1000_FWSM">E1000_FWSM</dfn>      0x05B54	/* FW Semaphore */</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_DBG" data-ref="_M/E1000_FFLT_DBG">E1000_FFLT_DBG</dfn>  0x05F04	/* Debug Register */</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR" data-ref="_M/E1000_HICR">E1000_HICR</dfn>      0x08F00	/* Host Interface Control */</u></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><i>/* RSS registers */</i></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/E1000_CPUVEC" data-ref="_M/E1000_CPUVEC">E1000_CPUVEC</dfn>    0x02C10	/* CPU Vector Register - RW */</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC" data-ref="_M/E1000_MRQC">E1000_MRQC</dfn>      0x05818	/* Multiple Receive Control - RW */</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA" data-ref="_M/E1000_RETA">E1000_RETA</dfn>      0x05C00	/* Redirection Table - RW Array */</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSRK" data-ref="_M/E1000_RSSRK">E1000_RSSRK</dfn>     0x05C80	/* RSS Random Key - RW Array */</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSIM" data-ref="_M/E1000_RSSIM">E1000_RSSIM</dfn>     0x05864	/* RSS Interrupt Mask */</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSIR" data-ref="_M/E1000_RSSIR">E1000_RSSIR</dfn>     0x05868	/* RSS Interrupt Request */</u></td></tr>
<tr><th id="1051">1051</th><td><i>/* Register Set (82542)</i></td></tr>
<tr><th id="1052">1052</th><td><i> *</i></td></tr>
<tr><th id="1053">1053</th><td><i> * Some of the 82542 registers are located at different offsets than they are</i></td></tr>
<tr><th id="1054">1054</th><td><i> * in more current versions of the 8254x. Despite the difference in location,</i></td></tr>
<tr><th id="1055">1055</th><td><i> * the registers function in the same manner.</i></td></tr>
<tr><th id="1056">1056</th><td><i> */</i></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CTL_AUX" data-ref="_M/E1000_82542_CTL_AUX">E1000_82542_CTL_AUX</dfn>  E1000_CTL_AUX</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CTRL" data-ref="_M/E1000_82542_CTRL">E1000_82542_CTRL</dfn>     E1000_CTRL</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CTRL_DUP" data-ref="_M/E1000_82542_CTRL_DUP">E1000_82542_CTRL_DUP</dfn> E1000_CTRL_DUP</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_STATUS" data-ref="_M/E1000_82542_STATUS">E1000_82542_STATUS</dfn>   E1000_STATUS</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EECD" data-ref="_M/E1000_82542_EECD">E1000_82542_EECD</dfn>     E1000_EECD</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EERD" data-ref="_M/E1000_82542_EERD">E1000_82542_EERD</dfn>     E1000_EERD</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CTRL_EXT" data-ref="_M/E1000_82542_CTRL_EXT">E1000_82542_CTRL_EXT</dfn> E1000_CTRL_EXT</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FLA" data-ref="_M/E1000_82542_FLA">E1000_82542_FLA</dfn>      E1000_FLA</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MDIC" data-ref="_M/E1000_82542_MDIC">E1000_82542_MDIC</dfn>     E1000_MDIC</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SCTL" data-ref="_M/E1000_82542_SCTL">E1000_82542_SCTL</dfn>     E1000_SCTL</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FEXTNVM" data-ref="_M/E1000_82542_FEXTNVM">E1000_82542_FEXTNVM</dfn>  E1000_FEXTNVM</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCAL" data-ref="_M/E1000_82542_FCAL">E1000_82542_FCAL</dfn>     E1000_FCAL</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCAH" data-ref="_M/E1000_82542_FCAH">E1000_82542_FCAH</dfn>     E1000_FCAH</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCT" data-ref="_M/E1000_82542_FCT">E1000_82542_FCT</dfn>      E1000_FCT</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_VET" data-ref="_M/E1000_82542_VET">E1000_82542_VET</dfn>      E1000_VET</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RA" data-ref="_M/E1000_82542_RA">E1000_82542_RA</dfn>       0x00040</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICR" data-ref="_M/E1000_82542_ICR">E1000_82542_ICR</dfn>      E1000_ICR</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ITR" data-ref="_M/E1000_82542_ITR">E1000_82542_ITR</dfn>      E1000_ITR</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICS" data-ref="_M/E1000_82542_ICS">E1000_82542_ICS</dfn>      E1000_ICS</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IMS" data-ref="_M/E1000_82542_IMS">E1000_82542_IMS</dfn>      E1000_IMS</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IMC" data-ref="_M/E1000_82542_IMC">E1000_82542_IMC</dfn>      E1000_IMC</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RCTL" data-ref="_M/E1000_82542_RCTL">E1000_82542_RCTL</dfn>     E1000_RCTL</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDTR" data-ref="_M/E1000_82542_RDTR">E1000_82542_RDTR</dfn>     0x00108</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDFH" data-ref="_M/E1000_82542_RDFH">E1000_82542_RDFH</dfn>     E1000_RDFH</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDFT" data-ref="_M/E1000_82542_RDFT">E1000_82542_RDFT</dfn>     E1000_RDFT</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDFHS" data-ref="_M/E1000_82542_RDFHS">E1000_82542_RDFHS</dfn>    E1000_RDFHS</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDFTS" data-ref="_M/E1000_82542_RDFTS">E1000_82542_RDFTS</dfn>    E1000_RDFTS</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDFPC" data-ref="_M/E1000_82542_RDFPC">E1000_82542_RDFPC</dfn>    E1000_RDFPC</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAL" data-ref="_M/E1000_82542_RDBAL">E1000_82542_RDBAL</dfn>    0x00110</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAH" data-ref="_M/E1000_82542_RDBAH">E1000_82542_RDBAH</dfn>    0x00114</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDLEN" data-ref="_M/E1000_82542_RDLEN">E1000_82542_RDLEN</dfn>    0x00118</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDH" data-ref="_M/E1000_82542_RDH">E1000_82542_RDH</dfn>      0x00120</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDT" data-ref="_M/E1000_82542_RDT">E1000_82542_RDT</dfn>      0x00128</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDTR0" data-ref="_M/E1000_82542_RDTR0">E1000_82542_RDTR0</dfn>    E1000_82542_RDTR</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAL0" data-ref="_M/E1000_82542_RDBAL0">E1000_82542_RDBAL0</dfn>   E1000_82542_RDBAL</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAH0" data-ref="_M/E1000_82542_RDBAH0">E1000_82542_RDBAH0</dfn>   E1000_82542_RDBAH</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDLEN0" data-ref="_M/E1000_82542_RDLEN0">E1000_82542_RDLEN0</dfn>   E1000_82542_RDLEN</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDH0" data-ref="_M/E1000_82542_RDH0">E1000_82542_RDH0</dfn>     E1000_82542_RDH</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDT0" data-ref="_M/E1000_82542_RDT0">E1000_82542_RDT0</dfn>     E1000_82542_RDT</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SRRCTL" data-ref="_M/E1000_82542_SRRCTL">E1000_82542_SRRCTL</dfn>(_n) (0x280C + ((_n) &lt;&lt; 8))	/* Split and Replication</u></td></tr>
<tr><th id="1097">1097</th><td><u>							 * RX Control - RW */</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_DCA_RXCTRL" data-ref="_M/E1000_82542_DCA_RXCTRL">E1000_82542_DCA_RXCTRL</dfn>(_n) (0x02814 + ((_n) &lt;&lt; 8))</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAH3" data-ref="_M/E1000_82542_RDBAH3">E1000_82542_RDBAH3</dfn>   0x02B04	/* RX Desc Base High Queue 3 - RW */</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAL3" data-ref="_M/E1000_82542_RDBAL3">E1000_82542_RDBAL3</dfn>   0x02B00	/* RX Desc Low Queue 3 - RW */</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDLEN3" data-ref="_M/E1000_82542_RDLEN3">E1000_82542_RDLEN3</dfn>   0x02B08	/* RX Desc Length Queue 3 - RW */</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDH3" data-ref="_M/E1000_82542_RDH3">E1000_82542_RDH3</dfn>     0x02B10	/* RX Desc Head Queue 3 - RW */</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDT3" data-ref="_M/E1000_82542_RDT3">E1000_82542_RDT3</dfn>     0x02B18	/* RX Desc Tail Queue 3 - RW */</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAL2" data-ref="_M/E1000_82542_RDBAL2">E1000_82542_RDBAL2</dfn>   0x02A00	/* RX Desc Base Low Queue 2 - RW */</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAH2" data-ref="_M/E1000_82542_RDBAH2">E1000_82542_RDBAH2</dfn>   0x02A04	/* RX Desc Base High Queue 2 - RW */</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDLEN2" data-ref="_M/E1000_82542_RDLEN2">E1000_82542_RDLEN2</dfn>   0x02A08	/* RX Desc Length Queue 2 - RW */</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDH2" data-ref="_M/E1000_82542_RDH2">E1000_82542_RDH2</dfn>     0x02A10	/* RX Desc Head Queue 2 - RW */</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDT2" data-ref="_M/E1000_82542_RDT2">E1000_82542_RDT2</dfn>     0x02A18	/* RX Desc Tail Queue 2 - RW */</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDTR1" data-ref="_M/E1000_82542_RDTR1">E1000_82542_RDTR1</dfn>    0x00130</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAL1" data-ref="_M/E1000_82542_RDBAL1">E1000_82542_RDBAL1</dfn>   0x00138</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDBAH1" data-ref="_M/E1000_82542_RDBAH1">E1000_82542_RDBAH1</dfn>   0x0013C</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDLEN1" data-ref="_M/E1000_82542_RDLEN1">E1000_82542_RDLEN1</dfn>   0x00140</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDH1" data-ref="_M/E1000_82542_RDH1">E1000_82542_RDH1</dfn>     0x00148</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RDT1" data-ref="_M/E1000_82542_RDT1">E1000_82542_RDT1</dfn>     0x00150</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCRTH" data-ref="_M/E1000_82542_FCRTH">E1000_82542_FCRTH</dfn>    0x00160</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCRTL" data-ref="_M/E1000_82542_FCRTL">E1000_82542_FCRTL</dfn>    0x00168</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCTTV" data-ref="_M/E1000_82542_FCTTV">E1000_82542_FCTTV</dfn>    E1000_FCTTV</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TXCW" data-ref="_M/E1000_82542_TXCW">E1000_82542_TXCW</dfn>     E1000_TXCW</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RXCW" data-ref="_M/E1000_82542_RXCW">E1000_82542_RXCW</dfn>     E1000_RXCW</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MTA" data-ref="_M/E1000_82542_MTA">E1000_82542_MTA</dfn>      0x00200</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TCTL" data-ref="_M/E1000_82542_TCTL">E1000_82542_TCTL</dfn>     E1000_TCTL</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TCTL_EXT" data-ref="_M/E1000_82542_TCTL_EXT">E1000_82542_TCTL_EXT</dfn> E1000_TCTL_EXT</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TIPG" data-ref="_M/E1000_82542_TIPG">E1000_82542_TIPG</dfn>     E1000_TIPG</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDBAL" data-ref="_M/E1000_82542_TDBAL">E1000_82542_TDBAL</dfn>    0x00420</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDBAH" data-ref="_M/E1000_82542_TDBAH">E1000_82542_TDBAH</dfn>    0x00424</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDLEN" data-ref="_M/E1000_82542_TDLEN">E1000_82542_TDLEN</dfn>    0x00428</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDH" data-ref="_M/E1000_82542_TDH">E1000_82542_TDH</dfn>      0x00430</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDT" data-ref="_M/E1000_82542_TDT">E1000_82542_TDT</dfn>      0x00438</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TIDV" data-ref="_M/E1000_82542_TIDV">E1000_82542_TIDV</dfn>     0x00440</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TBT" data-ref="_M/E1000_82542_TBT">E1000_82542_TBT</dfn>      E1000_TBT</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_AIT" data-ref="_M/E1000_82542_AIT">E1000_82542_AIT</dfn>      E1000_AIT</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_VFTA" data-ref="_M/E1000_82542_VFTA">E1000_82542_VFTA</dfn>     0x00600</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_LEDCTL" data-ref="_M/E1000_82542_LEDCTL">E1000_82542_LEDCTL</dfn>   E1000_LEDCTL</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PBA" data-ref="_M/E1000_82542_PBA">E1000_82542_PBA</dfn>      E1000_PBA</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PBS" data-ref="_M/E1000_82542_PBS">E1000_82542_PBS</dfn>      E1000_PBS</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EEMNGCTL" data-ref="_M/E1000_82542_EEMNGCTL">E1000_82542_EEMNGCTL</dfn> E1000_EEMNGCTL</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EEARBC" data-ref="_M/E1000_82542_EEARBC">E1000_82542_EEARBC</dfn>   E1000_EEARBC</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FLASHT" data-ref="_M/E1000_82542_FLASHT">E1000_82542_FLASHT</dfn>   E1000_FLASHT</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EEWR" data-ref="_M/E1000_82542_EEWR">E1000_82542_EEWR</dfn>     E1000_EEWR</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FLSWCTL" data-ref="_M/E1000_82542_FLSWCTL">E1000_82542_FLSWCTL</dfn>  E1000_FLSWCTL</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FLSWDATA" data-ref="_M/E1000_82542_FLSWDATA">E1000_82542_FLSWDATA</dfn> E1000_FLSWDATA</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FLSWCNT" data-ref="_M/E1000_82542_FLSWCNT">E1000_82542_FLSWCNT</dfn>  E1000_FLSWCNT</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FLOP" data-ref="_M/E1000_82542_FLOP">E1000_82542_FLOP</dfn>     E1000_FLOP</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EXTCNF_CTRL" data-ref="_M/E1000_82542_EXTCNF_CTRL">E1000_82542_EXTCNF_CTRL</dfn>  E1000_EXTCNF_CTRL</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EXTCNF_SIZE" data-ref="_M/E1000_82542_EXTCNF_SIZE">E1000_82542_EXTCNF_SIZE</dfn>  E1000_EXTCNF_SIZE</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PHY_CTRL" data-ref="_M/E1000_82542_PHY_CTRL">E1000_82542_PHY_CTRL</dfn> E1000_PHY_CTRL</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ERT" data-ref="_M/E1000_82542_ERT">E1000_82542_ERT</dfn>      E1000_ERT</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RXDCTL" data-ref="_M/E1000_82542_RXDCTL">E1000_82542_RXDCTL</dfn>   E1000_RXDCTL</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RXDCTL1" data-ref="_M/E1000_82542_RXDCTL1">E1000_82542_RXDCTL1</dfn>  E1000_RXDCTL1</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RADV" data-ref="_M/E1000_82542_RADV">E1000_82542_RADV</dfn>     E1000_RADV</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RSRPD" data-ref="_M/E1000_82542_RSRPD">E1000_82542_RSRPD</dfn>    E1000_RSRPD</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TXDMAC" data-ref="_M/E1000_82542_TXDMAC">E1000_82542_TXDMAC</dfn>   E1000_TXDMAC</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_KABGTXD" data-ref="_M/E1000_82542_KABGTXD">E1000_82542_KABGTXD</dfn>  E1000_KABGTXD</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDFHS" data-ref="_M/E1000_82542_TDFHS">E1000_82542_TDFHS</dfn>    E1000_TDFHS</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDFTS" data-ref="_M/E1000_82542_TDFTS">E1000_82542_TDFTS</dfn>    E1000_TDFTS</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDFPC" data-ref="_M/E1000_82542_TDFPC">E1000_82542_TDFPC</dfn>    E1000_TDFPC</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TXDCTL" data-ref="_M/E1000_82542_TXDCTL">E1000_82542_TXDCTL</dfn>   E1000_TXDCTL</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TADV" data-ref="_M/E1000_82542_TADV">E1000_82542_TADV</dfn>     E1000_TADV</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TSPMT" data-ref="_M/E1000_82542_TSPMT">E1000_82542_TSPMT</dfn>    E1000_TSPMT</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CRCERRS" data-ref="_M/E1000_82542_CRCERRS">E1000_82542_CRCERRS</dfn>  E1000_CRCERRS</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ALGNERRC" data-ref="_M/E1000_82542_ALGNERRC">E1000_82542_ALGNERRC</dfn> E1000_ALGNERRC</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SYMERRS" data-ref="_M/E1000_82542_SYMERRS">E1000_82542_SYMERRS</dfn>  E1000_SYMERRS</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RXERRC" data-ref="_M/E1000_82542_RXERRC">E1000_82542_RXERRC</dfn>   E1000_RXERRC</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MPC" data-ref="_M/E1000_82542_MPC">E1000_82542_MPC</dfn>      E1000_MPC</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SCC" data-ref="_M/E1000_82542_SCC">E1000_82542_SCC</dfn>      E1000_SCC</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ECOL" data-ref="_M/E1000_82542_ECOL">E1000_82542_ECOL</dfn>     E1000_ECOL</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MCC" data-ref="_M/E1000_82542_MCC">E1000_82542_MCC</dfn>      E1000_MCC</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_LATECOL" data-ref="_M/E1000_82542_LATECOL">E1000_82542_LATECOL</dfn>  E1000_LATECOL</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_COLC" data-ref="_M/E1000_82542_COLC">E1000_82542_COLC</dfn>     E1000_COLC</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_DC" data-ref="_M/E1000_82542_DC">E1000_82542_DC</dfn>       E1000_DC</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TNCRS" data-ref="_M/E1000_82542_TNCRS">E1000_82542_TNCRS</dfn>    E1000_TNCRS</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SEC" data-ref="_M/E1000_82542_SEC">E1000_82542_SEC</dfn>      E1000_SEC</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CEXTERR" data-ref="_M/E1000_82542_CEXTERR">E1000_82542_CEXTERR</dfn>  E1000_CEXTERR</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RLEC" data-ref="_M/E1000_82542_RLEC">E1000_82542_RLEC</dfn>     E1000_RLEC</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_XONRXC" data-ref="_M/E1000_82542_XONRXC">E1000_82542_XONRXC</dfn>   E1000_XONRXC</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_XONTXC" data-ref="_M/E1000_82542_XONTXC">E1000_82542_XONTXC</dfn>   E1000_XONTXC</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_XOFFRXC" data-ref="_M/E1000_82542_XOFFRXC">E1000_82542_XOFFRXC</dfn>  E1000_XOFFRXC</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_XOFFTXC" data-ref="_M/E1000_82542_XOFFTXC">E1000_82542_XOFFTXC</dfn>  E1000_XOFFTXC</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FCRUC" data-ref="_M/E1000_82542_FCRUC">E1000_82542_FCRUC</dfn>    E1000_FCRUC</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PRC64" data-ref="_M/E1000_82542_PRC64">E1000_82542_PRC64</dfn>    E1000_PRC64</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PRC127" data-ref="_M/E1000_82542_PRC127">E1000_82542_PRC127</dfn>   E1000_PRC127</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PRC255" data-ref="_M/E1000_82542_PRC255">E1000_82542_PRC255</dfn>   E1000_PRC255</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PRC511" data-ref="_M/E1000_82542_PRC511">E1000_82542_PRC511</dfn>   E1000_PRC511</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PRC1023" data-ref="_M/E1000_82542_PRC1023">E1000_82542_PRC1023</dfn>  E1000_PRC1023</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PRC1522" data-ref="_M/E1000_82542_PRC1522">E1000_82542_PRC1522</dfn>  E1000_PRC1522</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GPRC" data-ref="_M/E1000_82542_GPRC">E1000_82542_GPRC</dfn>     E1000_GPRC</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_BPRC" data-ref="_M/E1000_82542_BPRC">E1000_82542_BPRC</dfn>     E1000_BPRC</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MPRC" data-ref="_M/E1000_82542_MPRC">E1000_82542_MPRC</dfn>     E1000_MPRC</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GPTC" data-ref="_M/E1000_82542_GPTC">E1000_82542_GPTC</dfn>     E1000_GPTC</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GORCL" data-ref="_M/E1000_82542_GORCL">E1000_82542_GORCL</dfn>    E1000_GORCL</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GORCH" data-ref="_M/E1000_82542_GORCH">E1000_82542_GORCH</dfn>    E1000_GORCH</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GOTCL" data-ref="_M/E1000_82542_GOTCL">E1000_82542_GOTCL</dfn>    E1000_GOTCL</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GOTCH" data-ref="_M/E1000_82542_GOTCH">E1000_82542_GOTCH</dfn>    E1000_GOTCH</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RNBC" data-ref="_M/E1000_82542_RNBC">E1000_82542_RNBC</dfn>     E1000_RNBC</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RUC" data-ref="_M/E1000_82542_RUC">E1000_82542_RUC</dfn>      E1000_RUC</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RFC" data-ref="_M/E1000_82542_RFC">E1000_82542_RFC</dfn>      E1000_RFC</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ROC" data-ref="_M/E1000_82542_ROC">E1000_82542_ROC</dfn>      E1000_ROC</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RJC" data-ref="_M/E1000_82542_RJC">E1000_82542_RJC</dfn>      E1000_RJC</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MGTPRC" data-ref="_M/E1000_82542_MGTPRC">E1000_82542_MGTPRC</dfn>   E1000_MGTPRC</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MGTPDC" data-ref="_M/E1000_82542_MGTPDC">E1000_82542_MGTPDC</dfn>   E1000_MGTPDC</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MGTPTC" data-ref="_M/E1000_82542_MGTPTC">E1000_82542_MGTPTC</dfn>   E1000_MGTPTC</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TORL" data-ref="_M/E1000_82542_TORL">E1000_82542_TORL</dfn>     E1000_TORL</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TORH" data-ref="_M/E1000_82542_TORH">E1000_82542_TORH</dfn>     E1000_TORH</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TOTL" data-ref="_M/E1000_82542_TOTL">E1000_82542_TOTL</dfn>     E1000_TOTL</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TOTH" data-ref="_M/E1000_82542_TOTH">E1000_82542_TOTH</dfn>     E1000_TOTH</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TPR" data-ref="_M/E1000_82542_TPR">E1000_82542_TPR</dfn>      E1000_TPR</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TPT" data-ref="_M/E1000_82542_TPT">E1000_82542_TPT</dfn>      E1000_TPT</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PTC64" data-ref="_M/E1000_82542_PTC64">E1000_82542_PTC64</dfn>    E1000_PTC64</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PTC127" data-ref="_M/E1000_82542_PTC127">E1000_82542_PTC127</dfn>   E1000_PTC127</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PTC255" data-ref="_M/E1000_82542_PTC255">E1000_82542_PTC255</dfn>   E1000_PTC255</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PTC511" data-ref="_M/E1000_82542_PTC511">E1000_82542_PTC511</dfn>   E1000_PTC511</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PTC1023" data-ref="_M/E1000_82542_PTC1023">E1000_82542_PTC1023</dfn>  E1000_PTC1023</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PTC1522" data-ref="_M/E1000_82542_PTC1522">E1000_82542_PTC1522</dfn>  E1000_PTC1522</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MPTC" data-ref="_M/E1000_82542_MPTC">E1000_82542_MPTC</dfn>     E1000_MPTC</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_BPTC" data-ref="_M/E1000_82542_BPTC">E1000_82542_BPTC</dfn>     E1000_BPTC</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TSCTC" data-ref="_M/E1000_82542_TSCTC">E1000_82542_TSCTC</dfn>    E1000_TSCTC</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TSCTFC" data-ref="_M/E1000_82542_TSCTFC">E1000_82542_TSCTFC</dfn>   E1000_TSCTFC</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RXCSUM" data-ref="_M/E1000_82542_RXCSUM">E1000_82542_RXCSUM</dfn>   E1000_RXCSUM</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_WUC" data-ref="_M/E1000_82542_WUC">E1000_82542_WUC</dfn>      E1000_WUC</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_WUFC" data-ref="_M/E1000_82542_WUFC">E1000_82542_WUFC</dfn>     E1000_WUFC</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_WUS" data-ref="_M/E1000_82542_WUS">E1000_82542_WUS</dfn>      E1000_WUS</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MANC" data-ref="_M/E1000_82542_MANC">E1000_82542_MANC</dfn>     E1000_MANC</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IPAV" data-ref="_M/E1000_82542_IPAV">E1000_82542_IPAV</dfn>     E1000_IPAV</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IP4AT" data-ref="_M/E1000_82542_IP4AT">E1000_82542_IP4AT</dfn>    E1000_IP4AT</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IP6AT" data-ref="_M/E1000_82542_IP6AT">E1000_82542_IP6AT</dfn>    E1000_IP6AT</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_WUPL" data-ref="_M/E1000_82542_WUPL">E1000_82542_WUPL</dfn>     E1000_WUPL</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_WUPM" data-ref="_M/E1000_82542_WUPM">E1000_82542_WUPM</dfn>     E1000_WUPM</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FFLT" data-ref="_M/E1000_82542_FFLT">E1000_82542_FFLT</dfn>     E1000_FFLT</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDFH" data-ref="_M/E1000_82542_TDFH">E1000_82542_TDFH</dfn>     0x08010</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDFT" data-ref="_M/E1000_82542_TDFT">E1000_82542_TDFT</dfn>     0x08018</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FFMT" data-ref="_M/E1000_82542_FFMT">E1000_82542_FFMT</dfn>     E1000_FFMT</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FFVT" data-ref="_M/E1000_82542_FFVT">E1000_82542_FFVT</dfn>     E1000_FFVT</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_HOST_IF" data-ref="_M/E1000_82542_HOST_IF">E1000_82542_HOST_IF</dfn>  E1000_HOST_IF</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IAM" data-ref="_M/E1000_82542_IAM">E1000_82542_IAM</dfn>         E1000_IAM</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_EEMNGCTL" data-ref="_M/E1000_82542_EEMNGCTL">E1000_82542_EEMNGCTL</dfn>    E1000_EEMNGCTL</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_PSRCTL" data-ref="_M/E1000_82542_PSRCTL">E1000_82542_PSRCTL</dfn>      E1000_PSRCTL</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RAID" data-ref="_M/E1000_82542_RAID">E1000_82542_RAID</dfn>        E1000_RAID</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TARC0" data-ref="_M/E1000_82542_TARC0">E1000_82542_TARC0</dfn>       E1000_TARC0</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDBAL1" data-ref="_M/E1000_82542_TDBAL1">E1000_82542_TDBAL1</dfn>      E1000_TDBAL1</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDBAH1" data-ref="_M/E1000_82542_TDBAH1">E1000_82542_TDBAH1</dfn>      E1000_TDBAH1</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDLEN1" data-ref="_M/E1000_82542_TDLEN1">E1000_82542_TDLEN1</dfn>      E1000_TDLEN1</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDH1" data-ref="_M/E1000_82542_TDH1">E1000_82542_TDH1</dfn>        E1000_TDH1</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TDT1" data-ref="_M/E1000_82542_TDT1">E1000_82542_TDT1</dfn>        E1000_TDT1</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TXDCTL1" data-ref="_M/E1000_82542_TXDCTL1">E1000_82542_TXDCTL1</dfn>     E1000_TXDCTL1</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_TARC1" data-ref="_M/E1000_82542_TARC1">E1000_82542_TARC1</dfn>       E1000_TARC1</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RFCTL" data-ref="_M/E1000_82542_RFCTL">E1000_82542_RFCTL</dfn>       E1000_RFCTL</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GCR" data-ref="_M/E1000_82542_GCR">E1000_82542_GCR</dfn>         E1000_GCR</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GSCL_1" data-ref="_M/E1000_82542_GSCL_1">E1000_82542_GSCL_1</dfn>      E1000_GSCL_1</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GSCL_2" data-ref="_M/E1000_82542_GSCL_2">E1000_82542_GSCL_2</dfn>      E1000_GSCL_2</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GSCL_3" data-ref="_M/E1000_82542_GSCL_3">E1000_82542_GSCL_3</dfn>      E1000_GSCL_3</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_GSCL_4" data-ref="_M/E1000_82542_GSCL_4">E1000_82542_GSCL_4</dfn>      E1000_GSCL_4</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FACTPS" data-ref="_M/E1000_82542_FACTPS">E1000_82542_FACTPS</dfn>      E1000_FACTPS</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SWSM" data-ref="_M/E1000_82542_SWSM">E1000_82542_SWSM</dfn>        E1000_SWSM</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FWSM" data-ref="_M/E1000_82542_FWSM">E1000_82542_FWSM</dfn>        E1000_FWSM</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_FFLT_DBG" data-ref="_M/E1000_82542_FFLT_DBG">E1000_82542_FFLT_DBG</dfn>    E1000_FFLT_DBG</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_IAC" data-ref="_M/E1000_82542_IAC">E1000_82542_IAC</dfn>         E1000_IAC</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICRXPTC" data-ref="_M/E1000_82542_ICRXPTC">E1000_82542_ICRXPTC</dfn>     E1000_ICRXPTC</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICRXATC" data-ref="_M/E1000_82542_ICRXATC">E1000_82542_ICRXATC</dfn>     E1000_ICRXATC</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICTXPTC" data-ref="_M/E1000_82542_ICTXPTC">E1000_82542_ICTXPTC</dfn>     E1000_ICTXPTC</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICTXATC" data-ref="_M/E1000_82542_ICTXATC">E1000_82542_ICTXATC</dfn>     E1000_ICTXATC</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICTXQEC" data-ref="_M/E1000_82542_ICTXQEC">E1000_82542_ICTXQEC</dfn>     E1000_ICTXQEC</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICTXQMTC" data-ref="_M/E1000_82542_ICTXQMTC">E1000_82542_ICTXQMTC</dfn>    E1000_ICTXQMTC</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICRXDMTC" data-ref="_M/E1000_82542_ICRXDMTC">E1000_82542_ICRXDMTC</dfn>    E1000_ICRXDMTC</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_ICRXOC" data-ref="_M/E1000_82542_ICRXOC">E1000_82542_ICRXOC</dfn>      E1000_ICRXOC</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_HICR" data-ref="_M/E1000_82542_HICR">E1000_82542_HICR</dfn>        E1000_HICR</u></td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_CPUVEC" data-ref="_M/E1000_82542_CPUVEC">E1000_82542_CPUVEC</dfn>      E1000_CPUVEC</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_MRQC" data-ref="_M/E1000_82542_MRQC">E1000_82542_MRQC</dfn>        E1000_MRQC</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RETA" data-ref="_M/E1000_82542_RETA">E1000_82542_RETA</dfn>        E1000_RETA</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RSSRK" data-ref="_M/E1000_82542_RSSRK">E1000_82542_RSSRK</dfn>       E1000_RSSRK</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RSSIM" data-ref="_M/E1000_82542_RSSIM">E1000_82542_RSSIM</dfn>       E1000_RSSIM</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_RSSIR" data-ref="_M/E1000_82542_RSSIR">E1000_82542_RSSIR</dfn>       E1000_RSSIR</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_KUMCTRLSTA" data-ref="_M/E1000_82542_KUMCTRLSTA">E1000_82542_KUMCTRLSTA</dfn> E1000_KUMCTRLSTA</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/E1000_82542_SW_FW_SYNC" data-ref="_M/E1000_82542_SW_FW_SYNC">E1000_82542_SW_FW_SYNC</dfn> E1000_SW_FW_SYNC</u></td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td><i>/* Statistics counters collected by the MAC */</i></td></tr>
<tr><th id="1277">1277</th><td><b>struct</b> <dfn class="type def" id="e1000_hw_stats" title='e1000_hw_stats' data-ref="e1000_hw_stats">e1000_hw_stats</dfn> {</td></tr>
<tr><th id="1278">1278</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::crcerrs" title='e1000_hw_stats::crcerrs' data-ref="e1000_hw_stats::crcerrs">crcerrs</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::algnerrc" title='e1000_hw_stats::algnerrc' data-ref="e1000_hw_stats::algnerrc">algnerrc</dfn>;</td></tr>
<tr><th id="1280">1280</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::symerrs" title='e1000_hw_stats::symerrs' data-ref="e1000_hw_stats::symerrs">symerrs</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::rxerrc" title='e1000_hw_stats::rxerrc' data-ref="e1000_hw_stats::rxerrc">rxerrc</dfn>;</td></tr>
<tr><th id="1282">1282</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::txerrc" title='e1000_hw_stats::txerrc' data-ref="e1000_hw_stats::txerrc">txerrc</dfn>;</td></tr>
<tr><th id="1283">1283</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mpc" title='e1000_hw_stats::mpc' data-ref="e1000_hw_stats::mpc">mpc</dfn>;</td></tr>
<tr><th id="1284">1284</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::scc" title='e1000_hw_stats::scc' data-ref="e1000_hw_stats::scc">scc</dfn>;</td></tr>
<tr><th id="1285">1285</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ecol" title='e1000_hw_stats::ecol' data-ref="e1000_hw_stats::ecol">ecol</dfn>;</td></tr>
<tr><th id="1286">1286</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mcc" title='e1000_hw_stats::mcc' data-ref="e1000_hw_stats::mcc">mcc</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::latecol" title='e1000_hw_stats::latecol' data-ref="e1000_hw_stats::latecol">latecol</dfn>;</td></tr>
<tr><th id="1288">1288</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::colc" title='e1000_hw_stats::colc' data-ref="e1000_hw_stats::colc">colc</dfn>;</td></tr>
<tr><th id="1289">1289</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::dc" title='e1000_hw_stats::dc' data-ref="e1000_hw_stats::dc">dc</dfn>;</td></tr>
<tr><th id="1290">1290</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::tncrs" title='e1000_hw_stats::tncrs' data-ref="e1000_hw_stats::tncrs">tncrs</dfn>;</td></tr>
<tr><th id="1291">1291</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::sec" title='e1000_hw_stats::sec' data-ref="e1000_hw_stats::sec">sec</dfn>;</td></tr>
<tr><th id="1292">1292</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::cexterr" title='e1000_hw_stats::cexterr' data-ref="e1000_hw_stats::cexterr">cexterr</dfn>;</td></tr>
<tr><th id="1293">1293</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::rlec" title='e1000_hw_stats::rlec' data-ref="e1000_hw_stats::rlec">rlec</dfn>;</td></tr>
<tr><th id="1294">1294</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::xonrxc" title='e1000_hw_stats::xonrxc' data-ref="e1000_hw_stats::xonrxc">xonrxc</dfn>;</td></tr>
<tr><th id="1295">1295</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::xontxc" title='e1000_hw_stats::xontxc' data-ref="e1000_hw_stats::xontxc">xontxc</dfn>;</td></tr>
<tr><th id="1296">1296</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::xoffrxc" title='e1000_hw_stats::xoffrxc' data-ref="e1000_hw_stats::xoffrxc">xoffrxc</dfn>;</td></tr>
<tr><th id="1297">1297</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::xofftxc" title='e1000_hw_stats::xofftxc' data-ref="e1000_hw_stats::xofftxc">xofftxc</dfn>;</td></tr>
<tr><th id="1298">1298</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::fcruc" title='e1000_hw_stats::fcruc' data-ref="e1000_hw_stats::fcruc">fcruc</dfn>;</td></tr>
<tr><th id="1299">1299</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::prc64" title='e1000_hw_stats::prc64' data-ref="e1000_hw_stats::prc64">prc64</dfn>;</td></tr>
<tr><th id="1300">1300</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::prc127" title='e1000_hw_stats::prc127' data-ref="e1000_hw_stats::prc127">prc127</dfn>;</td></tr>
<tr><th id="1301">1301</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::prc255" title='e1000_hw_stats::prc255' data-ref="e1000_hw_stats::prc255">prc255</dfn>;</td></tr>
<tr><th id="1302">1302</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::prc511" title='e1000_hw_stats::prc511' data-ref="e1000_hw_stats::prc511">prc511</dfn>;</td></tr>
<tr><th id="1303">1303</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::prc1023" title='e1000_hw_stats::prc1023' data-ref="e1000_hw_stats::prc1023">prc1023</dfn>;</td></tr>
<tr><th id="1304">1304</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::prc1522" title='e1000_hw_stats::prc1522' data-ref="e1000_hw_stats::prc1522">prc1522</dfn>;</td></tr>
<tr><th id="1305">1305</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::gprc" title='e1000_hw_stats::gprc' data-ref="e1000_hw_stats::gprc">gprc</dfn>;</td></tr>
<tr><th id="1306">1306</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::bprc" title='e1000_hw_stats::bprc' data-ref="e1000_hw_stats::bprc">bprc</dfn>;</td></tr>
<tr><th id="1307">1307</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mprc" title='e1000_hw_stats::mprc' data-ref="e1000_hw_stats::mprc">mprc</dfn>;</td></tr>
<tr><th id="1308">1308</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::gptc" title='e1000_hw_stats::gptc' data-ref="e1000_hw_stats::gptc">gptc</dfn>;</td></tr>
<tr><th id="1309">1309</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::gorcl" title='e1000_hw_stats::gorcl' data-ref="e1000_hw_stats::gorcl">gorcl</dfn>;</td></tr>
<tr><th id="1310">1310</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::gorch" title='e1000_hw_stats::gorch' data-ref="e1000_hw_stats::gorch">gorch</dfn>;</td></tr>
<tr><th id="1311">1311</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::gotcl" title='e1000_hw_stats::gotcl' data-ref="e1000_hw_stats::gotcl">gotcl</dfn>;</td></tr>
<tr><th id="1312">1312</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::gotch" title='e1000_hw_stats::gotch' data-ref="e1000_hw_stats::gotch">gotch</dfn>;</td></tr>
<tr><th id="1313">1313</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::rnbc" title='e1000_hw_stats::rnbc' data-ref="e1000_hw_stats::rnbc">rnbc</dfn>;</td></tr>
<tr><th id="1314">1314</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ruc" title='e1000_hw_stats::ruc' data-ref="e1000_hw_stats::ruc">ruc</dfn>;</td></tr>
<tr><th id="1315">1315</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::rfc" title='e1000_hw_stats::rfc' data-ref="e1000_hw_stats::rfc">rfc</dfn>;</td></tr>
<tr><th id="1316">1316</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::roc" title='e1000_hw_stats::roc' data-ref="e1000_hw_stats::roc">roc</dfn>;</td></tr>
<tr><th id="1317">1317</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::rlerrc" title='e1000_hw_stats::rlerrc' data-ref="e1000_hw_stats::rlerrc">rlerrc</dfn>;</td></tr>
<tr><th id="1318">1318</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::rjc" title='e1000_hw_stats::rjc' data-ref="e1000_hw_stats::rjc">rjc</dfn>;</td></tr>
<tr><th id="1319">1319</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mgprc" title='e1000_hw_stats::mgprc' data-ref="e1000_hw_stats::mgprc">mgprc</dfn>;</td></tr>
<tr><th id="1320">1320</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mgpdc" title='e1000_hw_stats::mgpdc' data-ref="e1000_hw_stats::mgpdc">mgpdc</dfn>;</td></tr>
<tr><th id="1321">1321</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mgptc" title='e1000_hw_stats::mgptc' data-ref="e1000_hw_stats::mgptc">mgptc</dfn>;</td></tr>
<tr><th id="1322">1322</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::torl" title='e1000_hw_stats::torl' data-ref="e1000_hw_stats::torl">torl</dfn>;</td></tr>
<tr><th id="1323">1323</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::torh" title='e1000_hw_stats::torh' data-ref="e1000_hw_stats::torh">torh</dfn>;</td></tr>
<tr><th id="1324">1324</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::totl" title='e1000_hw_stats::totl' data-ref="e1000_hw_stats::totl">totl</dfn>;</td></tr>
<tr><th id="1325">1325</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::toth" title='e1000_hw_stats::toth' data-ref="e1000_hw_stats::toth">toth</dfn>;</td></tr>
<tr><th id="1326">1326</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::tpr" title='e1000_hw_stats::tpr' data-ref="e1000_hw_stats::tpr">tpr</dfn>;</td></tr>
<tr><th id="1327">1327</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::tpt" title='e1000_hw_stats::tpt' data-ref="e1000_hw_stats::tpt">tpt</dfn>;</td></tr>
<tr><th id="1328">1328</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ptc64" title='e1000_hw_stats::ptc64' data-ref="e1000_hw_stats::ptc64">ptc64</dfn>;</td></tr>
<tr><th id="1329">1329</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ptc127" title='e1000_hw_stats::ptc127' data-ref="e1000_hw_stats::ptc127">ptc127</dfn>;</td></tr>
<tr><th id="1330">1330</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ptc255" title='e1000_hw_stats::ptc255' data-ref="e1000_hw_stats::ptc255">ptc255</dfn>;</td></tr>
<tr><th id="1331">1331</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ptc511" title='e1000_hw_stats::ptc511' data-ref="e1000_hw_stats::ptc511">ptc511</dfn>;</td></tr>
<tr><th id="1332">1332</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ptc1023" title='e1000_hw_stats::ptc1023' data-ref="e1000_hw_stats::ptc1023">ptc1023</dfn>;</td></tr>
<tr><th id="1333">1333</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ptc1522" title='e1000_hw_stats::ptc1522' data-ref="e1000_hw_stats::ptc1522">ptc1522</dfn>;</td></tr>
<tr><th id="1334">1334</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::mptc" title='e1000_hw_stats::mptc' data-ref="e1000_hw_stats::mptc">mptc</dfn>;</td></tr>
<tr><th id="1335">1335</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::bptc" title='e1000_hw_stats::bptc' data-ref="e1000_hw_stats::bptc">bptc</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::tsctc" title='e1000_hw_stats::tsctc' data-ref="e1000_hw_stats::tsctc">tsctc</dfn>;</td></tr>
<tr><th id="1337">1337</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::tsctfc" title='e1000_hw_stats::tsctfc' data-ref="e1000_hw_stats::tsctfc">tsctfc</dfn>;</td></tr>
<tr><th id="1338">1338</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::iac" title='e1000_hw_stats::iac' data-ref="e1000_hw_stats::iac">iac</dfn>;</td></tr>
<tr><th id="1339">1339</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::icrxptc" title='e1000_hw_stats::icrxptc' data-ref="e1000_hw_stats::icrxptc">icrxptc</dfn>;</td></tr>
<tr><th id="1340">1340</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::icrxatc" title='e1000_hw_stats::icrxatc' data-ref="e1000_hw_stats::icrxatc">icrxatc</dfn>;</td></tr>
<tr><th id="1341">1341</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ictxptc" title='e1000_hw_stats::ictxptc' data-ref="e1000_hw_stats::ictxptc">ictxptc</dfn>;</td></tr>
<tr><th id="1342">1342</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ictxatc" title='e1000_hw_stats::ictxatc' data-ref="e1000_hw_stats::ictxatc">ictxatc</dfn>;</td></tr>
<tr><th id="1343">1343</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ictxqec" title='e1000_hw_stats::ictxqec' data-ref="e1000_hw_stats::ictxqec">ictxqec</dfn>;</td></tr>
<tr><th id="1344">1344</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::ictxqmtc" title='e1000_hw_stats::ictxqmtc' data-ref="e1000_hw_stats::ictxqmtc">ictxqmtc</dfn>;</td></tr>
<tr><th id="1345">1345</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::icrxdmtc" title='e1000_hw_stats::icrxdmtc' data-ref="e1000_hw_stats::icrxdmtc">icrxdmtc</dfn>;</td></tr>
<tr><th id="1346">1346</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="e1000_hw_stats::icrxoc" title='e1000_hw_stats::icrxoc' data-ref="e1000_hw_stats::icrxoc">icrxoc</dfn>;</td></tr>
<tr><th id="1347">1347</th><td>};</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><i>/* Structure containing variables used by the shared code (e1000_hw.c) */</i></td></tr>
<tr><th id="1350">1350</th><td><b>struct</b> <dfn class="type def" id="e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</dfn> {</td></tr>
<tr><th id="1351">1351</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="e1000_hw::hw_addr" title='e1000_hw::hw_addr' data-ref="e1000_hw::hw_addr">hw_addr</dfn>;</td></tr>
<tr><th id="1352">1352</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="e1000_hw::flash_address" title='e1000_hw::flash_address' data-ref="e1000_hw::flash_address">flash_address</dfn>;</td></tr>
<tr><th id="1353">1353</th><td>	<em>void</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="e1000_hw::ce4100_gbe_mdio_base_virt" title='e1000_hw::ce4100_gbe_mdio_base_virt' data-ref="e1000_hw::ce4100_gbe_mdio_base_virt">ce4100_gbe_mdio_base_virt</dfn>;</td></tr>
<tr><th id="1354">1354</th><td>	<a class="typedef" href="#e1000_mac_type" title='e1000_mac_type' data-type='enum e1000_mac_type' data-ref="e1000_mac_type">e1000_mac_type</a> <dfn class="decl field" id="e1000_hw::mac_type" title='e1000_hw::mac_type' data-ref="e1000_hw::mac_type">mac_type</dfn>;</td></tr>
<tr><th id="1355">1355</th><td>	<a class="typedef" href="#e1000_phy_type" title='e1000_phy_type' data-type='enum e1000_phy_type' data-ref="e1000_phy_type">e1000_phy_type</a> <dfn class="decl field" id="e1000_hw::phy_type" title='e1000_hw::phy_type' data-ref="e1000_hw::phy_type">phy_type</dfn>;</td></tr>
<tr><th id="1356">1356</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::phy_init_script" title='e1000_hw::phy_init_script' data-ref="e1000_hw::phy_init_script">phy_init_script</dfn>;</td></tr>
<tr><th id="1357">1357</th><td>	<a class="typedef" href="#e1000_media_type" title='e1000_media_type' data-type='enum e1000_media_type' data-ref="e1000_media_type">e1000_media_type</a> <dfn class="decl field" id="e1000_hw::media_type" title='e1000_hw::media_type' data-ref="e1000_hw::media_type">media_type</dfn>;</td></tr>
<tr><th id="1358">1358</th><td>	<em>void</em> *<dfn class="decl field" id="e1000_hw::back" title='e1000_hw::back' data-ref="e1000_hw::back">back</dfn>;</td></tr>
<tr><th id="1359">1359</th><td>	<b>struct</b> <a class="type" href="#e1000_shadow_ram" title='e1000_shadow_ram' data-ref="e1000_shadow_ram">e1000_shadow_ram</a> *<dfn class="decl field" id="e1000_hw::eeprom_shadow_ram" title='e1000_hw::eeprom_shadow_ram' data-ref="e1000_hw::eeprom_shadow_ram">eeprom_shadow_ram</dfn>;</td></tr>
<tr><th id="1360">1360</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::flash_bank_size" title='e1000_hw::flash_bank_size' data-ref="e1000_hw::flash_bank_size">flash_bank_size</dfn>;</td></tr>
<tr><th id="1361">1361</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::flash_base_addr" title='e1000_hw::flash_base_addr' data-ref="e1000_hw::flash_base_addr">flash_base_addr</dfn>;</td></tr>
<tr><th id="1362">1362</th><td>	<a class="typedef" href="#e1000_fc_type" title='e1000_fc_type' data-type='enum e1000_fc_type' data-ref="e1000_fc_type">e1000_fc_type</a> <dfn class="decl field" id="e1000_hw::fc" title='e1000_hw::fc' data-ref="e1000_hw::fc">fc</dfn>;</td></tr>
<tr><th id="1363">1363</th><td>	<a class="typedef" href="#e1000_bus_speed" title='e1000_bus_speed' data-type='enum e1000_bus_speed' data-ref="e1000_bus_speed">e1000_bus_speed</a> <dfn class="decl field" id="e1000_hw::bus_speed" title='e1000_hw::bus_speed' data-ref="e1000_hw::bus_speed">bus_speed</dfn>;</td></tr>
<tr><th id="1364">1364</th><td>	<a class="typedef" href="#e1000_bus_width" title='e1000_bus_width' data-type='enum e1000_bus_width' data-ref="e1000_bus_width">e1000_bus_width</a> <dfn class="decl field" id="e1000_hw::bus_width" title='e1000_hw::bus_width' data-ref="e1000_hw::bus_width">bus_width</dfn>;</td></tr>
<tr><th id="1365">1365</th><td>	<a class="typedef" href="#e1000_bus_type" title='e1000_bus_type' data-type='enum e1000_bus_type' data-ref="e1000_bus_type">e1000_bus_type</a> <dfn class="decl field" id="e1000_hw::bus_type" title='e1000_hw::bus_type' data-ref="e1000_hw::bus_type">bus_type</dfn>;</td></tr>
<tr><th id="1366">1366</th><td>	<b>struct</b> <a class="type" href="#e1000_eeprom_info" title='e1000_eeprom_info' data-ref="e1000_eeprom_info">e1000_eeprom_info</a> <dfn class="decl field" id="e1000_hw::eeprom" title='e1000_hw::eeprom' data-ref="e1000_hw::eeprom">eeprom</dfn>;</td></tr>
<tr><th id="1367">1367</th><td>	<a class="typedef" href="#e1000_ms_type" title='e1000_ms_type' data-type='enum e1000_ms_type' data-ref="e1000_ms_type">e1000_ms_type</a> <dfn class="decl field" id="e1000_hw::master_slave" title='e1000_hw::master_slave' data-ref="e1000_hw::master_slave">master_slave</dfn>;</td></tr>
<tr><th id="1368">1368</th><td>	<a class="typedef" href="#e1000_ms_type" title='e1000_ms_type' data-type='enum e1000_ms_type' data-ref="e1000_ms_type">e1000_ms_type</a> <dfn class="decl field" id="e1000_hw::original_master_slave" title='e1000_hw::original_master_slave' data-ref="e1000_hw::original_master_slave">original_master_slave</dfn>;</td></tr>
<tr><th id="1369">1369</th><td>	<a class="typedef" href="#e1000_ffe_config" title='e1000_ffe_config' data-type='enum e1000_ffe_config' data-ref="e1000_ffe_config">e1000_ffe_config</a> <dfn class="decl field" id="e1000_hw::ffe_config_state" title='e1000_hw::ffe_config_state' data-ref="e1000_hw::ffe_config_state">ffe_config_state</dfn>;</td></tr>
<tr><th id="1370">1370</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::asf_firmware_present" title='e1000_hw::asf_firmware_present' data-ref="e1000_hw::asf_firmware_present">asf_firmware_present</dfn>;</td></tr>
<tr><th id="1371">1371</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::eeprom_semaphore_present" title='e1000_hw::eeprom_semaphore_present' data-ref="e1000_hw::eeprom_semaphore_present">eeprom_semaphore_present</dfn>;</td></tr>
<tr><th id="1372">1372</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="e1000_hw::io_base" title='e1000_hw::io_base' data-ref="e1000_hw::io_base">io_base</dfn>;</td></tr>
<tr><th id="1373">1373</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::phy_id" title='e1000_hw::phy_id' data-ref="e1000_hw::phy_id">phy_id</dfn>;</td></tr>
<tr><th id="1374">1374</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::phy_revision" title='e1000_hw::phy_revision' data-ref="e1000_hw::phy_revision">phy_revision</dfn>;</td></tr>
<tr><th id="1375">1375</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::phy_addr" title='e1000_hw::phy_addr' data-ref="e1000_hw::phy_addr">phy_addr</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::original_fc" title='e1000_hw::original_fc' data-ref="e1000_hw::original_fc">original_fc</dfn>;</td></tr>
<tr><th id="1377">1377</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::txcw" title='e1000_hw::txcw' data-ref="e1000_hw::txcw">txcw</dfn>;</td></tr>
<tr><th id="1378">1378</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::autoneg_failed" title='e1000_hw::autoneg_failed' data-ref="e1000_hw::autoneg_failed">autoneg_failed</dfn>;</td></tr>
<tr><th id="1379">1379</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::max_frame_size" title='e1000_hw::max_frame_size' data-ref="e1000_hw::max_frame_size">max_frame_size</dfn>;</td></tr>
<tr><th id="1380">1380</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::min_frame_size" title='e1000_hw::min_frame_size' data-ref="e1000_hw::min_frame_size">min_frame_size</dfn>;</td></tr>
<tr><th id="1381">1381</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::mc_filter_type" title='e1000_hw::mc_filter_type' data-ref="e1000_hw::mc_filter_type">mc_filter_type</dfn>;</td></tr>
<tr><th id="1382">1382</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::num_mc_addrs" title='e1000_hw::num_mc_addrs' data-ref="e1000_hw::num_mc_addrs">num_mc_addrs</dfn>;</td></tr>
<tr><th id="1383">1383</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::collision_delta" title='e1000_hw::collision_delta' data-ref="e1000_hw::collision_delta">collision_delta</dfn>;</td></tr>
<tr><th id="1384">1384</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::tx_packet_delta" title='e1000_hw::tx_packet_delta' data-ref="e1000_hw::tx_packet_delta">tx_packet_delta</dfn>;</td></tr>
<tr><th id="1385">1385</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::ledctl_default" title='e1000_hw::ledctl_default' data-ref="e1000_hw::ledctl_default">ledctl_default</dfn>;</td></tr>
<tr><th id="1386">1386</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::ledctl_mode1" title='e1000_hw::ledctl_mode1' data-ref="e1000_hw::ledctl_mode1">ledctl_mode1</dfn>;</td></tr>
<tr><th id="1387">1387</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="e1000_hw::ledctl_mode2" title='e1000_hw::ledctl_mode2' data-ref="e1000_hw::ledctl_mode2">ledctl_mode2</dfn>;</td></tr>
<tr><th id="1388">1388</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::tx_pkt_filtering" title='e1000_hw::tx_pkt_filtering' data-ref="e1000_hw::tx_pkt_filtering">tx_pkt_filtering</dfn>;</td></tr>
<tr><th id="1389">1389</th><td>	<b>struct</b> <a class="type" href="#e1000_host_mng_dhcp_cookie" title='e1000_host_mng_dhcp_cookie' data-ref="e1000_host_mng_dhcp_cookie">e1000_host_mng_dhcp_cookie</a> <dfn class="decl field" id="e1000_hw::mng_cookie" title='e1000_hw::mng_cookie' data-ref="e1000_hw::mng_cookie">mng_cookie</dfn>;</td></tr>
<tr><th id="1390">1390</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::phy_spd_default" title='e1000_hw::phy_spd_default' data-ref="e1000_hw::phy_spd_default">phy_spd_default</dfn>;</td></tr>
<tr><th id="1391">1391</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::autoneg_advertised" title='e1000_hw::autoneg_advertised' data-ref="e1000_hw::autoneg_advertised">autoneg_advertised</dfn>;</td></tr>
<tr><th id="1392">1392</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::pci_cmd_word" title='e1000_hw::pci_cmd_word' data-ref="e1000_hw::pci_cmd_word">pci_cmd_word</dfn>;</td></tr>
<tr><th id="1393">1393</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::fc_high_water" title='e1000_hw::fc_high_water' data-ref="e1000_hw::fc_high_water">fc_high_water</dfn>;</td></tr>
<tr><th id="1394">1394</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::fc_low_water" title='e1000_hw::fc_low_water' data-ref="e1000_hw::fc_low_water">fc_low_water</dfn>;</td></tr>
<tr><th id="1395">1395</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::fc_pause_time" title='e1000_hw::fc_pause_time' data-ref="e1000_hw::fc_pause_time">fc_pause_time</dfn>;</td></tr>
<tr><th id="1396">1396</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::current_ifs_val" title='e1000_hw::current_ifs_val' data-ref="e1000_hw::current_ifs_val">current_ifs_val</dfn>;</td></tr>
<tr><th id="1397">1397</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::ifs_min_val" title='e1000_hw::ifs_min_val' data-ref="e1000_hw::ifs_min_val">ifs_min_val</dfn>;</td></tr>
<tr><th id="1398">1398</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::ifs_max_val" title='e1000_hw::ifs_max_val' data-ref="e1000_hw::ifs_max_val">ifs_max_val</dfn>;</td></tr>
<tr><th id="1399">1399</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::ifs_step_size" title='e1000_hw::ifs_step_size' data-ref="e1000_hw::ifs_step_size">ifs_step_size</dfn>;</td></tr>
<tr><th id="1400">1400</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::ifs_ratio" title='e1000_hw::ifs_ratio' data-ref="e1000_hw::ifs_ratio">ifs_ratio</dfn>;</td></tr>
<tr><th id="1401">1401</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::device_id" title='e1000_hw::device_id' data-ref="e1000_hw::device_id">device_id</dfn>;</td></tr>
<tr><th id="1402">1402</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::vendor_id" title='e1000_hw::vendor_id' data-ref="e1000_hw::vendor_id">vendor_id</dfn>;</td></tr>
<tr><th id="1403">1403</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::subsystem_id" title='e1000_hw::subsystem_id' data-ref="e1000_hw::subsystem_id">subsystem_id</dfn>;</td></tr>
<tr><th id="1404">1404</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="e1000_hw::subsystem_vendor_id" title='e1000_hw::subsystem_vendor_id' data-ref="e1000_hw::subsystem_vendor_id">subsystem_vendor_id</dfn>;</td></tr>
<tr><th id="1405">1405</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::revision_id" title='e1000_hw::revision_id' data-ref="e1000_hw::revision_id">revision_id</dfn>;</td></tr>
<tr><th id="1406">1406</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::autoneg" title='e1000_hw::autoneg' data-ref="e1000_hw::autoneg">autoneg</dfn>;</td></tr>
<tr><th id="1407">1407</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::mdix" title='e1000_hw::mdix' data-ref="e1000_hw::mdix">mdix</dfn>;</td></tr>
<tr><th id="1408">1408</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::forced_speed_duplex" title='e1000_hw::forced_speed_duplex' data-ref="e1000_hw::forced_speed_duplex">forced_speed_duplex</dfn>;</td></tr>
<tr><th id="1409">1409</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::wait_autoneg_complete" title='e1000_hw::wait_autoneg_complete' data-ref="e1000_hw::wait_autoneg_complete">wait_autoneg_complete</dfn>;</td></tr>
<tr><th id="1410">1410</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::dma_fairness" title='e1000_hw::dma_fairness' data-ref="e1000_hw::dma_fairness">dma_fairness</dfn>;</td></tr>
<tr><th id="1411">1411</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::mac_addr" title='e1000_hw::mac_addr' data-ref="e1000_hw::mac_addr">mac_addr</dfn>[<a class="macro" href="#448" title="6" data-ref="_M/NODE_ADDRESS_SIZE">NODE_ADDRESS_SIZE</a>];</td></tr>
<tr><th id="1412">1412</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_hw::perm_mac_addr" title='e1000_hw::perm_mac_addr' data-ref="e1000_hw::perm_mac_addr">perm_mac_addr</dfn>[<a class="macro" href="#448" title="6" data-ref="_M/NODE_ADDRESS_SIZE">NODE_ADDRESS_SIZE</a>];</td></tr>
<tr><th id="1413">1413</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::disable_polarity_correction" title='e1000_hw::disable_polarity_correction' data-ref="e1000_hw::disable_polarity_correction">disable_polarity_correction</dfn>;</td></tr>
<tr><th id="1414">1414</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::speed_downgraded" title='e1000_hw::speed_downgraded' data-ref="e1000_hw::speed_downgraded">speed_downgraded</dfn>;</td></tr>
<tr><th id="1415">1415</th><td>	<a class="typedef" href="#e1000_smart_speed" title='e1000_smart_speed' data-type='enum e1000_smart_speed' data-ref="e1000_smart_speed">e1000_smart_speed</a> <dfn class="decl field" id="e1000_hw::smart_speed" title='e1000_hw::smart_speed' data-ref="e1000_hw::smart_speed">smart_speed</dfn>;</td></tr>
<tr><th id="1416">1416</th><td>	<a class="typedef" href="#e1000_dsp_config" title='e1000_dsp_config' data-type='enum e1000_dsp_config' data-ref="e1000_dsp_config">e1000_dsp_config</a> <dfn class="decl field" id="e1000_hw::dsp_config_state" title='e1000_hw::dsp_config_state' data-ref="e1000_hw::dsp_config_state">dsp_config_state</dfn>;</td></tr>
<tr><th id="1417">1417</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::get_link_status" title='e1000_hw::get_link_status' data-ref="e1000_hw::get_link_status">get_link_status</dfn>;</td></tr>
<tr><th id="1418">1418</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::serdes_has_link" title='e1000_hw::serdes_has_link' data-ref="e1000_hw::serdes_has_link">serdes_has_link</dfn>;</td></tr>
<tr><th id="1419">1419</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::tbi_compatibility_en" title='e1000_hw::tbi_compatibility_en' data-ref="e1000_hw::tbi_compatibility_en">tbi_compatibility_en</dfn>;</td></tr>
<tr><th id="1420">1420</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::tbi_compatibility_on" title='e1000_hw::tbi_compatibility_on' data-ref="e1000_hw::tbi_compatibility_on">tbi_compatibility_on</dfn>;</td></tr>
<tr><th id="1421">1421</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::laa_is_present" title='e1000_hw::laa_is_present' data-ref="e1000_hw::laa_is_present">laa_is_present</dfn>;</td></tr>
<tr><th id="1422">1422</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::phy_reset_disable" title='e1000_hw::phy_reset_disable' data-ref="e1000_hw::phy_reset_disable">phy_reset_disable</dfn>;</td></tr>
<tr><th id="1423">1423</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::initialize_hw_bits_disable" title='e1000_hw::initialize_hw_bits_disable' data-ref="e1000_hw::initialize_hw_bits_disable">initialize_hw_bits_disable</dfn>;</td></tr>
<tr><th id="1424">1424</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::fc_send_xon" title='e1000_hw::fc_send_xon' data-ref="e1000_hw::fc_send_xon">fc_send_xon</dfn>;</td></tr>
<tr><th id="1425">1425</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::fc_strict_ieee" title='e1000_hw::fc_strict_ieee' data-ref="e1000_hw::fc_strict_ieee">fc_strict_ieee</dfn>;</td></tr>
<tr><th id="1426">1426</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::report_tx_early" title='e1000_hw::report_tx_early' data-ref="e1000_hw::report_tx_early">report_tx_early</dfn>;</td></tr>
<tr><th id="1427">1427</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::adaptive_ifs" title='e1000_hw::adaptive_ifs' data-ref="e1000_hw::adaptive_ifs">adaptive_ifs</dfn>;</td></tr>
<tr><th id="1428">1428</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::ifs_params_forced" title='e1000_hw::ifs_params_forced' data-ref="e1000_hw::ifs_params_forced">ifs_params_forced</dfn>;</td></tr>
<tr><th id="1429">1429</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::in_ifs_mode" title='e1000_hw::in_ifs_mode' data-ref="e1000_hw::in_ifs_mode">in_ifs_mode</dfn>;</td></tr>
<tr><th id="1430">1430</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::mng_reg_access_disabled" title='e1000_hw::mng_reg_access_disabled' data-ref="e1000_hw::mng_reg_access_disabled">mng_reg_access_disabled</dfn>;</td></tr>
<tr><th id="1431">1431</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::leave_av_bit_off" title='e1000_hw::leave_av_bit_off' data-ref="e1000_hw::leave_av_bit_off">leave_av_bit_off</dfn>;</td></tr>
<tr><th id="1432">1432</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::bad_tx_carr_stats_fd" title='e1000_hw::bad_tx_carr_stats_fd' data-ref="e1000_hw::bad_tx_carr_stats_fd">bad_tx_carr_stats_fd</dfn>;</td></tr>
<tr><th id="1433">1433</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="e1000_hw::has_smbus" title='e1000_hw::has_smbus' data-ref="e1000_hw::has_smbus">has_smbus</dfn>;</td></tr>
<tr><th id="1434">1434</th><td>};</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_SWDPIN0" data-ref="_M/E1000_EEPROM_SWDPIN0">E1000_EEPROM_SWDPIN0</dfn>   0x0001	/* SWDPIN 0 EEPROM Value */</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_LED_LOGIC" data-ref="_M/E1000_EEPROM_LED_LOGIC">E1000_EEPROM_LED_LOGIC</dfn> 0x0020	/* Led Logic Word */</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_REG_DATA" data-ref="_M/E1000_EEPROM_RW_REG_DATA">E1000_EEPROM_RW_REG_DATA</dfn>   16	/* Offset to data in EEPROM read/write registers */</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_REG_DONE" data-ref="_M/E1000_EEPROM_RW_REG_DONE">E1000_EEPROM_RW_REG_DONE</dfn>   2	/* Offset to READ/WRITE done bit */</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_REG_START" data-ref="_M/E1000_EEPROM_RW_REG_START">E1000_EEPROM_RW_REG_START</dfn>  1	/* First bit for telling part to start operation */</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_ADDR_SHIFT" data-ref="_M/E1000_EEPROM_RW_ADDR_SHIFT">E1000_EEPROM_RW_ADDR_SHIFT</dfn> 2	/* Shift to the address bits */</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_POLL_WRITE" data-ref="_M/E1000_EEPROM_POLL_WRITE">E1000_EEPROM_POLL_WRITE</dfn>    1	/* Flag for polling for write complete */</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_POLL_READ" data-ref="_M/E1000_EEPROM_POLL_READ">E1000_EEPROM_POLL_READ</dfn>     0	/* Flag for polling for read complete */</u></td></tr>
<tr><th id="1444">1444</th><td><i>/* Register Bit Masks */</i></td></tr>
<tr><th id="1445">1445</th><td><i>/* Device Control */</i></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FD" data-ref="_M/E1000_CTRL_FD">E1000_CTRL_FD</dfn>       0x00000001	/* Full duplex.0=half; 1=full */</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_BEM" data-ref="_M/E1000_CTRL_BEM">E1000_CTRL_BEM</dfn>      0x00000002	/* Endian Mode.0=little,1=big */</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PRIOR" data-ref="_M/E1000_CTRL_PRIOR">E1000_CTRL_PRIOR</dfn>    0x00000004	/* Priority on PCI. 0=rx,1=fair */</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_GIO_MASTER_DISABLE" data-ref="_M/E1000_CTRL_GIO_MASTER_DISABLE">E1000_CTRL_GIO_MASTER_DISABLE</dfn> 0x00000004	/*Blocks new Master requests */</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LRST" data-ref="_M/E1000_CTRL_LRST">E1000_CTRL_LRST</dfn>     0x00000008	/* Link reset. 0=normal,1=reset */</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TME" data-ref="_M/E1000_CTRL_TME">E1000_CTRL_TME</dfn>      0x00000010	/* Test mode. 0=normal,1=test */</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLE" data-ref="_M/E1000_CTRL_SLE">E1000_CTRL_SLE</dfn>      0x00000020	/* Serial Link on 0=dis,1=en */</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ASDE" data-ref="_M/E1000_CTRL_ASDE">E1000_CTRL_ASDE</dfn>     0x00000020	/* Auto-speed detect enable */</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLU" data-ref="_M/E1000_CTRL_SLU">E1000_CTRL_SLU</dfn>      0x00000040	/* Set link up (Force Link) */</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ILOS" data-ref="_M/E1000_CTRL_ILOS">E1000_CTRL_ILOS</dfn>     0x00000080	/* Invert Loss-Of Signal */</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_SEL" data-ref="_M/E1000_CTRL_SPD_SEL">E1000_CTRL_SPD_SEL</dfn>  0x00000300	/* Speed Select Mask */</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_10" data-ref="_M/E1000_CTRL_SPD_10">E1000_CTRL_SPD_10</dfn>   0x00000000	/* Force 10Mb */</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_100" data-ref="_M/E1000_CTRL_SPD_100">E1000_CTRL_SPD_100</dfn>  0x00000100	/* Force 100Mb */</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_1000" data-ref="_M/E1000_CTRL_SPD_1000">E1000_CTRL_SPD_1000</dfn> 0x00000200	/* Force 1Gb */</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_BEM32" data-ref="_M/E1000_CTRL_BEM32">E1000_CTRL_BEM32</dfn>    0x00000400	/* Big Endian 32 mode */</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCSPD" data-ref="_M/E1000_CTRL_FRCSPD">E1000_CTRL_FRCSPD</dfn>   0x00000800	/* Force Speed */</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCDPX" data-ref="_M/E1000_CTRL_FRCDPX">E1000_CTRL_FRCDPX</dfn>   0x00001000	/* Force Duplex */</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_D_UD_EN" data-ref="_M/E1000_CTRL_D_UD_EN">E1000_CTRL_D_UD_EN</dfn>  0x00002000	/* Dock/Undock enable */</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_D_UD_POLARITY" data-ref="_M/E1000_CTRL_D_UD_POLARITY">E1000_CTRL_D_UD_POLARITY</dfn> 0x00004000	/* Defined polarity of Dock/Undock indication in SDP[0] */</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FORCE_PHY_RESET" data-ref="_M/E1000_CTRL_FORCE_PHY_RESET">E1000_CTRL_FORCE_PHY_RESET</dfn> 0x00008000	/* Reset both PHY ports, through PHYRST_N pin */</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_EN" data-ref="_M/E1000_CTRL_EXT_LINK_EN">E1000_CTRL_EXT_LINK_EN</dfn> 0x00010000	/* enable link status from external LINK_0 and LINK_1 pins */</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN0" data-ref="_M/E1000_CTRL_SWDPIN0">E1000_CTRL_SWDPIN0</dfn>  0x00040000	/* SWDPIN 0 value */</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN1" data-ref="_M/E1000_CTRL_SWDPIN1">E1000_CTRL_SWDPIN1</dfn>  0x00080000	/* SWDPIN 1 value */</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN2" data-ref="_M/E1000_CTRL_SWDPIN2">E1000_CTRL_SWDPIN2</dfn>  0x00100000	/* SWDPIN 2 value */</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN3" data-ref="_M/E1000_CTRL_SWDPIN3">E1000_CTRL_SWDPIN3</dfn>  0x00200000	/* SWDPIN 3 value */</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO0" data-ref="_M/E1000_CTRL_SWDPIO0">E1000_CTRL_SWDPIO0</dfn>  0x00400000	/* SWDPIN 0 Input or output */</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO1" data-ref="_M/E1000_CTRL_SWDPIO1">E1000_CTRL_SWDPIO1</dfn>  0x00800000	/* SWDPIN 1 input or output */</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO2" data-ref="_M/E1000_CTRL_SWDPIO2">E1000_CTRL_SWDPIO2</dfn>  0x01000000	/* SWDPIN 2 input or output */</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO3" data-ref="_M/E1000_CTRL_SWDPIO3">E1000_CTRL_SWDPIO3</dfn>  0x02000000	/* SWDPIN 3 input or output */</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RST" data-ref="_M/E1000_CTRL_RST">E1000_CTRL_RST</dfn>      0x04000000	/* Global reset */</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RFCE" data-ref="_M/E1000_CTRL_RFCE">E1000_CTRL_RFCE</dfn>     0x08000000	/* Receive Flow Control enable */</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TFCE" data-ref="_M/E1000_CTRL_TFCE">E1000_CTRL_TFCE</dfn>     0x10000000	/* Transmit flow control enable */</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RTE" data-ref="_M/E1000_CTRL_RTE">E1000_CTRL_RTE</dfn>      0x20000000	/* Routing tag enable */</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_VME" data-ref="_M/E1000_CTRL_VME">E1000_CTRL_VME</dfn>      0x40000000	/* IEEE VLAN mode enable */</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RST" data-ref="_M/E1000_CTRL_PHY_RST">E1000_CTRL_PHY_RST</dfn>  0x80000000	/* PHY Reset */</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SW2FW_INT" data-ref="_M/E1000_CTRL_SW2FW_INT">E1000_CTRL_SW2FW_INT</dfn> 0x02000000	/* Initiate an interrupt to manageability engine */</u></td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><i>/* Device Status */</i></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FD" data-ref="_M/E1000_STATUS_FD">E1000_STATUS_FD</dfn>         0x00000001	/* Full duplex.0=half,1=full */</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LU" data-ref="_M/E1000_STATUS_LU">E1000_STATUS_LU</dfn>         0x00000002	/* Link up.0=no,1=link */</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_MASK" data-ref="_M/E1000_STATUS_FUNC_MASK">E1000_STATUS_FUNC_MASK</dfn>  0x0000000C	/* PCI Function Mask */</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_SHIFT" data-ref="_M/E1000_STATUS_FUNC_SHIFT">E1000_STATUS_FUNC_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_0" data-ref="_M/E1000_STATUS_FUNC_0">E1000_STATUS_FUNC_0</dfn>     0x00000000	/* Function 0 */</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_1" data-ref="_M/E1000_STATUS_FUNC_1">E1000_STATUS_FUNC_1</dfn>     0x00000004	/* Function 1 */</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TXOFF" data-ref="_M/E1000_STATUS_TXOFF">E1000_STATUS_TXOFF</dfn>      0x00000010	/* transmission paused */</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TBIMODE" data-ref="_M/E1000_STATUS_TBIMODE">E1000_STATUS_TBIMODE</dfn>    0x00000020	/* TBI mode */</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_MASK" data-ref="_M/E1000_STATUS_SPEED_MASK">E1000_STATUS_SPEED_MASK</dfn> 0x000000C0</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_10" data-ref="_M/E1000_STATUS_SPEED_10">E1000_STATUS_SPEED_10</dfn>   0x00000000	/* Speed 10Mb/s */</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_100" data-ref="_M/E1000_STATUS_SPEED_100">E1000_STATUS_SPEED_100</dfn>  0x00000040	/* Speed 100Mb/s */</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_1000" data-ref="_M/E1000_STATUS_SPEED_1000">E1000_STATUS_SPEED_1000</dfn> 0x00000080	/* Speed 1000Mb/s */</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LAN_INIT_DONE" data-ref="_M/E1000_STATUS_LAN_INIT_DONE">E1000_STATUS_LAN_INIT_DONE</dfn> 0x00000200	/* Lan Init Completion</u></td></tr>
<tr><th id="1497">1497</th><td><u>						   by EEPROM/Flash */</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_ASDV" data-ref="_M/E1000_STATUS_ASDV">E1000_STATUS_ASDV</dfn>       0x00000300	/* Auto speed detect value */</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_DOCK_CI" data-ref="_M/E1000_STATUS_DOCK_CI">E1000_STATUS_DOCK_CI</dfn>    0x00000800	/* Change in Dock/Undock state. Clear on write '0'. */</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_GIO_MASTER_ENABLE" data-ref="_M/E1000_STATUS_GIO_MASTER_ENABLE">E1000_STATUS_GIO_MASTER_ENABLE</dfn> 0x00080000	/* Status of Master requests. */</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_MTXCKOK" data-ref="_M/E1000_STATUS_MTXCKOK">E1000_STATUS_MTXCKOK</dfn>    0x00000400	/* MTX clock running OK */</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCI66" data-ref="_M/E1000_STATUS_PCI66">E1000_STATUS_PCI66</dfn>      0x00000800	/* In 66Mhz slot */</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BUS64" data-ref="_M/E1000_STATUS_BUS64">E1000_STATUS_BUS64</dfn>      0x00001000	/* In 64 bit slot */</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_MODE" data-ref="_M/E1000_STATUS_PCIX_MODE">E1000_STATUS_PCIX_MODE</dfn>  0x00002000	/* PCI-X mode */</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED" data-ref="_M/E1000_STATUS_PCIX_SPEED">E1000_STATUS_PCIX_SPEED</dfn> 0x0000C000	/* PCI-X bus speed */</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_SKU_0" data-ref="_M/E1000_STATUS_BMC_SKU_0">E1000_STATUS_BMC_SKU_0</dfn>  0x00100000	/* BMC USB redirect disabled */</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_SKU_1" data-ref="_M/E1000_STATUS_BMC_SKU_1">E1000_STATUS_BMC_SKU_1</dfn>  0x00200000	/* BMC SRAM disabled */</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_SKU_2" data-ref="_M/E1000_STATUS_BMC_SKU_2">E1000_STATUS_BMC_SKU_2</dfn>  0x00400000	/* BMC SDRAM disabled */</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_CRYPTO" data-ref="_M/E1000_STATUS_BMC_CRYPTO">E1000_STATUS_BMC_CRYPTO</dfn> 0x00800000	/* BMC crypto disabled */</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_LITE" data-ref="_M/E1000_STATUS_BMC_LITE">E1000_STATUS_BMC_LITE</dfn>   0x01000000	/* BMC external code execution disabled */</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_RGMII_ENABLE" data-ref="_M/E1000_STATUS_RGMII_ENABLE">E1000_STATUS_RGMII_ENABLE</dfn> 0x02000000	/* RGMII disabled */</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUSE_8" data-ref="_M/E1000_STATUS_FUSE_8">E1000_STATUS_FUSE_8</dfn>       0x04000000</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUSE_9" data-ref="_M/E1000_STATUS_FUSE_9">E1000_STATUS_FUSE_9</dfn>       0x08000000</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SERDES0_DIS" data-ref="_M/E1000_STATUS_SERDES0_DIS">E1000_STATUS_SERDES0_DIS</dfn>  0x10000000	/* SERDES disabled on port 0 */</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SERDES1_DIS" data-ref="_M/E1000_STATUS_SERDES1_DIS">E1000_STATUS_SERDES1_DIS</dfn>  0x20000000	/* SERDES disabled on port 1 */</u></td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><i>/* Constants used to interpret the masked PCI-X bus speed. */</i></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED_66" data-ref="_M/E1000_STATUS_PCIX_SPEED_66">E1000_STATUS_PCIX_SPEED_66</dfn>  0x00000000	/* PCI-X bus speed  50-66 MHz */</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED_100" data-ref="_M/E1000_STATUS_PCIX_SPEED_100">E1000_STATUS_PCIX_SPEED_100</dfn> 0x00004000	/* PCI-X bus speed  66-100 MHz */</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED_133" data-ref="_M/E1000_STATUS_PCIX_SPEED_133">E1000_STATUS_PCIX_SPEED_133</dfn> 0x00008000	/* PCI-X bus speed 100-133 MHz */</u></td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td><i>/* EEPROM/Flash Control */</i></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SK" data-ref="_M/E1000_EECD_SK">E1000_EECD_SK</dfn>        0x00000001	/* EEPROM Clock */</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_CS" data-ref="_M/E1000_EECD_CS">E1000_EECD_CS</dfn>        0x00000002	/* EEPROM Chip Select */</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DI" data-ref="_M/E1000_EECD_DI">E1000_EECD_DI</dfn>        0x00000004	/* EEPROM Data In */</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DO" data-ref="_M/E1000_EECD_DO">E1000_EECD_DO</dfn>        0x00000008	/* EEPROM Data Out */</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_MASK" data-ref="_M/E1000_EECD_FWE_MASK">E1000_EECD_FWE_MASK</dfn>  0x00000030</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_DIS" data-ref="_M/E1000_EECD_FWE_DIS">E1000_EECD_FWE_DIS</dfn>   0x00000010	/* Disable FLASH writes */</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_EN" data-ref="_M/E1000_EECD_FWE_EN">E1000_EECD_FWE_EN</dfn>    0x00000020	/* Enable FLASH writes */</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_SHIFT" data-ref="_M/E1000_EECD_FWE_SHIFT">E1000_EECD_FWE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_REQ" data-ref="_M/E1000_EECD_REQ">E1000_EECD_REQ</dfn>       0x00000040	/* EEPROM Access Request */</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_GNT" data-ref="_M/E1000_EECD_GNT">E1000_EECD_GNT</dfn>       0x00000080	/* EEPROM Access Grant */</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_PRES" data-ref="_M/E1000_EECD_PRES">E1000_EECD_PRES</dfn>      0x00000100	/* EEPROM Present */</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE" data-ref="_M/E1000_EECD_SIZE">E1000_EECD_SIZE</dfn>      0x00000200	/* EEPROM Size (0=64 word 1=256 word) */</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ADDR_BITS" data-ref="_M/E1000_EECD_ADDR_BITS">E1000_EECD_ADDR_BITS</dfn> 0x00000400	/* EEPROM Addressing bits based on type</u></td></tr>
<tr><th id="1536">1536</th><td><u>					 * (0-small, 1-large) */</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_TYPE" data-ref="_M/E1000_EECD_TYPE">E1000_EECD_TYPE</dfn>      0x00002000	/* EEPROM Type (1-SPI, 0-Microwire) */</u></td></tr>
<tr><th id="1538">1538</th><td><u>#<span data-ppcond="1538">ifndef</span> <span class="macro" data-ref="_M/E1000_EEPROM_GRANT_ATTEMPTS">E1000_EEPROM_GRANT_ATTEMPTS</span></u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_GRANT_ATTEMPTS" data-ref="_M/E1000_EEPROM_GRANT_ATTEMPTS">E1000_EEPROM_GRANT_ATTEMPTS</dfn> 1000	/* EEPROM # attempts to gain grant */</u></td></tr>
<tr><th id="1540">1540</th><td><u>#<span data-ppcond="1538">endif</span></u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUTO_RD" data-ref="_M/E1000_EECD_AUTO_RD">E1000_EECD_AUTO_RD</dfn>          0x00000200	/* EEPROM Auto Read done */</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_MASK" data-ref="_M/E1000_EECD_SIZE_EX_MASK">E1000_EECD_SIZE_EX_MASK</dfn>     0x00007800	/* EEprom Size */</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_SHIFT" data-ref="_M/E1000_EECD_SIZE_EX_SHIFT">E1000_EECD_SIZE_EX_SHIFT</dfn>    11</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_NVADDS" data-ref="_M/E1000_EECD_NVADDS">E1000_EECD_NVADDS</dfn>    0x00018000	/* NVM Address Size */</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SELSHAD" data-ref="_M/E1000_EECD_SELSHAD">E1000_EECD_SELSHAD</dfn>   0x00020000	/* Select Shadow RAM */</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_INITSRAM" data-ref="_M/E1000_EECD_INITSRAM">E1000_EECD_INITSRAM</dfn>  0x00040000	/* Initialize Shadow RAM */</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD" data-ref="_M/E1000_EECD_FLUPD">E1000_EECD_FLUPD</dfn>     0x00080000	/* Update FLASH */</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUPDEN" data-ref="_M/E1000_EECD_AUPDEN">E1000_EECD_AUPDEN</dfn>    0x00100000	/* Enable Autonomous FLASH update */</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SHADV" data-ref="_M/E1000_EECD_SHADV">E1000_EECD_SHADV</dfn>     0x00200000	/* Shadow RAM Data Valid */</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL" data-ref="_M/E1000_EECD_SEC1VAL">E1000_EECD_SEC1VAL</dfn>   0x00400000	/* Sector One Valid */</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SECVAL_SHIFT" data-ref="_M/E1000_EECD_SECVAL_SHIFT">E1000_EECD_SECVAL_SHIFT</dfn>      22</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/E1000_STM_OPCODE" data-ref="_M/E1000_STM_OPCODE">E1000_STM_OPCODE</dfn>     0xDB00</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR_FW_RESET" data-ref="_M/E1000_HICR_FW_RESET">E1000_HICR_FW_RESET</dfn>  0xC0</u></td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/E1000_SHADOW_RAM_WORDS" data-ref="_M/E1000_SHADOW_RAM_WORDS">E1000_SHADOW_RAM_WORDS</dfn>     2048</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_WORD" data-ref="_M/E1000_ICH_NVM_SIG_WORD">E1000_ICH_NVM_SIG_WORD</dfn>     0x13</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_MASK" data-ref="_M/E1000_ICH_NVM_SIG_MASK">E1000_ICH_NVM_SIG_MASK</dfn>     0xC0</u></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><i>/* EEPROM Read */</i></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_START" data-ref="_M/E1000_EERD_START">E1000_EERD_START</dfn>      0x00000001	/* Start Read */</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_DONE" data-ref="_M/E1000_EERD_DONE">E1000_EERD_DONE</dfn>       0x00000010	/* Read Done */</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_ADDR_SHIFT" data-ref="_M/E1000_EERD_ADDR_SHIFT">E1000_EERD_ADDR_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_ADDR_MASK" data-ref="_M/E1000_EERD_ADDR_MASK">E1000_EERD_ADDR_MASK</dfn>  0x0000FF00	/* Read Address */</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_DATA_SHIFT" data-ref="_M/E1000_EERD_DATA_SHIFT">E1000_EERD_DATA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_DATA_MASK" data-ref="_M/E1000_EERD_DATA_MASK">E1000_EERD_DATA_MASK</dfn>  0xFFFF0000	/* Read Data */</u></td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td><i>/* SPI EEPROM Status Register */</i></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/EEPROM_STATUS_RDY_SPI" data-ref="_M/EEPROM_STATUS_RDY_SPI">EEPROM_STATUS_RDY_SPI</dfn>  0x01</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/EEPROM_STATUS_WEN_SPI" data-ref="_M/EEPROM_STATUS_WEN_SPI">EEPROM_STATUS_WEN_SPI</dfn>  0x02</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/EEPROM_STATUS_BP0_SPI" data-ref="_M/EEPROM_STATUS_BP0_SPI">EEPROM_STATUS_BP0_SPI</dfn>  0x04</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/EEPROM_STATUS_BP1_SPI" data-ref="_M/EEPROM_STATUS_BP1_SPI">EEPROM_STATUS_BP1_SPI</dfn>  0x08</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/EEPROM_STATUS_WPEN_SPI" data-ref="_M/EEPROM_STATUS_WPEN_SPI">EEPROM_STATUS_WPEN_SPI</dfn> 0x80</u></td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td><i>/* Extended Device Control */</i></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_GPI0_EN" data-ref="_M/E1000_CTRL_EXT_GPI0_EN">E1000_CTRL_EXT_GPI0_EN</dfn>   0x00000001	/* Maps SDP4 to GPI0 */</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_GPI1_EN" data-ref="_M/E1000_CTRL_EXT_GPI1_EN">E1000_CTRL_EXT_GPI1_EN</dfn>   0x00000002	/* Maps SDP5 to GPI1 */</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PHYINT_EN" data-ref="_M/E1000_CTRL_EXT_PHYINT_EN">E1000_CTRL_EXT_PHYINT_EN</dfn> E1000_CTRL_EXT_GPI1_EN</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_GPI2_EN" data-ref="_M/E1000_CTRL_EXT_GPI2_EN">E1000_CTRL_EXT_GPI2_EN</dfn>   0x00000004	/* Maps SDP6 to GPI2 */</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_GPI3_EN" data-ref="_M/E1000_CTRL_EXT_GPI3_EN">E1000_CTRL_EXT_GPI3_EN</dfn>   0x00000008	/* Maps SDP7 to GPI3 */</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP4_DATA" data-ref="_M/E1000_CTRL_EXT_SDP4_DATA">E1000_CTRL_EXT_SDP4_DATA</dfn> 0x00000010	/* Value of SW Defineable Pin 4 */</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP5_DATA" data-ref="_M/E1000_CTRL_EXT_SDP5_DATA">E1000_CTRL_EXT_SDP5_DATA</dfn> 0x00000020	/* Value of SW Defineable Pin 5 */</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PHY_INT" data-ref="_M/E1000_CTRL_EXT_PHY_INT">E1000_CTRL_EXT_PHY_INT</dfn>   E1000_CTRL_EXT_SDP5_DATA</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP6_DATA" data-ref="_M/E1000_CTRL_EXT_SDP6_DATA">E1000_CTRL_EXT_SDP6_DATA</dfn> 0x00000040	/* Value of SW Defineable Pin 6 */</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP7_DATA" data-ref="_M/E1000_CTRL_EXT_SDP7_DATA">E1000_CTRL_EXT_SDP7_DATA</dfn> 0x00000080	/* Value of SW Defineable Pin 7 */</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP4_DIR" data-ref="_M/E1000_CTRL_EXT_SDP4_DIR">E1000_CTRL_EXT_SDP4_DIR</dfn>  0x00000100	/* Direction of SDP4 0=in 1=out */</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP5_DIR" data-ref="_M/E1000_CTRL_EXT_SDP5_DIR">E1000_CTRL_EXT_SDP5_DIR</dfn>  0x00000200	/* Direction of SDP5 0=in 1=out */</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP6_DIR" data-ref="_M/E1000_CTRL_EXT_SDP6_DIR">E1000_CTRL_EXT_SDP6_DIR</dfn>  0x00000400	/* Direction of SDP6 0=in 1=out */</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP7_DIR" data-ref="_M/E1000_CTRL_EXT_SDP7_DIR">E1000_CTRL_EXT_SDP7_DIR</dfn>  0x00000800	/* Direction of SDP7 0=in 1=out */</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_ASDCHK" data-ref="_M/E1000_CTRL_EXT_ASDCHK">E1000_CTRL_EXT_ASDCHK</dfn>    0x00001000	/* Initiate an ASD sequence */</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EE_RST" data-ref="_M/E1000_CTRL_EXT_EE_RST">E1000_CTRL_EXT_EE_RST</dfn>    0x00002000	/* Reinitialize from EEPROM */</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IPS" data-ref="_M/E1000_CTRL_EXT_IPS">E1000_CTRL_EXT_IPS</dfn>       0x00004000	/* Invert Power State */</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SPD_BYPS" data-ref="_M/E1000_CTRL_EXT_SPD_BYPS">E1000_CTRL_EXT_SPD_BYPS</dfn>  0x00008000	/* Speed Select Bypass */</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_RO_DIS" data-ref="_M/E1000_CTRL_EXT_RO_DIS">E1000_CTRL_EXT_RO_DIS</dfn>    0x00020000	/* Relaxed Ordering disable */</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_MASK" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_MASK">E1000_CTRL_EXT_LINK_MODE_MASK</dfn> 0x00C00000</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_GMII" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_GMII">E1000_CTRL_EXT_LINK_MODE_GMII</dfn> 0x00000000</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_TBI" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_TBI">E1000_CTRL_EXT_LINK_MODE_TBI</dfn>  0x00C00000</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_KMRN" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_KMRN">E1000_CTRL_EXT_LINK_MODE_KMRN</dfn> 0x00000000</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_SERDES" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_SERDES">E1000_CTRL_EXT_LINK_MODE_SERDES</dfn>  0x00C00000</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_SGMII" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_SGMII">E1000_CTRL_EXT_LINK_MODE_SGMII</dfn>   0x00800000</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_WR_WMARK_MASK" data-ref="_M/E1000_CTRL_EXT_WR_WMARK_MASK">E1000_CTRL_EXT_WR_WMARK_MASK</dfn>  0x03000000</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_WR_WMARK_256" data-ref="_M/E1000_CTRL_EXT_WR_WMARK_256">E1000_CTRL_EXT_WR_WMARK_256</dfn>   0x00000000</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_WR_WMARK_320" data-ref="_M/E1000_CTRL_EXT_WR_WMARK_320">E1000_CTRL_EXT_WR_WMARK_320</dfn>   0x01000000</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_WR_WMARK_384" data-ref="_M/E1000_CTRL_EXT_WR_WMARK_384">E1000_CTRL_EXT_WR_WMARK_384</dfn>   0x02000000</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_WR_WMARK_448" data-ref="_M/E1000_CTRL_EXT_WR_WMARK_448">E1000_CTRL_EXT_WR_WMARK_448</dfn>   0x03000000</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DRV_LOAD" data-ref="_M/E1000_CTRL_EXT_DRV_LOAD">E1000_CTRL_EXT_DRV_LOAD</dfn>       0x10000000	/* Driver loaded bit for FW */</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IAME" data-ref="_M/E1000_CTRL_EXT_IAME">E1000_CTRL_EXT_IAME</dfn>           0x08000000	/* Interrupt acknowledge Auto-mask */</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_INT_TIMER_CLR" data-ref="_M/E1000_CTRL_EXT_INT_TIMER_CLR">E1000_CTRL_EXT_INT_TIMER_CLR</dfn>  0x20000000	/* Clear Interrupt timers after IMS clear */</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/E1000_CRTL_EXT_PB_PAREN" data-ref="_M/E1000_CRTL_EXT_PB_PAREN">E1000_CRTL_EXT_PB_PAREN</dfn>       0x01000000	/* packet buffer parity error detection enabled */</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DF_PAREN" data-ref="_M/E1000_CTRL_EXT_DF_PAREN">E1000_CTRL_EXT_DF_PAREN</dfn>       0x02000000	/* descriptor FIFO parity error detection enable */</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_GHOST_PAREN" data-ref="_M/E1000_CTRL_EXT_GHOST_PAREN">E1000_CTRL_EXT_GHOST_PAREN</dfn>    0x40000000</u></td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td><i>/* MDI Control */</i></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_DATA_MASK" data-ref="_M/E1000_MDIC_DATA_MASK">E1000_MDIC_DATA_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_MASK" data-ref="_M/E1000_MDIC_REG_MASK">E1000_MDIC_REG_MASK</dfn>  0x001F0000</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_SHIFT" data-ref="_M/E1000_MDIC_REG_SHIFT">E1000_MDIC_REG_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_MASK" data-ref="_M/E1000_MDIC_PHY_MASK">E1000_MDIC_PHY_MASK</dfn>  0x03E00000</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_SHIFT" data-ref="_M/E1000_MDIC_PHY_SHIFT">E1000_MDIC_PHY_SHIFT</dfn> 21</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_WRITE" data-ref="_M/E1000_MDIC_OP_WRITE">E1000_MDIC_OP_WRITE</dfn>  0x04000000</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_READ" data-ref="_M/E1000_MDIC_OP_READ">E1000_MDIC_OP_READ</dfn>   0x08000000</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_READY" data-ref="_M/E1000_MDIC_READY">E1000_MDIC_READY</dfn>     0x10000000</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_INT_EN" data-ref="_M/E1000_MDIC_INT_EN">E1000_MDIC_INT_EN</dfn>    0x20000000</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_ERROR" data-ref="_M/E1000_MDIC_ERROR">E1000_MDIC_ERROR</dfn>     0x40000000</u></td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/INTEL_CE_GBE_MDIC_OP_WRITE" data-ref="_M/INTEL_CE_GBE_MDIC_OP_WRITE">INTEL_CE_GBE_MDIC_OP_WRITE</dfn>      0x04000000</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define <dfn class="macro" id="_M/INTEL_CE_GBE_MDIC_OP_READ" data-ref="_M/INTEL_CE_GBE_MDIC_OP_READ">INTEL_CE_GBE_MDIC_OP_READ</dfn>       0x00000000</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/INTEL_CE_GBE_MDIC_GO" data-ref="_M/INTEL_CE_GBE_MDIC_GO">INTEL_CE_GBE_MDIC_GO</dfn>            0x80000000</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/INTEL_CE_GBE_MDIC_READ_ERROR" data-ref="_M/INTEL_CE_GBE_MDIC_READ_ERROR">INTEL_CE_GBE_MDIC_READ_ERROR</dfn>    0x80000000</u></td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_MASK" data-ref="_M/E1000_KUMCTRLSTA_MASK">E1000_KUMCTRLSTA_MASK</dfn>           0x0000FFFF</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET" data-ref="_M/E1000_KUMCTRLSTA_OFFSET">E1000_KUMCTRLSTA_OFFSET</dfn>         0x001F0000</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_SHIFT" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_SHIFT">E1000_KUMCTRLSTA_OFFSET_SHIFT</dfn>   16</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_REN" data-ref="_M/E1000_KUMCTRLSTA_REN">E1000_KUMCTRLSTA_REN</dfn>            0x00200000</u></td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL">E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL</dfn>      0x00000000</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_CTRL" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_CTRL">E1000_KUMCTRLSTA_OFFSET_CTRL</dfn>           0x00000001</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_INB_CTRL" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_INB_CTRL">E1000_KUMCTRLSTA_OFFSET_INB_CTRL</dfn>       0x00000002</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_DIAG" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_DIAG">E1000_KUMCTRLSTA_OFFSET_DIAG</dfn>           0x00000003</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_TIMEOUTS" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_TIMEOUTS">E1000_KUMCTRLSTA_OFFSET_TIMEOUTS</dfn>       0x00000004</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_INB_PARAM" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_INB_PARAM">E1000_KUMCTRLSTA_OFFSET_INB_PARAM</dfn>      0x00000009</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_HD_CTRL" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_HD_CTRL">E1000_KUMCTRLSTA_OFFSET_HD_CTRL</dfn>        0x00000010</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_M2P_SERDES" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_M2P_SERDES">E1000_KUMCTRLSTA_OFFSET_M2P_SERDES</dfn>     0x0000001E</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_M2P_MODES" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_M2P_MODES">E1000_KUMCTRLSTA_OFFSET_M2P_MODES</dfn>      0x0000001F</u></td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><i>/* FIFO Control */</i></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS" data-ref="_M/E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS">E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS</dfn>   0x00000008</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS" data-ref="_M/E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS">E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS</dfn>   0x00000800</u></td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><i>/* In-Band Control */</i></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT" data-ref="_M/E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT">E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT</dfn>    0x00000500</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING" data-ref="_M/E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING">E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING</dfn>  0x00000010</u></td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td><i>/* Half-Duplex Control */</i></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT" data-ref="_M/E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT">E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT</dfn> 0x00000004</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT" data-ref="_M/E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT">E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT</dfn>  0x00000000</u></td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_OFFSET_K0S_CTRL" data-ref="_M/E1000_KUMCTRLSTA_OFFSET_K0S_CTRL">E1000_KUMCTRLSTA_OFFSET_K0S_CTRL</dfn>       0x0000001E</u></td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_DIAG_FELPBK" data-ref="_M/E1000_KUMCTRLSTA_DIAG_FELPBK">E1000_KUMCTRLSTA_DIAG_FELPBK</dfn>           0x2000</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_DIAG_NELPBK" data-ref="_M/E1000_KUMCTRLSTA_DIAG_NELPBK">E1000_KUMCTRLSTA_DIAG_NELPBK</dfn>           0x1000</u></td></tr>
<tr><th id="1660">1660</th><td></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_K0S_100_EN" data-ref="_M/E1000_KUMCTRLSTA_K0S_100_EN">E1000_KUMCTRLSTA_K0S_100_EN</dfn>            0x2000</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_K0S_GBE_EN" data-ref="_M/E1000_KUMCTRLSTA_K0S_GBE_EN">E1000_KUMCTRLSTA_K0S_GBE_EN</dfn>            0x1000</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK" data-ref="_M/E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK">E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK</dfn>   0x0003</u></td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD_BGSQLBIAS" data-ref="_M/E1000_KABGTXD_BGSQLBIAS">E1000_KABGTXD_BGSQLBIAS</dfn>                0x00050000</u></td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_SPD_EN" data-ref="_M/E1000_PHY_CTRL_SPD_EN">E1000_PHY_CTRL_SPD_EN</dfn>                  0x00000001</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_D0A_LPLU" data-ref="_M/E1000_PHY_CTRL_D0A_LPLU">E1000_PHY_CTRL_D0A_LPLU</dfn>                0x00000002</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_NOND0A_LPLU" data-ref="_M/E1000_PHY_CTRL_NOND0A_LPLU">E1000_PHY_CTRL_NOND0A_LPLU</dfn>             0x00000004</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_NOND0A_GBE_DISABLE" data-ref="_M/E1000_PHY_CTRL_NOND0A_GBE_DISABLE">E1000_PHY_CTRL_NOND0A_GBE_DISABLE</dfn>      0x00000008</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_GBE_DISABLE" data-ref="_M/E1000_PHY_CTRL_GBE_DISABLE">E1000_PHY_CTRL_GBE_DISABLE</dfn>             0x00000040</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_B2B_EN" data-ref="_M/E1000_PHY_CTRL_B2B_EN">E1000_PHY_CTRL_B2B_EN</dfn>                  0x00000080</u></td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><i>/* LED Control */</i></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED0_MODE_MASK">E1000_LEDCTL_LED0_MODE_MASK</dfn>       0x0000000F</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED0_MODE_SHIFT">E1000_LEDCTL_LED0_MODE_SHIFT</dfn>      0</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_BLINK_RATE" data-ref="_M/E1000_LEDCTL_LED0_BLINK_RATE">E1000_LEDCTL_LED0_BLINK_RATE</dfn>      0x0000020</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_IVRT" data-ref="_M/E1000_LEDCTL_LED0_IVRT">E1000_LEDCTL_LED0_IVRT</dfn>            0x00000040</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_BLINK" data-ref="_M/E1000_LEDCTL_LED0_BLINK">E1000_LEDCTL_LED0_BLINK</dfn>           0x00000080</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED1_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED1_MODE_MASK">E1000_LEDCTL_LED1_MODE_MASK</dfn>       0x00000F00</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED1_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED1_MODE_SHIFT">E1000_LEDCTL_LED1_MODE_SHIFT</dfn>      8</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED1_BLINK_RATE" data-ref="_M/E1000_LEDCTL_LED1_BLINK_RATE">E1000_LEDCTL_LED1_BLINK_RATE</dfn>      0x0002000</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED1_IVRT" data-ref="_M/E1000_LEDCTL_LED1_IVRT">E1000_LEDCTL_LED1_IVRT</dfn>            0x00004000</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED1_BLINK" data-ref="_M/E1000_LEDCTL_LED1_BLINK">E1000_LEDCTL_LED1_BLINK</dfn>           0x00008000</u></td></tr>
<tr><th id="1685">1685</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED2_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED2_MODE_MASK">E1000_LEDCTL_LED2_MODE_MASK</dfn>       0x000F0000</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED2_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED2_MODE_SHIFT">E1000_LEDCTL_LED2_MODE_SHIFT</dfn>      16</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED2_BLINK_RATE" data-ref="_M/E1000_LEDCTL_LED2_BLINK_RATE">E1000_LEDCTL_LED2_BLINK_RATE</dfn>      0x00200000</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED2_IVRT" data-ref="_M/E1000_LEDCTL_LED2_IVRT">E1000_LEDCTL_LED2_IVRT</dfn>            0x00400000</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED2_BLINK" data-ref="_M/E1000_LEDCTL_LED2_BLINK">E1000_LEDCTL_LED2_BLINK</dfn>           0x00800000</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED3_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED3_MODE_MASK">E1000_LEDCTL_LED3_MODE_MASK</dfn>       0x0F000000</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED3_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED3_MODE_SHIFT">E1000_LEDCTL_LED3_MODE_SHIFT</dfn>      24</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED3_BLINK_RATE" data-ref="_M/E1000_LEDCTL_LED3_BLINK_RATE">E1000_LEDCTL_LED3_BLINK_RATE</dfn>      0x20000000</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED3_IVRT" data-ref="_M/E1000_LEDCTL_LED3_IVRT">E1000_LEDCTL_LED3_IVRT</dfn>            0x40000000</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED3_BLINK" data-ref="_M/E1000_LEDCTL_LED3_BLINK">E1000_LEDCTL_LED3_BLINK</dfn>           0x80000000</u></td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_10_1000" data-ref="_M/E1000_LEDCTL_MODE_LINK_10_1000">E1000_LEDCTL_MODE_LINK_10_1000</dfn>  0x0</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_100_1000" data-ref="_M/E1000_LEDCTL_MODE_LINK_100_1000">E1000_LEDCTL_MODE_LINK_100_1000</dfn> 0x1</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_UP" data-ref="_M/E1000_LEDCTL_MODE_LINK_UP">E1000_LEDCTL_MODE_LINK_UP</dfn>       0x2</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_ACTIVITY" data-ref="_M/E1000_LEDCTL_MODE_ACTIVITY">E1000_LEDCTL_MODE_ACTIVITY</dfn>      0x3</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_ACTIVITY" data-ref="_M/E1000_LEDCTL_MODE_LINK_ACTIVITY">E1000_LEDCTL_MODE_LINK_ACTIVITY</dfn> 0x4</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_10" data-ref="_M/E1000_LEDCTL_MODE_LINK_10">E1000_LEDCTL_MODE_LINK_10</dfn>       0x5</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_100" data-ref="_M/E1000_LEDCTL_MODE_LINK_100">E1000_LEDCTL_MODE_LINK_100</dfn>      0x6</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_1000" data-ref="_M/E1000_LEDCTL_MODE_LINK_1000">E1000_LEDCTL_MODE_LINK_1000</dfn>     0x7</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_PCIX_MODE" data-ref="_M/E1000_LEDCTL_MODE_PCIX_MODE">E1000_LEDCTL_MODE_PCIX_MODE</dfn>     0x8</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_FULL_DUPLEX" data-ref="_M/E1000_LEDCTL_MODE_FULL_DUPLEX">E1000_LEDCTL_MODE_FULL_DUPLEX</dfn>   0x9</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_COLLISION" data-ref="_M/E1000_LEDCTL_MODE_COLLISION">E1000_LEDCTL_MODE_COLLISION</dfn>     0xA</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_BUS_SPEED" data-ref="_M/E1000_LEDCTL_MODE_BUS_SPEED">E1000_LEDCTL_MODE_BUS_SPEED</dfn>     0xB</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_BUS_SIZE" data-ref="_M/E1000_LEDCTL_MODE_BUS_SIZE">E1000_LEDCTL_MODE_BUS_SIZE</dfn>      0xC</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_PAUSED" data-ref="_M/E1000_LEDCTL_MODE_PAUSED">E1000_LEDCTL_MODE_PAUSED</dfn>        0xD</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_ON" data-ref="_M/E1000_LEDCTL_MODE_LED_ON">E1000_LEDCTL_MODE_LED_ON</dfn>        0xE</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_OFF" data-ref="_M/E1000_LEDCTL_MODE_LED_OFF">E1000_LEDCTL_MODE_LED_OFF</dfn>       0xF</u></td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td><i>/* Receive Address */</i></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_AV" data-ref="_M/E1000_RAH_AV">E1000_RAH_AV</dfn>  0x80000000	/* Receive descriptor valid */</u></td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td><i>/* Interrupt Cause Read */</i></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXDW" data-ref="_M/E1000_ICR_TXDW">E1000_ICR_TXDW</dfn>          0x00000001	/* Transmit desc written back */</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQE" data-ref="_M/E1000_ICR_TXQE">E1000_ICR_TXQE</dfn>          0x00000002	/* Transmit Queue empty */</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_LSC" data-ref="_M/E1000_ICR_LSC">E1000_ICR_LSC</dfn>           0x00000004	/* Link Status Change */</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXSEQ" data-ref="_M/E1000_ICR_RXSEQ">E1000_ICR_RXSEQ</dfn>         0x00000008	/* rx sequence error */</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXDMT0" data-ref="_M/E1000_ICR_RXDMT0">E1000_ICR_RXDMT0</dfn>        0x00000010	/* rx desc min. threshold (0) */</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXO" data-ref="_M/E1000_ICR_RXO">E1000_ICR_RXO</dfn>           0x00000040	/* rx overrun */</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXT0" data-ref="_M/E1000_ICR_RXT0">E1000_ICR_RXT0</dfn>          0x00000080	/* rx timer intr (ring 0) */</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_MDAC" data-ref="_M/E1000_ICR_MDAC">E1000_ICR_MDAC</dfn>          0x00000200	/* MDIO access complete */</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXCFG" data-ref="_M/E1000_ICR_RXCFG">E1000_ICR_RXCFG</dfn>         0x00000400	/* RX /c/ ordered set */</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN0" data-ref="_M/E1000_ICR_GPI_EN0">E1000_ICR_GPI_EN0</dfn>       0x00000800	/* GP Int 0 */</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN1" data-ref="_M/E1000_ICR_GPI_EN1">E1000_ICR_GPI_EN1</dfn>       0x00001000	/* GP Int 1 */</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN2" data-ref="_M/E1000_ICR_GPI_EN2">E1000_ICR_GPI_EN2</dfn>       0x00002000	/* GP Int 2 */</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN3" data-ref="_M/E1000_ICR_GPI_EN3">E1000_ICR_GPI_EN3</dfn>       0x00004000	/* GP Int 3 */</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_LOW" data-ref="_M/E1000_ICR_TXD_LOW">E1000_ICR_TXD_LOW</dfn>       0x00008000</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_SRPD" data-ref="_M/E1000_ICR_SRPD">E1000_ICR_SRPD</dfn>          0x00010000</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ACK" data-ref="_M/E1000_ICR_ACK">E1000_ICR_ACK</dfn>           0x00020000	/* Receive Ack frame */</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_MNG" data-ref="_M/E1000_ICR_MNG">E1000_ICR_MNG</dfn>           0x00040000	/* Manageability event */</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DOCK" data-ref="_M/E1000_ICR_DOCK">E1000_ICR_DOCK</dfn>          0x00080000	/* Dock/Undock */</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_INT_ASSERTED" data-ref="_M/E1000_ICR_INT_ASSERTED">E1000_ICR_INT_ASSERTED</dfn>  0x80000000	/* If this bit asserted, the driver should claim the interrupt */</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXD_FIFO_PAR0" data-ref="_M/E1000_ICR_RXD_FIFO_PAR0">E1000_ICR_RXD_FIFO_PAR0</dfn> 0x00100000	/* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_FIFO_PAR0" data-ref="_M/E1000_ICR_TXD_FIFO_PAR0">E1000_ICR_TXD_FIFO_PAR0</dfn> 0x00200000	/* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_HOST_ARB_PAR" data-ref="_M/E1000_ICR_HOST_ARB_PAR">E1000_ICR_HOST_ARB_PAR</dfn>  0x00400000	/* host arb read buffer parity error */</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_PB_PAR" data-ref="_M/E1000_ICR_PB_PAR">E1000_ICR_PB_PAR</dfn>        0x00800000	/* packet buffer parity error */</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXD_FIFO_PAR1" data-ref="_M/E1000_ICR_RXD_FIFO_PAR1">E1000_ICR_RXD_FIFO_PAR1</dfn> 0x01000000	/* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_FIFO_PAR1" data-ref="_M/E1000_ICR_TXD_FIFO_PAR1">E1000_ICR_TXD_FIFO_PAR1</dfn> 0x02000000	/* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ALL_PARITY" data-ref="_M/E1000_ICR_ALL_PARITY">E1000_ICR_ALL_PARITY</dfn>    0x03F00000	/* all parity error bits */</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DSW" data-ref="_M/E1000_ICR_DSW">E1000_ICR_DSW</dfn>           0x00000020	/* FW changed the status of DISSW bit in the FWSM */</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_PHYINT" data-ref="_M/E1000_ICR_PHYINT">E1000_ICR_PHYINT</dfn>        0x00001000	/* LAN connected device generates an interrupt */</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_EPRST" data-ref="_M/E1000_ICR_EPRST">E1000_ICR_EPRST</dfn>         0x00100000	/* ME hardware reset occurs */</u></td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><i>/* Interrupt Cause Set */</i></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXDW" data-ref="_M/E1000_ICS_TXDW">E1000_ICS_TXDW</dfn>      E1000_ICR_TXDW	/* Transmit desc written back */</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXQE" data-ref="_M/E1000_ICS_TXQE">E1000_ICS_TXQE</dfn>      E1000_ICR_TXQE	/* Transmit Queue empty */</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_LSC" data-ref="_M/E1000_ICS_LSC">E1000_ICS_LSC</dfn>       E1000_ICR_LSC	/* Link Status Change */</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXSEQ" data-ref="_M/E1000_ICS_RXSEQ">E1000_ICS_RXSEQ</dfn>     E1000_ICR_RXSEQ	/* rx sequence error */</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXDMT0" data-ref="_M/E1000_ICS_RXDMT0">E1000_ICS_RXDMT0</dfn>    E1000_ICR_RXDMT0	/* rx desc min. threshold */</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXO" data-ref="_M/E1000_ICS_RXO">E1000_ICS_RXO</dfn>       E1000_ICR_RXO	/* rx overrun */</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXT0" data-ref="_M/E1000_ICS_RXT0">E1000_ICS_RXT0</dfn>      E1000_ICR_RXT0	/* rx timer intr */</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_MDAC" data-ref="_M/E1000_ICS_MDAC">E1000_ICS_MDAC</dfn>      E1000_ICR_MDAC	/* MDIO access complete */</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXCFG" data-ref="_M/E1000_ICS_RXCFG">E1000_ICS_RXCFG</dfn>     E1000_ICR_RXCFG	/* RX /c/ ordered set */</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN0" data-ref="_M/E1000_ICS_GPI_EN0">E1000_ICS_GPI_EN0</dfn>   E1000_ICR_GPI_EN0	/* GP Int 0 */</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN1" data-ref="_M/E1000_ICS_GPI_EN1">E1000_ICS_GPI_EN1</dfn>   E1000_ICR_GPI_EN1	/* GP Int 1 */</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN2" data-ref="_M/E1000_ICS_GPI_EN2">E1000_ICS_GPI_EN2</dfn>   E1000_ICR_GPI_EN2	/* GP Int 2 */</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN3" data-ref="_M/E1000_ICS_GPI_EN3">E1000_ICS_GPI_EN3</dfn>   E1000_ICR_GPI_EN3	/* GP Int 3 */</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXD_LOW" data-ref="_M/E1000_ICS_TXD_LOW">E1000_ICS_TXD_LOW</dfn>   E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_SRPD" data-ref="_M/E1000_ICS_SRPD">E1000_ICS_SRPD</dfn>      E1000_ICR_SRPD</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_ACK" data-ref="_M/E1000_ICS_ACK">E1000_ICS_ACK</dfn>       E1000_ICR_ACK	/* Receive Ack frame */</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_MNG" data-ref="_M/E1000_ICS_MNG">E1000_ICS_MNG</dfn>       E1000_ICR_MNG	/* Manageability event */</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_DOCK" data-ref="_M/E1000_ICS_DOCK">E1000_ICS_DOCK</dfn>      E1000_ICR_DOCK	/* Dock/Undock */</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXD_FIFO_PAR0" data-ref="_M/E1000_ICS_RXD_FIFO_PAR0">E1000_ICS_RXD_FIFO_PAR0</dfn> E1000_ICR_RXD_FIFO_PAR0	/* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXD_FIFO_PAR0" data-ref="_M/E1000_ICS_TXD_FIFO_PAR0">E1000_ICS_TXD_FIFO_PAR0</dfn> E1000_ICR_TXD_FIFO_PAR0	/* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_HOST_ARB_PAR" data-ref="_M/E1000_ICS_HOST_ARB_PAR">E1000_ICS_HOST_ARB_PAR</dfn>  E1000_ICR_HOST_ARB_PAR	/* host arb read buffer parity error */</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_PB_PAR" data-ref="_M/E1000_ICS_PB_PAR">E1000_ICS_PB_PAR</dfn>        E1000_ICR_PB_PAR	/* packet buffer parity error */</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXD_FIFO_PAR1" data-ref="_M/E1000_ICS_RXD_FIFO_PAR1">E1000_ICS_RXD_FIFO_PAR1</dfn> E1000_ICR_RXD_FIFO_PAR1	/* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXD_FIFO_PAR1" data-ref="_M/E1000_ICS_TXD_FIFO_PAR1">E1000_ICS_TXD_FIFO_PAR1</dfn> E1000_ICR_TXD_FIFO_PAR1	/* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_DSW" data-ref="_M/E1000_ICS_DSW">E1000_ICS_DSW</dfn>       E1000_ICR_DSW</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_PHYINT" data-ref="_M/E1000_ICS_PHYINT">E1000_ICS_PHYINT</dfn>    E1000_ICR_PHYINT</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_EPRST" data-ref="_M/E1000_ICS_EPRST">E1000_ICS_EPRST</dfn>     E1000_ICR_EPRST</u></td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td><i>/* Interrupt Mask Set */</i></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXDW" data-ref="_M/E1000_IMS_TXDW">E1000_IMS_TXDW</dfn>      E1000_ICR_TXDW	/* Transmit desc written back */</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQE" data-ref="_M/E1000_IMS_TXQE">E1000_IMS_TXQE</dfn>      E1000_ICR_TXQE	/* Transmit Queue empty */</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_LSC" data-ref="_M/E1000_IMS_LSC">E1000_IMS_LSC</dfn>       E1000_ICR_LSC	/* Link Status Change */</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXSEQ" data-ref="_M/E1000_IMS_RXSEQ">E1000_IMS_RXSEQ</dfn>     E1000_ICR_RXSEQ	/* rx sequence error */</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXDMT0" data-ref="_M/E1000_IMS_RXDMT0">E1000_IMS_RXDMT0</dfn>    E1000_ICR_RXDMT0	/* rx desc min. threshold */</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXO" data-ref="_M/E1000_IMS_RXO">E1000_IMS_RXO</dfn>       E1000_ICR_RXO	/* rx overrun */</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXT0" data-ref="_M/E1000_IMS_RXT0">E1000_IMS_RXT0</dfn>      E1000_ICR_RXT0	/* rx timer intr */</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_MDAC" data-ref="_M/E1000_IMS_MDAC">E1000_IMS_MDAC</dfn>      E1000_ICR_MDAC	/* MDIO access complete */</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXCFG" data-ref="_M/E1000_IMS_RXCFG">E1000_IMS_RXCFG</dfn>     E1000_ICR_RXCFG	/* RX /c/ ordered set */</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN0" data-ref="_M/E1000_IMS_GPI_EN0">E1000_IMS_GPI_EN0</dfn>   E1000_ICR_GPI_EN0	/* GP Int 0 */</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN1" data-ref="_M/E1000_IMS_GPI_EN1">E1000_IMS_GPI_EN1</dfn>   E1000_ICR_GPI_EN1	/* GP Int 1 */</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN2" data-ref="_M/E1000_IMS_GPI_EN2">E1000_IMS_GPI_EN2</dfn>   E1000_ICR_GPI_EN2	/* GP Int 2 */</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN3" data-ref="_M/E1000_IMS_GPI_EN3">E1000_IMS_GPI_EN3</dfn>   E1000_ICR_GPI_EN3	/* GP Int 3 */</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_LOW" data-ref="_M/E1000_IMS_TXD_LOW">E1000_IMS_TXD_LOW</dfn>   E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_SRPD" data-ref="_M/E1000_IMS_SRPD">E1000_IMS_SRPD</dfn>      E1000_ICR_SRPD</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_ACK" data-ref="_M/E1000_IMS_ACK">E1000_IMS_ACK</dfn>       E1000_ICR_ACK	/* Receive Ack frame */</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_MNG" data-ref="_M/E1000_IMS_MNG">E1000_IMS_MNG</dfn>       E1000_ICR_MNG	/* Manageability event */</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DOCK" data-ref="_M/E1000_IMS_DOCK">E1000_IMS_DOCK</dfn>      E1000_ICR_DOCK	/* Dock/Undock */</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXD_FIFO_PAR0" data-ref="_M/E1000_IMS_RXD_FIFO_PAR0">E1000_IMS_RXD_FIFO_PAR0</dfn> E1000_ICR_RXD_FIFO_PAR0	/* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_FIFO_PAR0" data-ref="_M/E1000_IMS_TXD_FIFO_PAR0">E1000_IMS_TXD_FIFO_PAR0</dfn> E1000_ICR_TXD_FIFO_PAR0	/* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_HOST_ARB_PAR" data-ref="_M/E1000_IMS_HOST_ARB_PAR">E1000_IMS_HOST_ARB_PAR</dfn>  E1000_ICR_HOST_ARB_PAR	/* host arb read buffer parity error */</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_PB_PAR" data-ref="_M/E1000_IMS_PB_PAR">E1000_IMS_PB_PAR</dfn>        E1000_ICR_PB_PAR	/* packet buffer parity error */</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXD_FIFO_PAR1" data-ref="_M/E1000_IMS_RXD_FIFO_PAR1">E1000_IMS_RXD_FIFO_PAR1</dfn> E1000_ICR_RXD_FIFO_PAR1	/* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_FIFO_PAR1" data-ref="_M/E1000_IMS_TXD_FIFO_PAR1">E1000_IMS_TXD_FIFO_PAR1</dfn> E1000_ICR_TXD_FIFO_PAR1	/* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DSW" data-ref="_M/E1000_IMS_DSW">E1000_IMS_DSW</dfn>       E1000_ICR_DSW</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_PHYINT" data-ref="_M/E1000_IMS_PHYINT">E1000_IMS_PHYINT</dfn>    E1000_ICR_PHYINT</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_EPRST" data-ref="_M/E1000_IMS_EPRST">E1000_IMS_EPRST</dfn>     E1000_ICR_EPRST</u></td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td><i>/* Interrupt Mask Clear */</i></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXDW" data-ref="_M/E1000_IMC_TXDW">E1000_IMC_TXDW</dfn>      E1000_ICR_TXDW	/* Transmit desc written back */</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXQE" data-ref="_M/E1000_IMC_TXQE">E1000_IMC_TXQE</dfn>      E1000_ICR_TXQE	/* Transmit Queue empty */</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_LSC" data-ref="_M/E1000_IMC_LSC">E1000_IMC_LSC</dfn>       E1000_ICR_LSC	/* Link Status Change */</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXSEQ" data-ref="_M/E1000_IMC_RXSEQ">E1000_IMC_RXSEQ</dfn>     E1000_ICR_RXSEQ	/* rx sequence error */</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXDMT0" data-ref="_M/E1000_IMC_RXDMT0">E1000_IMC_RXDMT0</dfn>    E1000_ICR_RXDMT0	/* rx desc min. threshold */</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXO" data-ref="_M/E1000_IMC_RXO">E1000_IMC_RXO</dfn>       E1000_ICR_RXO	/* rx overrun */</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXT0" data-ref="_M/E1000_IMC_RXT0">E1000_IMC_RXT0</dfn>      E1000_ICR_RXT0	/* rx timer intr */</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_MDAC" data-ref="_M/E1000_IMC_MDAC">E1000_IMC_MDAC</dfn>      E1000_ICR_MDAC	/* MDIO access complete */</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXCFG" data-ref="_M/E1000_IMC_RXCFG">E1000_IMC_RXCFG</dfn>     E1000_ICR_RXCFG	/* RX /c/ ordered set */</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN0" data-ref="_M/E1000_IMC_GPI_EN0">E1000_IMC_GPI_EN0</dfn>   E1000_ICR_GPI_EN0	/* GP Int 0 */</u></td></tr>
<tr><th id="1816">1816</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN1" data-ref="_M/E1000_IMC_GPI_EN1">E1000_IMC_GPI_EN1</dfn>   E1000_ICR_GPI_EN1	/* GP Int 1 */</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN2" data-ref="_M/E1000_IMC_GPI_EN2">E1000_IMC_GPI_EN2</dfn>   E1000_ICR_GPI_EN2	/* GP Int 2 */</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN3" data-ref="_M/E1000_IMC_GPI_EN3">E1000_IMC_GPI_EN3</dfn>   E1000_ICR_GPI_EN3	/* GP Int 3 */</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXD_LOW" data-ref="_M/E1000_IMC_TXD_LOW">E1000_IMC_TXD_LOW</dfn>   E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_SRPD" data-ref="_M/E1000_IMC_SRPD">E1000_IMC_SRPD</dfn>      E1000_ICR_SRPD</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_ACK" data-ref="_M/E1000_IMC_ACK">E1000_IMC_ACK</dfn>       E1000_ICR_ACK	/* Receive Ack frame */</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_MNG" data-ref="_M/E1000_IMC_MNG">E1000_IMC_MNG</dfn>       E1000_ICR_MNG	/* Manageability event */</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_DOCK" data-ref="_M/E1000_IMC_DOCK">E1000_IMC_DOCK</dfn>      E1000_ICR_DOCK	/* Dock/Undock */</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXD_FIFO_PAR0" data-ref="_M/E1000_IMC_RXD_FIFO_PAR0">E1000_IMC_RXD_FIFO_PAR0</dfn> E1000_ICR_RXD_FIFO_PAR0	/* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXD_FIFO_PAR0" data-ref="_M/E1000_IMC_TXD_FIFO_PAR0">E1000_IMC_TXD_FIFO_PAR0</dfn> E1000_ICR_TXD_FIFO_PAR0	/* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_HOST_ARB_PAR" data-ref="_M/E1000_IMC_HOST_ARB_PAR">E1000_IMC_HOST_ARB_PAR</dfn>  E1000_ICR_HOST_ARB_PAR	/* host arb read buffer parity error */</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_PB_PAR" data-ref="_M/E1000_IMC_PB_PAR">E1000_IMC_PB_PAR</dfn>        E1000_ICR_PB_PAR	/* packet buffer parity error */</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXD_FIFO_PAR1" data-ref="_M/E1000_IMC_RXD_FIFO_PAR1">E1000_IMC_RXD_FIFO_PAR1</dfn> E1000_ICR_RXD_FIFO_PAR1	/* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXD_FIFO_PAR1" data-ref="_M/E1000_IMC_TXD_FIFO_PAR1">E1000_IMC_TXD_FIFO_PAR1</dfn> E1000_ICR_TXD_FIFO_PAR1	/* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_DSW" data-ref="_M/E1000_IMC_DSW">E1000_IMC_DSW</dfn>       E1000_ICR_DSW</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_PHYINT" data-ref="_M/E1000_IMC_PHYINT">E1000_IMC_PHYINT</dfn>    E1000_ICR_PHYINT</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_EPRST" data-ref="_M/E1000_IMC_EPRST">E1000_IMC_EPRST</dfn>     E1000_ICR_EPRST</u></td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td><i>/* Receive Control */</i></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RST" data-ref="_M/E1000_RCTL_RST">E1000_RCTL_RST</dfn>            0x00000001	/* Software reset */</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_EN" data-ref="_M/E1000_RCTL_EN">E1000_RCTL_EN</dfn>             0x00000002	/* enable */</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SBP" data-ref="_M/E1000_RCTL_SBP">E1000_RCTL_SBP</dfn>            0x00000004	/* store bad packet */</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_UPE" data-ref="_M/E1000_RCTL_UPE">E1000_RCTL_UPE</dfn>            0x00000008	/* unicast promiscuous enable */</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MPE" data-ref="_M/E1000_RCTL_MPE">E1000_RCTL_MPE</dfn>            0x00000010	/* multicast promiscuous enab */</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LPE" data-ref="_M/E1000_RCTL_LPE">E1000_RCTL_LPE</dfn>            0x00000020	/* long packet enable */</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_NO" data-ref="_M/E1000_RCTL_LBM_NO">E1000_RCTL_LBM_NO</dfn>         0x00000000	/* no loopback mode */</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_MAC" data-ref="_M/E1000_RCTL_LBM_MAC">E1000_RCTL_LBM_MAC</dfn>        0x00000040	/* MAC loopback mode */</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_SLP" data-ref="_M/E1000_RCTL_LBM_SLP">E1000_RCTL_LBM_SLP</dfn>        0x00000080	/* serial link loopback mode */</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_TCVR" data-ref="_M/E1000_RCTL_LBM_TCVR">E1000_RCTL_LBM_TCVR</dfn>       0x000000C0	/* tcvr loopback mode */</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DTYP_MASK" data-ref="_M/E1000_RCTL_DTYP_MASK">E1000_RCTL_DTYP_MASK</dfn>      0x00000C00	/* Descriptor type mask */</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DTYP_PS" data-ref="_M/E1000_RCTL_DTYP_PS">E1000_RCTL_DTYP_PS</dfn>        0x00000400	/* Packet Split descriptor */</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HALF" data-ref="_M/E1000_RCTL_RDMTS_HALF">E1000_RCTL_RDMTS_HALF</dfn>     0x00000000	/* rx desc min threshold size */</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_QUAT" data-ref="_M/E1000_RCTL_RDMTS_QUAT">E1000_RCTL_RDMTS_QUAT</dfn>     0x00000100	/* rx desc min threshold size */</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_EIGTH" data-ref="_M/E1000_RCTL_RDMTS_EIGTH">E1000_RCTL_RDMTS_EIGTH</dfn>    0x00000200	/* rx desc min threshold size */</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_SHIFT" data-ref="_M/E1000_RCTL_MO_SHIFT">E1000_RCTL_MO_SHIFT</dfn>       12	/* multicast offset shift */</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_0" data-ref="_M/E1000_RCTL_MO_0">E1000_RCTL_MO_0</dfn>           0x00000000	/* multicast offset 11:0 */</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_1" data-ref="_M/E1000_RCTL_MO_1">E1000_RCTL_MO_1</dfn>           0x00001000	/* multicast offset 12:1 */</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_2" data-ref="_M/E1000_RCTL_MO_2">E1000_RCTL_MO_2</dfn>           0x00002000	/* multicast offset 13:2 */</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_3" data-ref="_M/E1000_RCTL_MO_3">E1000_RCTL_MO_3</dfn>           0x00003000	/* multicast offset 15:4 */</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MDR" data-ref="_M/E1000_RCTL_MDR">E1000_RCTL_MDR</dfn>            0x00004000	/* multicast desc ring 0 */</u></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BAM" data-ref="_M/E1000_RCTL_BAM">E1000_RCTL_BAM</dfn>            0x00008000	/* broadcast enable */</u></td></tr>
<tr><th id="1857">1857</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</i></td></tr>
<tr><th id="1858">1858</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_2048" data-ref="_M/E1000_RCTL_SZ_2048">E1000_RCTL_SZ_2048</dfn>        0x00000000	/* rx buffer size 2048 */</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_1024" data-ref="_M/E1000_RCTL_SZ_1024">E1000_RCTL_SZ_1024</dfn>        0x00010000	/* rx buffer size 1024 */</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_512" data-ref="_M/E1000_RCTL_SZ_512">E1000_RCTL_SZ_512</dfn>         0x00020000	/* rx buffer size 512 */</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_256" data-ref="_M/E1000_RCTL_SZ_256">E1000_RCTL_SZ_256</dfn>         0x00030000	/* rx buffer size 256 */</u></td></tr>
<tr><th id="1862">1862</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</i></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_16384" data-ref="_M/E1000_RCTL_SZ_16384">E1000_RCTL_SZ_16384</dfn>       0x00010000	/* rx buffer size 16384 */</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_8192" data-ref="_M/E1000_RCTL_SZ_8192">E1000_RCTL_SZ_8192</dfn>        0x00020000	/* rx buffer size 8192 */</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_4096" data-ref="_M/E1000_RCTL_SZ_4096">E1000_RCTL_SZ_4096</dfn>        0x00030000	/* rx buffer size 4096 */</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_VFE" data-ref="_M/E1000_RCTL_VFE">E1000_RCTL_VFE</dfn>            0x00040000	/* vlan filter enable */</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFIEN" data-ref="_M/E1000_RCTL_CFIEN">E1000_RCTL_CFIEN</dfn>          0x00080000	/* canonical form enable */</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFI" data-ref="_M/E1000_RCTL_CFI">E1000_RCTL_CFI</dfn>            0x00100000	/* canonical form indicator */</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DPF" data-ref="_M/E1000_RCTL_DPF">E1000_RCTL_DPF</dfn>            0x00400000	/* discard pause frames */</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_PMCF" data-ref="_M/E1000_RCTL_PMCF">E1000_RCTL_PMCF</dfn>           0x00800000	/* pass MAC control frames */</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BSEX" data-ref="_M/E1000_RCTL_BSEX">E1000_RCTL_BSEX</dfn>           0x02000000	/* Buffer size extension */</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SECRC" data-ref="_M/E1000_RCTL_SECRC">E1000_RCTL_SECRC</dfn>          0x04000000	/* Strip Ethernet CRC */</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_FLXBUF_MASK" data-ref="_M/E1000_RCTL_FLXBUF_MASK">E1000_RCTL_FLXBUF_MASK</dfn>    0x78000000	/* Flexible buffer size */</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_FLXBUF_SHIFT" data-ref="_M/E1000_RCTL_FLXBUF_SHIFT">E1000_RCTL_FLXBUF_SHIFT</dfn>   27	/* Flexible buffer shift */</u></td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td><i>/* Use byte values for the following shift parameters</i></td></tr>
<tr><th id="1877">1877</th><td><i> * Usage:</i></td></tr>
<tr><th id="1878">1878</th><td><i> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</i></td></tr>
<tr><th id="1879">1879</th><td><i> *                  E1000_PSRCTL_BSIZE0_MASK) |</i></td></tr>
<tr><th id="1880">1880</th><td><i> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</i></td></tr>
<tr><th id="1881">1881</th><td><i> *                  E1000_PSRCTL_BSIZE1_MASK) |</i></td></tr>
<tr><th id="1882">1882</th><td><i> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</i></td></tr>
<tr><th id="1883">1883</th><td><i> *                  E1000_PSRCTL_BSIZE2_MASK) |</i></td></tr>
<tr><th id="1884">1884</th><td><i> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</i></td></tr>
<tr><th id="1885">1885</th><td><i> *                  E1000_PSRCTL_BSIZE3_MASK))</i></td></tr>
<tr><th id="1886">1886</th><td><i> * where value0 = [128..16256],  default=256</i></td></tr>
<tr><th id="1887">1887</th><td><i> *       value1 = [1024..64512], default=4096</i></td></tr>
<tr><th id="1888">1888</th><td><i> *       value2 = [0..64512],    default=4096</i></td></tr>
<tr><th id="1889">1889</th><td><i> *       value3 = [0..64512],    default=0</i></td></tr>
<tr><th id="1890">1890</th><td><i> */</i></td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_MASK" data-ref="_M/E1000_PSRCTL_BSIZE0_MASK">E1000_PSRCTL_BSIZE0_MASK</dfn>   0x0000007F</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_MASK" data-ref="_M/E1000_PSRCTL_BSIZE1_MASK">E1000_PSRCTL_BSIZE1_MASK</dfn>   0x00003F00</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_MASK" data-ref="_M/E1000_PSRCTL_BSIZE2_MASK">E1000_PSRCTL_BSIZE2_MASK</dfn>   0x003F0000</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_MASK" data-ref="_M/E1000_PSRCTL_BSIZE3_MASK">E1000_PSRCTL_BSIZE3_MASK</dfn>   0x3F000000</u></td></tr>
<tr><th id="1896">1896</th><td></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE0_SHIFT">E1000_PSRCTL_BSIZE0_SHIFT</dfn>  7	/* Shift _right_ 7 */</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE1_SHIFT">E1000_PSRCTL_BSIZE1_SHIFT</dfn>  2	/* Shift _right_ 2 */</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE2_SHIFT">E1000_PSRCTL_BSIZE2_SHIFT</dfn>  6	/* Shift _left_ 6 */</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE3_SHIFT">E1000_PSRCTL_BSIZE3_SHIFT</dfn> 14	/* Shift _left_ 14 */</u></td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td><i>/* SW_W_SYNC definitions */</i></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_EEP_SM" data-ref="_M/E1000_SWFW_EEP_SM">E1000_SWFW_EEP_SM</dfn>     0x0001</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY0_SM" data-ref="_M/E1000_SWFW_PHY0_SM">E1000_SWFW_PHY0_SM</dfn>    0x0002</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY1_SM" data-ref="_M/E1000_SWFW_PHY1_SM">E1000_SWFW_PHY1_SM</dfn>    0x0004</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_MAC_CSR_SM" data-ref="_M/E1000_SWFW_MAC_CSR_SM">E1000_SWFW_MAC_CSR_SM</dfn> 0x0008</u></td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td><i>/* Receive Descriptor */</i></td></tr>
<tr><th id="1909">1909</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT_DELAY" data-ref="_M/E1000_RDT_DELAY">E1000_RDT_DELAY</dfn> 0x0000ffff	/* Delay timer (1=1024us) */</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT_FPDB" data-ref="_M/E1000_RDT_FPDB">E1000_RDT_FPDB</dfn>  0x80000000	/* Flush descriptor block */</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN_LEN" data-ref="_M/E1000_RDLEN_LEN">E1000_RDLEN_LEN</dfn> 0x0007ff80	/* descriptor length */</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH_RDH" data-ref="_M/E1000_RDH_RDH">E1000_RDH_RDH</dfn>   0x0000ffff	/* receive descriptor head */</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT_RDT" data-ref="_M/E1000_RDT_RDT">E1000_RDT_RDT</dfn>   0x0000ffff	/* receive descriptor tail */</u></td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td><i>/* Flow Control */</i></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH_RTH" data-ref="_M/E1000_FCRTH_RTH">E1000_FCRTH_RTH</dfn>  0x0000FFF8	/* Mask Bits[15:3] for RTH */</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH_XFCE" data-ref="_M/E1000_FCRTH_XFCE">E1000_FCRTH_XFCE</dfn> 0x80000000	/* External Flow Control Enable */</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_RTL" data-ref="_M/E1000_FCRTL_RTL">E1000_FCRTL_RTL</dfn>  0x0000FFF8	/* Mask Bits[15:3] for RTL */</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_XONE" data-ref="_M/E1000_FCRTL_XONE">E1000_FCRTL_XONE</dfn> 0x80000000	/* Enable XON frame transmission */</u></td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td><i>/* Header split receive */</i></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ISCSI_DIS" data-ref="_M/E1000_RFCTL_ISCSI_DIS">E1000_RFCTL_ISCSI_DIS</dfn>           0x00000001</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ISCSI_DWC_MASK" data-ref="_M/E1000_RFCTL_ISCSI_DWC_MASK">E1000_RFCTL_ISCSI_DWC_MASK</dfn>      0x0000003E</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ISCSI_DWC_SHIFT" data-ref="_M/E1000_RFCTL_ISCSI_DWC_SHIFT">E1000_RFCTL_ISCSI_DWC_SHIFT</dfn>     1</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSW_DIS" data-ref="_M/E1000_RFCTL_NFSW_DIS">E1000_RFCTL_NFSW_DIS</dfn>            0x00000040</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSR_DIS" data-ref="_M/E1000_RFCTL_NFSR_DIS">E1000_RFCTL_NFSR_DIS</dfn>            0x00000080</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFS_VER_MASK" data-ref="_M/E1000_RFCTL_NFS_VER_MASK">E1000_RFCTL_NFS_VER_MASK</dfn>        0x00000300</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFS_VER_SHIFT" data-ref="_M/E1000_RFCTL_NFS_VER_SHIFT">E1000_RFCTL_NFS_VER_SHIFT</dfn>       8</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_DIS" data-ref="_M/E1000_RFCTL_IPV6_DIS">E1000_RFCTL_IPV6_DIS</dfn>            0x00000400</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_XSUM_DIS" data-ref="_M/E1000_RFCTL_IPV6_XSUM_DIS">E1000_RFCTL_IPV6_XSUM_DIS</dfn>       0x00000800</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ACK_DIS" data-ref="_M/E1000_RFCTL_ACK_DIS">E1000_RFCTL_ACK_DIS</dfn>             0x00001000</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ACKD_DIS" data-ref="_M/E1000_RFCTL_ACKD_DIS">E1000_RFCTL_ACKD_DIS</dfn>            0x00002000</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPFRSP_DIS" data-ref="_M/E1000_RFCTL_IPFRSP_DIS">E1000_RFCTL_IPFRSP_DIS</dfn>          0x00004000</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_EXTEN" data-ref="_M/E1000_RFCTL_EXTEN">E1000_RFCTL_EXTEN</dfn>               0x00008000</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_EX_DIS" data-ref="_M/E1000_RFCTL_IPV6_EX_DIS">E1000_RFCTL_IPV6_EX_DIS</dfn>         0x00010000</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS" data-ref="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS">E1000_RFCTL_NEW_IPV6_EXT_DIS</dfn>    0x00020000</u></td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td><i>/* Receive Descriptor Control */</i></td></tr>
<tr><th id="1939">1939</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_PTHRESH" data-ref="_M/E1000_RXDCTL_PTHRESH">E1000_RXDCTL_PTHRESH</dfn> 0x0000003F	/* RXDCTL Prefetch Threshold */</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_HTHRESH" data-ref="_M/E1000_RXDCTL_HTHRESH">E1000_RXDCTL_HTHRESH</dfn> 0x00003F00	/* RXDCTL Host Threshold */</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_WTHRESH" data-ref="_M/E1000_RXDCTL_WTHRESH">E1000_RXDCTL_WTHRESH</dfn> 0x003F0000	/* RXDCTL Writeback Threshold */</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_GRAN" data-ref="_M/E1000_RXDCTL_GRAN">E1000_RXDCTL_GRAN</dfn>    0x01000000	/* RXDCTL Granularity */</u></td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td><i>/* Transmit Descriptor Control */</i></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_PTHRESH" data-ref="_M/E1000_TXDCTL_PTHRESH">E1000_TXDCTL_PTHRESH</dfn> 0x0000003F	/* TXDCTL Prefetch Threshold */</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_HTHRESH" data-ref="_M/E1000_TXDCTL_HTHRESH">E1000_TXDCTL_HTHRESH</dfn> 0x00003F00	/* TXDCTL Host Threshold */</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_WTHRESH" data-ref="_M/E1000_TXDCTL_WTHRESH">E1000_TXDCTL_WTHRESH</dfn> 0x003F0000	/* TXDCTL Writeback Threshold */</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_GRAN" data-ref="_M/E1000_TXDCTL_GRAN">E1000_TXDCTL_GRAN</dfn>    0x01000000	/* TXDCTL Granularity */</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_LWTHRESH" data-ref="_M/E1000_TXDCTL_LWTHRESH">E1000_TXDCTL_LWTHRESH</dfn> 0xFE000000	/* TXDCTL Low Threshold */</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_FULL_TX_DESC_WB" data-ref="_M/E1000_TXDCTL_FULL_TX_DESC_WB">E1000_TXDCTL_FULL_TX_DESC_WB</dfn> 0x01010000	/* GRAN=1, WTHRESH=1 */</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_COUNT_DESC" data-ref="_M/E1000_TXDCTL_COUNT_DESC">E1000_TXDCTL_COUNT_DESC</dfn> 0x00400000	/* Enable the counting of desc.</u></td></tr>
<tr><th id="1952">1952</th><td><u>						   still to be processed. */</u></td></tr>
<tr><th id="1953">1953</th><td><i>/* Transmit Configuration Word */</i></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_FD" data-ref="_M/E1000_TXCW_FD">E1000_TXCW_FD</dfn>         0x00000020	/* TXCW full duplex */</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_HD" data-ref="_M/E1000_TXCW_HD">E1000_TXCW_HD</dfn>         0x00000040	/* TXCW half duplex */</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE" data-ref="_M/E1000_TXCW_PAUSE">E1000_TXCW_PAUSE</dfn>      0x00000080	/* TXCW sym pause request */</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ASM_DIR" data-ref="_M/E1000_TXCW_ASM_DIR">E1000_TXCW_ASM_DIR</dfn>    0x00000100	/* TXCW astm pause direction */</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE_MASK" data-ref="_M/E1000_TXCW_PAUSE_MASK">E1000_TXCW_PAUSE_MASK</dfn> 0x00000180	/* TXCW pause request mask */</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_RF" data-ref="_M/E1000_TXCW_RF">E1000_TXCW_RF</dfn>         0x00003000	/* TXCW remote fault */</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_NP" data-ref="_M/E1000_TXCW_NP">E1000_TXCW_NP</dfn>         0x00008000	/* TXCW next page */</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_CW" data-ref="_M/E1000_TXCW_CW">E1000_TXCW_CW</dfn>         0x0000ffff	/* TxConfigWord mask */</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_TXC" data-ref="_M/E1000_TXCW_TXC">E1000_TXCW_TXC</dfn>        0x40000000	/* Transmit Config control */</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ANE" data-ref="_M/E1000_TXCW_ANE">E1000_TXCW_ANE</dfn>        0x80000000	/* Auto-neg enable */</u></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><i>/* Receive Configuration Word */</i></td></tr>
<tr><th id="1966">1966</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_CW" data-ref="_M/E1000_RXCW_CW">E1000_RXCW_CW</dfn>    0x0000ffff	/* RxConfigWord mask */</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_NC" data-ref="_M/E1000_RXCW_NC">E1000_RXCW_NC</dfn>    0x04000000	/* Receive config no carrier */</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_IV" data-ref="_M/E1000_RXCW_IV">E1000_RXCW_IV</dfn>    0x08000000	/* Receive config invalid */</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_CC" data-ref="_M/E1000_RXCW_CC">E1000_RXCW_CC</dfn>    0x10000000	/* Receive config change */</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_C" data-ref="_M/E1000_RXCW_C">E1000_RXCW_C</dfn>     0x20000000	/* Receive config */</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_SYNCH" data-ref="_M/E1000_RXCW_SYNCH">E1000_RXCW_SYNCH</dfn> 0x40000000	/* Receive config synch */</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_ANC" data-ref="_M/E1000_RXCW_ANC">E1000_RXCW_ANC</dfn>   0x80000000	/* Auto-neg complete */</u></td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td><i>/* Transmit Control */</i></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RST" data-ref="_M/E1000_TCTL_RST">E1000_TCTL_RST</dfn>    0x00000001	/* software reset */</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EN" data-ref="_M/E1000_TCTL_EN">E1000_TCTL_EN</dfn>     0x00000002	/* enable tx */</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_BCE" data-ref="_M/E1000_TCTL_BCE">E1000_TCTL_BCE</dfn>    0x00000004	/* busy check enable */</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PSP" data-ref="_M/E1000_TCTL_PSP">E1000_TCTL_PSP</dfn>    0x00000008	/* pad short packets */</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_CT" data-ref="_M/E1000_TCTL_CT">E1000_TCTL_CT</dfn>     0x00000ff0	/* collision threshold */</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_COLD" data-ref="_M/E1000_TCTL_COLD">E1000_TCTL_COLD</dfn>   0x003ff000	/* collision distance */</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_SWXOFF" data-ref="_M/E1000_TCTL_SWXOFF">E1000_TCTL_SWXOFF</dfn> 0x00400000	/* SW Xoff transmission */</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PBE" data-ref="_M/E1000_TCTL_PBE">E1000_TCTL_PBE</dfn>    0x00800000	/* Packet Burst Enable */</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RTLC" data-ref="_M/E1000_TCTL_RTLC">E1000_TCTL_RTLC</dfn>   0x01000000	/* Re-transmit on late collision */</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_NRTU" data-ref="_M/E1000_TCTL_NRTU">E1000_TCTL_NRTU</dfn>   0x02000000	/* No Re-transmit on underrun */</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_MULR" data-ref="_M/E1000_TCTL_MULR">E1000_TCTL_MULR</dfn>   0x10000000	/* Multiple request support */</u></td></tr>
<tr><th id="1986">1986</th><td><i>/* Extended Transmit Control */</i></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT_BST_MASK" data-ref="_M/E1000_TCTL_EXT_BST_MASK">E1000_TCTL_EXT_BST_MASK</dfn>  0x000003FF	/* Backoff Slot Time */</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT_GCEX_MASK" data-ref="_M/E1000_TCTL_EXT_GCEX_MASK">E1000_TCTL_EXT_GCEX_MASK</dfn> 0x000FFC00	/* Gigabit Carry Extend Padding */</u></td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td><i>/* Receive Checksum Control */</i></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_PCSS_MASK" data-ref="_M/E1000_RXCSUM_PCSS_MASK">E1000_RXCSUM_PCSS_MASK</dfn> 0x000000FF	/* Packet Checksum Start */</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPOFL" data-ref="_M/E1000_RXCSUM_IPOFL">E1000_RXCSUM_IPOFL</dfn>     0x00000100	/* IPv4 checksum offload */</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_TUOFL" data-ref="_M/E1000_RXCSUM_TUOFL">E1000_RXCSUM_TUOFL</dfn>     0x00000200	/* TCP / UDP checksum offload */</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPV6OFL" data-ref="_M/E1000_RXCSUM_IPV6OFL">E1000_RXCSUM_IPV6OFL</dfn>   0x00000400	/* IPv6 checksum offload */</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPPCSE" data-ref="_M/E1000_RXCSUM_IPPCSE">E1000_RXCSUM_IPPCSE</dfn>    0x00001000	/* IP payload checksum enable */</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_PCSD" data-ref="_M/E1000_RXCSUM_PCSD">E1000_RXCSUM_PCSD</dfn>      0x00002000	/* packet checksum disabled */</u></td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td><i>/* Multiple Receive Queue Control */</i></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_MASK" data-ref="_M/E1000_MRQC_ENABLE_MASK">E1000_MRQC_ENABLE_MASK</dfn>              0x00000003</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_RSS_2Q" data-ref="_M/E1000_MRQC_ENABLE_RSS_2Q">E1000_MRQC_ENABLE_RSS_2Q</dfn>            0x00000001</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_RSS_INT" data-ref="_M/E1000_MRQC_ENABLE_RSS_INT">E1000_MRQC_ENABLE_RSS_INT</dfn>           0x00000004</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_MASK" data-ref="_M/E1000_MRQC_RSS_FIELD_MASK">E1000_MRQC_RSS_FIELD_MASK</dfn>           0xFFFF0000</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP">E1000_MRQC_RSS_FIELD_IPV4_TCP</dfn>       0x00010000</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4">E1000_MRQC_RSS_FIELD_IPV4</dfn>           0x00020000</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX">E1000_MRQC_RSS_FIELD_IPV6_TCP_EX</dfn>    0x00040000</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_EX">E1000_MRQC_RSS_FIELD_IPV6_EX</dfn>        0x00080000</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6">E1000_MRQC_RSS_FIELD_IPV6</dfn>           0x00100000</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP">E1000_MRQC_RSS_FIELD_IPV6_TCP</dfn>       0x00200000</u></td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td><i>/* Definitions for power management and wakeup registers */</i></td></tr>
<tr><th id="2011">2011</th><td><i>/* Wake Up Control */</i></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_APME" data-ref="_M/E1000_WUC_APME">E1000_WUC_APME</dfn>       0x00000001	/* APM Enable */</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_EN" data-ref="_M/E1000_WUC_PME_EN">E1000_WUC_PME_EN</dfn>     0x00000002	/* PME Enable */</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_STATUS" data-ref="_M/E1000_WUC_PME_STATUS">E1000_WUC_PME_STATUS</dfn> 0x00000004	/* PME Status */</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_APMPME" data-ref="_M/E1000_WUC_APMPME">E1000_WUC_APMPME</dfn>     0x00000008	/* Assert PME on APM Wakeup */</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_SPM" data-ref="_M/E1000_WUC_SPM">E1000_WUC_SPM</dfn>        0x80000000	/* Enable SPM */</u></td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td><i>/* Wake Up Filter Control */</i></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_LNKC" data-ref="_M/E1000_WUFC_LNKC">E1000_WUFC_LNKC</dfn> 0x00000001	/* Link Status Change Wakeup Enable */</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MAG" data-ref="_M/E1000_WUFC_MAG">E1000_WUFC_MAG</dfn>  0x00000002	/* Magic Packet Wakeup Enable */</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_EX" data-ref="_M/E1000_WUFC_EX">E1000_WUFC_EX</dfn>   0x00000004	/* Directed Exact Wakeup Enable */</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MC" data-ref="_M/E1000_WUFC_MC">E1000_WUFC_MC</dfn>   0x00000008	/* Directed Multicast Wakeup Enable */</u></td></tr>
<tr><th id="2023">2023</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_BC" data-ref="_M/E1000_WUFC_BC">E1000_WUFC_BC</dfn>   0x00000010	/* Broadcast Wakeup Enable */</u></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_ARP" data-ref="_M/E1000_WUFC_ARP">E1000_WUFC_ARP</dfn>  0x00000020	/* ARP Request Packet Wakeup Enable */</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_IPV4" data-ref="_M/E1000_WUFC_IPV4">E1000_WUFC_IPV4</dfn> 0x00000040	/* Directed IPv4 Packet Wakeup Enable */</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_IPV6" data-ref="_M/E1000_WUFC_IPV6">E1000_WUFC_IPV6</dfn> 0x00000080	/* Directed IPv6 Packet Wakeup Enable */</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_IGNORE_TCO" data-ref="_M/E1000_WUFC_IGNORE_TCO">E1000_WUFC_IGNORE_TCO</dfn>      0x00008000	/* Ignore WakeOn TCO packets */</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX0" data-ref="_M/E1000_WUFC_FLX0">E1000_WUFC_FLX0</dfn> 0x00010000	/* Flexible Filter 0 Enable */</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX1" data-ref="_M/E1000_WUFC_FLX1">E1000_WUFC_FLX1</dfn> 0x00020000	/* Flexible Filter 1 Enable */</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX2" data-ref="_M/E1000_WUFC_FLX2">E1000_WUFC_FLX2</dfn> 0x00040000	/* Flexible Filter 2 Enable */</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX3" data-ref="_M/E1000_WUFC_FLX3">E1000_WUFC_FLX3</dfn> 0x00080000	/* Flexible Filter 3 Enable */</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_ALL_FILTERS" data-ref="_M/E1000_WUFC_ALL_FILTERS">E1000_WUFC_ALL_FILTERS</dfn> 0x000F00FF	/* Mask for all wakeup filters */</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX_OFFSET" data-ref="_M/E1000_WUFC_FLX_OFFSET">E1000_WUFC_FLX_OFFSET</dfn> 16	/* Offset to the Flexible Filters bits */</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX_FILTERS" data-ref="_M/E1000_WUFC_FLX_FILTERS">E1000_WUFC_FLX_FILTERS</dfn> 0x000F0000	/* Mask for the 4 flexible filters */</u></td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td><i>/* Wake Up Status */</i></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_LNKC" data-ref="_M/E1000_WUS_LNKC">E1000_WUS_LNKC</dfn> 0x00000001	/* Link Status Changed */</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_MAG" data-ref="_M/E1000_WUS_MAG">E1000_WUS_MAG</dfn>  0x00000002	/* Magic Packet Received */</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_EX" data-ref="_M/E1000_WUS_EX">E1000_WUS_EX</dfn>   0x00000004	/* Directed Exact Received */</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_MC" data-ref="_M/E1000_WUS_MC">E1000_WUS_MC</dfn>   0x00000008	/* Directed Multicast Received */</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_BC" data-ref="_M/E1000_WUS_BC">E1000_WUS_BC</dfn>   0x00000010	/* Broadcast Received */</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_ARP" data-ref="_M/E1000_WUS_ARP">E1000_WUS_ARP</dfn>  0x00000020	/* ARP Request Packet Received */</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_IPV4" data-ref="_M/E1000_WUS_IPV4">E1000_WUS_IPV4</dfn> 0x00000040	/* Directed IPv4 Packet Wakeup Received */</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_IPV6" data-ref="_M/E1000_WUS_IPV6">E1000_WUS_IPV6</dfn> 0x00000080	/* Directed IPv6 Packet Wakeup Received */</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_FLX0" data-ref="_M/E1000_WUS_FLX0">E1000_WUS_FLX0</dfn> 0x00010000	/* Flexible Filter 0 Match */</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_FLX1" data-ref="_M/E1000_WUS_FLX1">E1000_WUS_FLX1</dfn> 0x00020000	/* Flexible Filter 1 Match */</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_FLX2" data-ref="_M/E1000_WUS_FLX2">E1000_WUS_FLX2</dfn> 0x00040000	/* Flexible Filter 2 Match */</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_FLX3" data-ref="_M/E1000_WUS_FLX3">E1000_WUS_FLX3</dfn> 0x00080000	/* Flexible Filter 3 Match */</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_FLX_FILTERS" data-ref="_M/E1000_WUS_FLX_FILTERS">E1000_WUS_FLX_FILTERS</dfn> 0x000F0000	/* Mask for the 4 flexible filters */</u></td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td><i>/* Management Control */</i></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMBUS_EN" data-ref="_M/E1000_MANC_SMBUS_EN">E1000_MANC_SMBUS_EN</dfn>      0x00000001	/* SMBus Enabled - RO */</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ASF_EN" data-ref="_M/E1000_MANC_ASF_EN">E1000_MANC_ASF_EN</dfn>        0x00000002	/* ASF Enabled - RO */</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_R_ON_FORCE" data-ref="_M/E1000_MANC_R_ON_FORCE">E1000_MANC_R_ON_FORCE</dfn>    0x00000004	/* Reset on Force TCO - RO */</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RMCP_EN" data-ref="_M/E1000_MANC_RMCP_EN">E1000_MANC_RMCP_EN</dfn>       0x00000100	/* Enable RCMP 026Fh Filtering */</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_0298_EN" data-ref="_M/E1000_MANC_0298_EN">E1000_MANC_0298_EN</dfn>       0x00000200	/* Enable RCMP 0298h Filtering */</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_IPV4_EN" data-ref="_M/E1000_MANC_IPV4_EN">E1000_MANC_IPV4_EN</dfn>       0x00000400	/* Enable IPv4 */</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_IPV6_EN" data-ref="_M/E1000_MANC_IPV6_EN">E1000_MANC_IPV6_EN</dfn>       0x00000800	/* Enable IPv6 */</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SNAP_EN" data-ref="_M/E1000_MANC_SNAP_EN">E1000_MANC_SNAP_EN</dfn>       0x00001000	/* Accept LLC/SNAP */</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ARP_EN" data-ref="_M/E1000_MANC_ARP_EN">E1000_MANC_ARP_EN</dfn>        0x00002000	/* Enable ARP Request Filtering */</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_NEIGHBOR_EN" data-ref="_M/E1000_MANC_NEIGHBOR_EN">E1000_MANC_NEIGHBOR_EN</dfn>   0x00004000	/* Enable Neighbor Discovery</u></td></tr>
<tr><th id="2062">2062</th><td><u>						 * Filtering */</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ARP_RES_EN" data-ref="_M/E1000_MANC_ARP_RES_EN">E1000_MANC_ARP_RES_EN</dfn>    0x00008000	/* Enable ARP response Filtering */</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_TCO_RESET" data-ref="_M/E1000_MANC_TCO_RESET">E1000_MANC_TCO_RESET</dfn>     0x00010000	/* TCO Reset Occurred */</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_TCO_EN" data-ref="_M/E1000_MANC_RCV_TCO_EN">E1000_MANC_RCV_TCO_EN</dfn>    0x00020000	/* Receive TCO Packets Enabled */</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_REPORT_STATUS" data-ref="_M/E1000_MANC_REPORT_STATUS">E1000_MANC_REPORT_STATUS</dfn> 0x00040000	/* Status Reporting Enabled */</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_ALL" data-ref="_M/E1000_MANC_RCV_ALL">E1000_MANC_RCV_ALL</dfn>       0x00080000	/* Receive All Enabled */</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BLK_PHY_RST_ON_IDE" data-ref="_M/E1000_MANC_BLK_PHY_RST_ON_IDE">E1000_MANC_BLK_PHY_RST_ON_IDE</dfn>   0x00040000	/* Block phy resets */</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MAC_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_MAC_ADDR_FILTER">E1000_MANC_EN_MAC_ADDR_FILTER</dfn>   0x00100000	/* Enable MAC address</u></td></tr>
<tr><th id="2070">2070</th><td><u>							 * filtering */</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MNG2HOST" data-ref="_M/E1000_MANC_EN_MNG2HOST">E1000_MANC_EN_MNG2HOST</dfn>   0x00200000	/* Enable MNG packets to host</u></td></tr>
<tr><th id="2072">2072</th><td><u>						 * memory */</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_IP_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_IP_ADDR_FILTER">E1000_MANC_EN_IP_ADDR_FILTER</dfn>    0x00400000	/* Enable IP address</u></td></tr>
<tr><th id="2074">2074</th><td><u>							 * filtering */</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_XSUM_FILTER" data-ref="_M/E1000_MANC_EN_XSUM_FILTER">E1000_MANC_EN_XSUM_FILTER</dfn>   0x00800000	/* Enable checksum filtering */</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BR_EN" data-ref="_M/E1000_MANC_BR_EN">E1000_MANC_BR_EN</dfn>         0x01000000	/* Enable broadcast filtering */</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_REQ" data-ref="_M/E1000_MANC_SMB_REQ">E1000_MANC_SMB_REQ</dfn>       0x01000000	/* SMBus Request */</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_GNT" data-ref="_M/E1000_MANC_SMB_GNT">E1000_MANC_SMB_GNT</dfn>       0x02000000	/* SMBus Grant */</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_CLK_IN" data-ref="_M/E1000_MANC_SMB_CLK_IN">E1000_MANC_SMB_CLK_IN</dfn>    0x04000000	/* SMBus Clock In */</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_DATA_IN" data-ref="_M/E1000_MANC_SMB_DATA_IN">E1000_MANC_SMB_DATA_IN</dfn>   0x08000000	/* SMBus Data In */</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_DATA_OUT" data-ref="_M/E1000_MANC_SMB_DATA_OUT">E1000_MANC_SMB_DATA_OUT</dfn>  0x10000000	/* SMBus Data Out */</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_CLK_OUT" data-ref="_M/E1000_MANC_SMB_CLK_OUT">E1000_MANC_SMB_CLK_OUT</dfn>   0x20000000	/* SMBus Clock Out */</u></td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_DATA_OUT_SHIFT" data-ref="_M/E1000_MANC_SMB_DATA_OUT_SHIFT">E1000_MANC_SMB_DATA_OUT_SHIFT</dfn>  28	/* SMBus Data Out Shift */</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_CLK_OUT_SHIFT" data-ref="_M/E1000_MANC_SMB_CLK_OUT_SHIFT">E1000_MANC_SMB_CLK_OUT_SHIFT</dfn>   29	/* SMBus Clock Out Shift */</u></td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td><i>/* SW Semaphore Register */</i></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SMBI" data-ref="_M/E1000_SWSM_SMBI">E1000_SWSM_SMBI</dfn>         0x00000001	/* Driver Semaphore bit */</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SWESMBI" data-ref="_M/E1000_SWSM_SWESMBI">E1000_SWSM_SWESMBI</dfn>      0x00000002	/* FW Semaphore bit */</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_WMNG" data-ref="_M/E1000_SWSM_WMNG">E1000_SWSM_WMNG</dfn>         0x00000004	/* Wake MNG Clock */</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_DRV_LOAD" data-ref="_M/E1000_SWSM_DRV_LOAD">E1000_SWSM_DRV_LOAD</dfn>     0x00000008	/* Driver Loaded Bit */</u></td></tr>
<tr><th id="2092">2092</th><td></td></tr>
<tr><th id="2093">2093</th><td><i>/* FW Semaphore Register */</i></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_MODE_MASK" data-ref="_M/E1000_FWSM_MODE_MASK">E1000_FWSM_MODE_MASK</dfn>    0x0000000E	/* FW mode */</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_MODE_SHIFT" data-ref="_M/E1000_FWSM_MODE_SHIFT">E1000_FWSM_MODE_SHIFT</dfn>            1</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_FW_VALID" data-ref="_M/E1000_FWSM_FW_VALID">E1000_FWSM_FW_VALID</dfn>     0x00008000	/* FW established a valid mode */</u></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_RSPCIPHY" data-ref="_M/E1000_FWSM_RSPCIPHY">E1000_FWSM_RSPCIPHY</dfn>        0x00000040	/* Reset PHY on PCI reset */</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_DISSW" data-ref="_M/E1000_FWSM_DISSW">E1000_FWSM_DISSW</dfn>           0x10000000	/* FW disable SW Write Access */</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_SKUSEL_MASK" data-ref="_M/E1000_FWSM_SKUSEL_MASK">E1000_FWSM_SKUSEL_MASK</dfn>     0x60000000	/* LAN SKU select */</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_SKUEL_SHIFT" data-ref="_M/E1000_FWSM_SKUEL_SHIFT">E1000_FWSM_SKUEL_SHIFT</dfn>     29</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_SKUSEL_EMB" data-ref="_M/E1000_FWSM_SKUSEL_EMB">E1000_FWSM_SKUSEL_EMB</dfn>      0x0	/* Embedded SKU */</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_SKUSEL_CONS" data-ref="_M/E1000_FWSM_SKUSEL_CONS">E1000_FWSM_SKUSEL_CONS</dfn>     0x1	/* Consumer SKU */</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_SKUSEL_PERF_100" data-ref="_M/E1000_FWSM_SKUSEL_PERF_100">E1000_FWSM_SKUSEL_PERF_100</dfn> 0x2	/* Perf &amp; Corp 10/100 SKU */</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM_SKUSEL_PERF_GBE" data-ref="_M/E1000_FWSM_SKUSEL_PERF_GBE">E1000_FWSM_SKUSEL_PERF_GBE</dfn> 0x3	/* Perf &amp; Copr GbE SKU */</u></td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td><i>/* FFLT Debug Register */</i></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_DBG_INVC" data-ref="_M/E1000_FFLT_DBG_INVC">E1000_FFLT_DBG_INVC</dfn>     0x00100000	/* Invalid /C/ code handling */</u></td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="2111">2111</th><td>	<dfn class="enum" id="e1000_mng_mode_none" title='e1000_mng_mode_none' data-ref="e1000_mng_mode_none">e1000_mng_mode_none</dfn> = <var>0</var>,</td></tr>
<tr><th id="2112">2112</th><td>	<dfn class="enum" id="e1000_mng_mode_asf" title='e1000_mng_mode_asf' data-ref="e1000_mng_mode_asf">e1000_mng_mode_asf</dfn>,</td></tr>
<tr><th id="2113">2113</th><td>	<dfn class="enum" id="e1000_mng_mode_pt" title='e1000_mng_mode_pt' data-ref="e1000_mng_mode_pt">e1000_mng_mode_pt</dfn>,</td></tr>
<tr><th id="2114">2114</th><td>	<dfn class="enum" id="e1000_mng_mode_ipmi" title='e1000_mng_mode_ipmi' data-ref="e1000_mng_mode_ipmi">e1000_mng_mode_ipmi</dfn>,</td></tr>
<tr><th id="2115">2115</th><td>	<dfn class="enum" id="e1000_mng_mode_host_interface_only" title='e1000_mng_mode_host_interface_only' data-ref="e1000_mng_mode_host_interface_only">e1000_mng_mode_host_interface_only</dfn></td></tr>
<tr><th id="2116">2116</th><td>} <dfn class="typedef" id="e1000_mng_mode" title='e1000_mng_mode' data-type='enum e1000_mng_mode' data-ref="e1000_mng_mode">e1000_mng_mode</dfn>;</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td><i>/* Host Interface Control Register */</i></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR_EN" data-ref="_M/E1000_HICR_EN">E1000_HICR_EN</dfn>           0x00000001	/* Enable Bit - RO */</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR_C" data-ref="_M/E1000_HICR_C">E1000_HICR_C</dfn>            0x00000002	/* Driver sets this bit when done</u></td></tr>
<tr><th id="2121">2121</th><td><u>						 * to put command in RAM */</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR_SV" data-ref="_M/E1000_HICR_SV">E1000_HICR_SV</dfn>           0x00000004	/* Status Validity */</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR_FWR" data-ref="_M/E1000_HICR_FWR">E1000_HICR_FWR</dfn>          0x00000080	/* FW reset. Set by the Host */</u></td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td><i>/* Host Interface Command Interface - Address range 0x8800-0x8EFF */</i></td></tr>
<tr><th id="2126">2126</th><td><u>#define <dfn class="macro" id="_M/E1000_HI_MAX_DATA_LENGTH" data-ref="_M/E1000_HI_MAX_DATA_LENGTH">E1000_HI_MAX_DATA_LENGTH</dfn>         252	/* Host Interface data length */</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/E1000_HI_MAX_BLOCK_BYTE_LENGTH" data-ref="_M/E1000_HI_MAX_BLOCK_BYTE_LENGTH">E1000_HI_MAX_BLOCK_BYTE_LENGTH</dfn>  1792	/* Number of bytes in range */</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/E1000_HI_MAX_BLOCK_DWORD_LENGTH" data-ref="_M/E1000_HI_MAX_BLOCK_DWORD_LENGTH">E1000_HI_MAX_BLOCK_DWORD_LENGTH</dfn>  448	/* Number of dwords in range */</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/E1000_HI_COMMAND_TIMEOUT" data-ref="_M/E1000_HI_COMMAND_TIMEOUT">E1000_HI_COMMAND_TIMEOUT</dfn>         500	/* Time in ms to process HI command */</u></td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td><b>struct</b> <dfn class="type def" id="e1000_host_command_header" title='e1000_host_command_header' data-ref="e1000_host_command_header">e1000_host_command_header</dfn> {</td></tr>
<tr><th id="2132">2132</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_command_header::command_id" title='e1000_host_command_header::command_id' data-ref="e1000_host_command_header::command_id">command_id</dfn>;</td></tr>
<tr><th id="2133">2133</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_command_header::command_length" title='e1000_host_command_header::command_length' data-ref="e1000_host_command_header::command_length">command_length</dfn>;</td></tr>
<tr><th id="2134">2134</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_command_header::command_options" title='e1000_host_command_header::command_options' data-ref="e1000_host_command_header::command_options">command_options</dfn>;	<i>/* I/F bits for command, status for return */</i></td></tr>
<tr><th id="2135">2135</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_command_header::checksum" title='e1000_host_command_header::checksum' data-ref="e1000_host_command_header::checksum">checksum</dfn>;</td></tr>
<tr><th id="2136">2136</th><td>};</td></tr>
<tr><th id="2137">2137</th><td><b>struct</b> <dfn class="type def" id="e1000_host_command_info" title='e1000_host_command_info' data-ref="e1000_host_command_info">e1000_host_command_info</dfn> {</td></tr>
<tr><th id="2138">2138</th><td>	<b>struct</b> <a class="type" href="#e1000_host_command_header" title='e1000_host_command_header' data-ref="e1000_host_command_header">e1000_host_command_header</a> <dfn class="decl field" id="e1000_host_command_info::command_header" title='e1000_host_command_info::command_header' data-ref="e1000_host_command_info::command_header">command_header</dfn>;	<i>/* Command Head/Command Result Head has 4 bytes */</i></td></tr>
<tr><th id="2139">2139</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="e1000_host_command_info::command_data" title='e1000_host_command_info::command_data' data-ref="e1000_host_command_info::command_data">command_data</dfn>[<a class="macro" href="#2126" title="252" data-ref="_M/E1000_HI_MAX_DATA_LENGTH">E1000_HI_MAX_DATA_LENGTH</a>];	<i>/* Command data can length 0..252 */</i></td></tr>
<tr><th id="2140">2140</th><td>};</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td><i>/* Host SMB register #0 */</i></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC0R_CLKIN" data-ref="_M/E1000_HSMC0R_CLKIN">E1000_HSMC0R_CLKIN</dfn>      0x00000001	/* SMB Clock in */</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC0R_DATAIN" data-ref="_M/E1000_HSMC0R_DATAIN">E1000_HSMC0R_DATAIN</dfn>     0x00000002	/* SMB Data in */</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC0R_DATAOUT" data-ref="_M/E1000_HSMC0R_DATAOUT">E1000_HSMC0R_DATAOUT</dfn>    0x00000004	/* SMB Data out */</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC0R_CLKOUT" data-ref="_M/E1000_HSMC0R_CLKOUT">E1000_HSMC0R_CLKOUT</dfn>     0x00000008	/* SMB Clock out */</u></td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td><i>/* Host SMB register #1 */</i></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC1R_CLKIN" data-ref="_M/E1000_HSMC1R_CLKIN">E1000_HSMC1R_CLKIN</dfn>      E1000_HSMC0R_CLKIN</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC1R_DATAIN" data-ref="_M/E1000_HSMC1R_DATAIN">E1000_HSMC1R_DATAIN</dfn>     E1000_HSMC0R_DATAIN</u></td></tr>
<tr><th id="2151">2151</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC1R_DATAOUT" data-ref="_M/E1000_HSMC1R_DATAOUT">E1000_HSMC1R_DATAOUT</dfn>    E1000_HSMC0R_DATAOUT</u></td></tr>
<tr><th id="2152">2152</th><td><u>#define <dfn class="macro" id="_M/E1000_HSMC1R_CLKOUT" data-ref="_M/E1000_HSMC1R_CLKOUT">E1000_HSMC1R_CLKOUT</dfn>     E1000_HSMC0R_CLKOUT</u></td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td><i>/* FW Status Register */</i></td></tr>
<tr><th id="2155">2155</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSTS_FWS_MASK" data-ref="_M/E1000_FWSTS_FWS_MASK">E1000_FWSTS_FWS_MASK</dfn>    0x000000FF	/* FW Status */</u></td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td><i>/* Wake Up Packet Length */</i></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPL_LENGTH_MASK" data-ref="_M/E1000_WUPL_LENGTH_MASK">E1000_WUPL_LENGTH_MASK</dfn> 0x0FFF	/* Only the lower 12 bits are valid */</u></td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/E1000_MDALIGN" data-ref="_M/E1000_MDALIGN">E1000_MDALIGN</dfn>          4096</u></td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td><i>/* PCI-Ex registers*/</i></td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td><i>/* PCI-Ex Control Register */</i></td></tr>
<tr><th id="2165">2165</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXD_NO_SNOOP" data-ref="_M/E1000_GCR_RXD_NO_SNOOP">E1000_GCR_RXD_NO_SNOOP</dfn>          0x00000001</u></td></tr>
<tr><th id="2166">2166</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXDSCW_NO_SNOOP" data-ref="_M/E1000_GCR_RXDSCW_NO_SNOOP">E1000_GCR_RXDSCW_NO_SNOOP</dfn>       0x00000002</u></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXDSCR_NO_SNOOP" data-ref="_M/E1000_GCR_RXDSCR_NO_SNOOP">E1000_GCR_RXDSCR_NO_SNOOP</dfn>       0x00000004</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXD_NO_SNOOP" data-ref="_M/E1000_GCR_TXD_NO_SNOOP">E1000_GCR_TXD_NO_SNOOP</dfn>          0x00000008</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXDSCW_NO_SNOOP" data-ref="_M/E1000_GCR_TXDSCW_NO_SNOOP">E1000_GCR_TXDSCW_NO_SNOOP</dfn>       0x00000010</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXDSCR_NO_SNOOP" data-ref="_M/E1000_GCR_TXDSCR_NO_SNOOP">E1000_GCR_TXDSCR_NO_SNOOP</dfn>       0x00000020</u></td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td><u>#define <dfn class="macro" id="_M/PCI_EX_NO_SNOOP_ALL" data-ref="_M/PCI_EX_NO_SNOOP_ALL">PCI_EX_NO_SNOOP_ALL</dfn> (E1000_GCR_RXD_NO_SNOOP         | \</u></td></tr>
<tr><th id="2173">2173</th><td><u>                             E1000_GCR_RXDSCW_NO_SNOOP      | \</u></td></tr>
<tr><th id="2174">2174</th><td><u>                             E1000_GCR_RXDSCR_NO_SNOOP      | \</u></td></tr>
<tr><th id="2175">2175</th><td><u>                             E1000_GCR_TXD_NO_SNOOP         | \</u></td></tr>
<tr><th id="2176">2176</th><td><u>                             E1000_GCR_TXDSCW_NO_SNOOP      | \</u></td></tr>
<tr><th id="2177">2177</th><td><u>                             E1000_GCR_TXDSCR_NO_SNOOP)</u></td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td><u>#define <dfn class="macro" id="_M/PCI_EX_82566_SNOOP_ALL" data-ref="_M/PCI_EX_82566_SNOOP_ALL">PCI_EX_82566_SNOOP_ALL</dfn> PCI_EX_NO_SNOOP_ALL</u></td></tr>
<tr><th id="2180">2180</th><td></td></tr>
<tr><th id="2181">2181</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_L1_ACT_WITHOUT_L0S_RX" data-ref="_M/E1000_GCR_L1_ACT_WITHOUT_L0S_RX">E1000_GCR_L1_ACT_WITHOUT_L0S_RX</dfn> 0x08000000</u></td></tr>
<tr><th id="2182">2182</th><td><i>/* Function Active and Power State to MNG */</i></td></tr>
<tr><th id="2183">2183</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC0_POWER_STATE_MASK" data-ref="_M/E1000_FACTPS_FUNC0_POWER_STATE_MASK">E1000_FACTPS_FUNC0_POWER_STATE_MASK</dfn>         0x00000003</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_LAN0_VALID" data-ref="_M/E1000_FACTPS_LAN0_VALID">E1000_FACTPS_LAN0_VALID</dfn>                     0x00000004</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC0_AUX_EN" data-ref="_M/E1000_FACTPS_FUNC0_AUX_EN">E1000_FACTPS_FUNC0_AUX_EN</dfn>                   0x00000008</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC1_POWER_STATE_MASK" data-ref="_M/E1000_FACTPS_FUNC1_POWER_STATE_MASK">E1000_FACTPS_FUNC1_POWER_STATE_MASK</dfn>         0x000000C0</u></td></tr>
<tr><th id="2187">2187</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC1_POWER_STATE_SHIFT" data-ref="_M/E1000_FACTPS_FUNC1_POWER_STATE_SHIFT">E1000_FACTPS_FUNC1_POWER_STATE_SHIFT</dfn>        6</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_LAN1_VALID" data-ref="_M/E1000_FACTPS_LAN1_VALID">E1000_FACTPS_LAN1_VALID</dfn>                     0x00000100</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC1_AUX_EN" data-ref="_M/E1000_FACTPS_FUNC1_AUX_EN">E1000_FACTPS_FUNC1_AUX_EN</dfn>                   0x00000200</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC2_POWER_STATE_MASK" data-ref="_M/E1000_FACTPS_FUNC2_POWER_STATE_MASK">E1000_FACTPS_FUNC2_POWER_STATE_MASK</dfn>         0x00003000</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC2_POWER_STATE_SHIFT" data-ref="_M/E1000_FACTPS_FUNC2_POWER_STATE_SHIFT">E1000_FACTPS_FUNC2_POWER_STATE_SHIFT</dfn>        12</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_IDE_ENABLE" data-ref="_M/E1000_FACTPS_IDE_ENABLE">E1000_FACTPS_IDE_ENABLE</dfn>                     0x00004000</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC2_AUX_EN" data-ref="_M/E1000_FACTPS_FUNC2_AUX_EN">E1000_FACTPS_FUNC2_AUX_EN</dfn>                   0x00008000</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC3_POWER_STATE_MASK" data-ref="_M/E1000_FACTPS_FUNC3_POWER_STATE_MASK">E1000_FACTPS_FUNC3_POWER_STATE_MASK</dfn>         0x000C0000</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC3_POWER_STATE_SHIFT" data-ref="_M/E1000_FACTPS_FUNC3_POWER_STATE_SHIFT">E1000_FACTPS_FUNC3_POWER_STATE_SHIFT</dfn>        18</u></td></tr>
<tr><th id="2196">2196</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_SP_ENABLE" data-ref="_M/E1000_FACTPS_SP_ENABLE">E1000_FACTPS_SP_ENABLE</dfn>                      0x00100000</u></td></tr>
<tr><th id="2197">2197</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC3_AUX_EN" data-ref="_M/E1000_FACTPS_FUNC3_AUX_EN">E1000_FACTPS_FUNC3_AUX_EN</dfn>                   0x00200000</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC4_POWER_STATE_MASK" data-ref="_M/E1000_FACTPS_FUNC4_POWER_STATE_MASK">E1000_FACTPS_FUNC4_POWER_STATE_MASK</dfn>         0x03000000</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC4_POWER_STATE_SHIFT" data-ref="_M/E1000_FACTPS_FUNC4_POWER_STATE_SHIFT">E1000_FACTPS_FUNC4_POWER_STATE_SHIFT</dfn>        24</u></td></tr>
<tr><th id="2200">2200</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_IPMI_ENABLE" data-ref="_M/E1000_FACTPS_IPMI_ENABLE">E1000_FACTPS_IPMI_ENABLE</dfn>                    0x04000000</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_FUNC4_AUX_EN" data-ref="_M/E1000_FACTPS_FUNC4_AUX_EN">E1000_FACTPS_FUNC4_AUX_EN</dfn>                   0x08000000</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_MNGCG" data-ref="_M/E1000_FACTPS_MNGCG">E1000_FACTPS_MNGCG</dfn>                          0x20000000</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_LAN_FUNC_SEL" data-ref="_M/E1000_FACTPS_LAN_FUNC_SEL">E1000_FACTPS_LAN_FUNC_SEL</dfn>                   0x40000000</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_PM_STATE_CHANGED" data-ref="_M/E1000_FACTPS_PM_STATE_CHANGED">E1000_FACTPS_PM_STATE_CHANGED</dfn>               0x80000000</u></td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td><i>/* PCI-Ex Config Space */</i></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/PCI_EX_LINK_STATUS" data-ref="_M/PCI_EX_LINK_STATUS">PCI_EX_LINK_STATUS</dfn>           0x12</u></td></tr>
<tr><th id="2208">2208</th><td><u>#define <dfn class="macro" id="_M/PCI_EX_LINK_WIDTH_MASK" data-ref="_M/PCI_EX_LINK_WIDTH_MASK">PCI_EX_LINK_WIDTH_MASK</dfn>       0x3F0</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/PCI_EX_LINK_WIDTH_SHIFT" data-ref="_M/PCI_EX_LINK_WIDTH_SHIFT">PCI_EX_LINK_WIDTH_SHIFT</dfn>      4</u></td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td><i>/* EEPROM Commands - Microwire */</i></td></tr>
<tr><th id="2212">2212</th><td><u>#define <dfn class="macro" id="_M/EEPROM_READ_OPCODE_MICROWIRE" data-ref="_M/EEPROM_READ_OPCODE_MICROWIRE">EEPROM_READ_OPCODE_MICROWIRE</dfn>  0x6	/* EEPROM read opcode */</u></td></tr>
<tr><th id="2213">2213</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRITE_OPCODE_MICROWIRE" data-ref="_M/EEPROM_WRITE_OPCODE_MICROWIRE">EEPROM_WRITE_OPCODE_MICROWIRE</dfn> 0x5	/* EEPROM write opcode */</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ERASE_OPCODE_MICROWIRE" data-ref="_M/EEPROM_ERASE_OPCODE_MICROWIRE">EEPROM_ERASE_OPCODE_MICROWIRE</dfn> 0x7	/* EEPROM erase opcode */</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/EEPROM_EWEN_OPCODE_MICROWIRE" data-ref="_M/EEPROM_EWEN_OPCODE_MICROWIRE">EEPROM_EWEN_OPCODE_MICROWIRE</dfn>  0x13	/* EEPROM erase/write enable */</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define <dfn class="macro" id="_M/EEPROM_EWDS_OPCODE_MICROWIRE" data-ref="_M/EEPROM_EWDS_OPCODE_MICROWIRE">EEPROM_EWDS_OPCODE_MICROWIRE</dfn>  0x10	/* EEPROM erase/write disable */</u></td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td><i>/* EEPROM Commands - SPI */</i></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MAX_RETRY_SPI" data-ref="_M/EEPROM_MAX_RETRY_SPI">EEPROM_MAX_RETRY_SPI</dfn>        5000	/* Max wait of 5ms, for RDY signal */</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/EEPROM_READ_OPCODE_SPI" data-ref="_M/EEPROM_READ_OPCODE_SPI">EEPROM_READ_OPCODE_SPI</dfn>      0x03	/* EEPROM read opcode */</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRITE_OPCODE_SPI" data-ref="_M/EEPROM_WRITE_OPCODE_SPI">EEPROM_WRITE_OPCODE_SPI</dfn>     0x02	/* EEPROM write opcode */</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/EEPROM_A8_OPCODE_SPI" data-ref="_M/EEPROM_A8_OPCODE_SPI">EEPROM_A8_OPCODE_SPI</dfn>        0x08	/* opcode bit-3 = address bit-8 */</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WREN_OPCODE_SPI" data-ref="_M/EEPROM_WREN_OPCODE_SPI">EEPROM_WREN_OPCODE_SPI</dfn>      0x06	/* EEPROM set Write Enable latch */</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRDI_OPCODE_SPI" data-ref="_M/EEPROM_WRDI_OPCODE_SPI">EEPROM_WRDI_OPCODE_SPI</dfn>      0x04	/* EEPROM reset Write Enable latch */</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define <dfn class="macro" id="_M/EEPROM_RDSR_OPCODE_SPI" data-ref="_M/EEPROM_RDSR_OPCODE_SPI">EEPROM_RDSR_OPCODE_SPI</dfn>      0x05	/* EEPROM read Status register */</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRSR_OPCODE_SPI" data-ref="_M/EEPROM_WRSR_OPCODE_SPI">EEPROM_WRSR_OPCODE_SPI</dfn>      0x01	/* EEPROM write Status register */</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ERASE4K_OPCODE_SPI" data-ref="_M/EEPROM_ERASE4K_OPCODE_SPI">EEPROM_ERASE4K_OPCODE_SPI</dfn>   0x20	/* EEPROM ERASE 4KB */</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ERASE64K_OPCODE_SPI" data-ref="_M/EEPROM_ERASE64K_OPCODE_SPI">EEPROM_ERASE64K_OPCODE_SPI</dfn>  0xD8	/* EEPROM ERASE 64KB */</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ERASE256_OPCODE_SPI" data-ref="_M/EEPROM_ERASE256_OPCODE_SPI">EEPROM_ERASE256_OPCODE_SPI</dfn>  0xDB	/* EEPROM ERASE 256B */</u></td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td><i>/* EEPROM Size definitions */</i></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD_SIZE_SHIFT" data-ref="_M/EEPROM_WORD_SIZE_SHIFT">EEPROM_WORD_SIZE_SHIFT</dfn>  6</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SIZE_SHIFT" data-ref="_M/EEPROM_SIZE_SHIFT">EEPROM_SIZE_SHIFT</dfn>       10</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SIZE_MASK" data-ref="_M/EEPROM_SIZE_MASK">EEPROM_SIZE_MASK</dfn>        0x1C00</u></td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td><i>/* EEPROM Word Offsets */</i></td></tr>
<tr><th id="2237">2237</th><td><u>#define <dfn class="macro" id="_M/EEPROM_COMPAT" data-ref="_M/EEPROM_COMPAT">EEPROM_COMPAT</dfn>                 0x0003</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ID_LED_SETTINGS" data-ref="_M/EEPROM_ID_LED_SETTINGS">EEPROM_ID_LED_SETTINGS</dfn>        0x0004</u></td></tr>
<tr><th id="2239">2239</th><td><u>#define <dfn class="macro" id="_M/EEPROM_VERSION" data-ref="_M/EEPROM_VERSION">EEPROM_VERSION</dfn>                0x0005</u></td></tr>
<tr><th id="2240">2240</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SERDES_AMPLITUDE" data-ref="_M/EEPROM_SERDES_AMPLITUDE">EEPROM_SERDES_AMPLITUDE</dfn>       0x0006	/* For SERDES output amplitude adjustment. */</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define <dfn class="macro" id="_M/EEPROM_PHY_CLASS_WORD" data-ref="_M/EEPROM_PHY_CLASS_WORD">EEPROM_PHY_CLASS_WORD</dfn>         0x0007</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL1_REG" data-ref="_M/EEPROM_INIT_CONTROL1_REG">EEPROM_INIT_CONTROL1_REG</dfn>      0x000A</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL2_REG" data-ref="_M/EEPROM_INIT_CONTROL2_REG">EEPROM_INIT_CONTROL2_REG</dfn>      0x000F</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SWDEF_PINS_CTRL_PORT_1" data-ref="_M/EEPROM_SWDEF_PINS_CTRL_PORT_1">EEPROM_SWDEF_PINS_CTRL_PORT_1</dfn> 0x0010</u></td></tr>
<tr><th id="2245">2245</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL3_PORT_B" data-ref="_M/EEPROM_INIT_CONTROL3_PORT_B">EEPROM_INIT_CONTROL3_PORT_B</dfn>   0x0014</u></td></tr>
<tr><th id="2246">2246</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_3GIO_3" data-ref="_M/EEPROM_INIT_3GIO_3">EEPROM_INIT_3GIO_3</dfn>            0x001A</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SWDEF_PINS_CTRL_PORT_0" data-ref="_M/EEPROM_SWDEF_PINS_CTRL_PORT_0">EEPROM_SWDEF_PINS_CTRL_PORT_0</dfn> 0x0020</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL3_PORT_A" data-ref="_M/EEPROM_INIT_CONTROL3_PORT_A">EEPROM_INIT_CONTROL3_PORT_A</dfn>   0x0024</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CFG" data-ref="_M/EEPROM_CFG">EEPROM_CFG</dfn>                    0x0012</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/EEPROM_FLASH_VERSION" data-ref="_M/EEPROM_FLASH_VERSION">EEPROM_FLASH_VERSION</dfn>          0x0032</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CHECKSUM_REG" data-ref="_M/EEPROM_CHECKSUM_REG">EEPROM_CHECKSUM_REG</dfn>           0x003F</u></td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_CFG_DONE" data-ref="_M/E1000_EEPROM_CFG_DONE">E1000_EEPROM_CFG_DONE</dfn>         0x00040000	/* MNG config cycle done */</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_CFG_DONE_PORT_1" data-ref="_M/E1000_EEPROM_CFG_DONE_PORT_1">E1000_EEPROM_CFG_DONE_PORT_1</dfn>  0x00080000	/* ...for second port */</u></td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td><i>/* Word definitions for ID LED Settings */</i></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_0000" data-ref="_M/ID_LED_RESERVED_0000">ID_LED_RESERVED_0000</dfn> 0x0000</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_FFFF" data-ref="_M/ID_LED_RESERVED_FFFF">ID_LED_RESERVED_FFFF</dfn> 0xFFFF</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT" data-ref="_M/ID_LED_DEFAULT">ID_LED_DEFAULT</dfn>       ((ID_LED_OFF1_ON2 &lt;&lt; 12) | \</u></td></tr>
<tr><th id="2260">2260</th><td><u>                              (ID_LED_OFF1_OFF2 &lt;&lt; 8) | \</u></td></tr>
<tr><th id="2261">2261</th><td><u>                              (ID_LED_DEF1_DEF2 &lt;&lt; 4) | \</u></td></tr>
<tr><th id="2262">2262</th><td><u>                              (ID_LED_DEF1_DEF2))</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_DEF2" data-ref="_M/ID_LED_DEF1_DEF2">ID_LED_DEF1_DEF2</dfn>     0x1</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_ON2" data-ref="_M/ID_LED_DEF1_ON2">ID_LED_DEF1_ON2</dfn>      0x2</u></td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_OFF2" data-ref="_M/ID_LED_DEF1_OFF2">ID_LED_DEF1_OFF2</dfn>     0x3</u></td></tr>
<tr><th id="2266">2266</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_DEF2" data-ref="_M/ID_LED_ON1_DEF2">ID_LED_ON1_DEF2</dfn>      0x4</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_ON2" data-ref="_M/ID_LED_ON1_ON2">ID_LED_ON1_ON2</dfn>       0x5</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_OFF2" data-ref="_M/ID_LED_ON1_OFF2">ID_LED_ON1_OFF2</dfn>      0x6</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_DEF2" data-ref="_M/ID_LED_OFF1_DEF2">ID_LED_OFF1_DEF2</dfn>     0x7</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_ON2" data-ref="_M/ID_LED_OFF1_ON2">ID_LED_OFF1_ON2</dfn>      0x8</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_OFF2" data-ref="_M/ID_LED_OFF1_OFF2">ID_LED_OFF1_OFF2</dfn>     0x9</u></td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_MASK" data-ref="_M/IGP_ACTIVITY_LED_MASK">IGP_ACTIVITY_LED_MASK</dfn>   0xFFFFF0FF</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_ENABLE" data-ref="_M/IGP_ACTIVITY_LED_ENABLE">IGP_ACTIVITY_LED_ENABLE</dfn> 0x0300</u></td></tr>
<tr><th id="2275">2275</th><td><u>#define <dfn class="macro" id="_M/IGP_LED3_MODE" data-ref="_M/IGP_LED3_MODE">IGP_LED3_MODE</dfn>           0x07000000</u></td></tr>
<tr><th id="2276">2276</th><td></td></tr>
<tr><th id="2277">2277</th><td><i>/* Mask bits for SERDES amplitude adjustment in Word 6 of the EEPROM */</i></td></tr>
<tr><th id="2278">2278</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SERDES_AMPLITUDE_MASK" data-ref="_M/EEPROM_SERDES_AMPLITUDE_MASK">EEPROM_SERDES_AMPLITUDE_MASK</dfn>  0x000F</u></td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td><i>/* Mask bit for PHY class in Word 7 of the EEPROM */</i></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/EEPROM_PHY_CLASS_A" data-ref="_M/EEPROM_PHY_CLASS_A">EEPROM_PHY_CLASS_A</dfn>   0x8000</u></td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td><i>/* Mask bits for fields in Word 0x0a of the EEPROM */</i></td></tr>
<tr><th id="2284">2284</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0A_ILOS" data-ref="_M/EEPROM_WORD0A_ILOS">EEPROM_WORD0A_ILOS</dfn>   0x0010</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0A_SWDPIO" data-ref="_M/EEPROM_WORD0A_SWDPIO">EEPROM_WORD0A_SWDPIO</dfn> 0x01E0</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0A_LRST" data-ref="_M/EEPROM_WORD0A_LRST">EEPROM_WORD0A_LRST</dfn>   0x0200</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0A_FD" data-ref="_M/EEPROM_WORD0A_FD">EEPROM_WORD0A_FD</dfn>     0x0400</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0A_66MHZ" data-ref="_M/EEPROM_WORD0A_66MHZ">EEPROM_WORD0A_66MHZ</dfn>  0x0800</u></td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td><i>/* Mask bits for fields in Word 0x0f of the EEPROM */</i></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0F_PAUSE_MASK" data-ref="_M/EEPROM_WORD0F_PAUSE_MASK">EEPROM_WORD0F_PAUSE_MASK</dfn> 0x3000</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0F_PAUSE" data-ref="_M/EEPROM_WORD0F_PAUSE">EEPROM_WORD0F_PAUSE</dfn>      0x1000</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0F_ASM_DIR" data-ref="_M/EEPROM_WORD0F_ASM_DIR">EEPROM_WORD0F_ASM_DIR</dfn>    0x2000</u></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0F_ANE" data-ref="_M/EEPROM_WORD0F_ANE">EEPROM_WORD0F_ANE</dfn>        0x0800</u></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0F_SWPDIO_EXT" data-ref="_M/EEPROM_WORD0F_SWPDIO_EXT">EEPROM_WORD0F_SWPDIO_EXT</dfn> 0x00F0</u></td></tr>
<tr><th id="2296">2296</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD0F_LPLU" data-ref="_M/EEPROM_WORD0F_LPLU">EEPROM_WORD0F_LPLU</dfn>       0x0001</u></td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td><i>/* Mask bits for fields in Word 0x10/0x20 of the EEPROM */</i></td></tr>
<tr><th id="2299">2299</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD1020_GIGA_DISABLE" data-ref="_M/EEPROM_WORD1020_GIGA_DISABLE">EEPROM_WORD1020_GIGA_DISABLE</dfn>         0x0010</u></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD1020_GIGA_DISABLE_NON_D0A" data-ref="_M/EEPROM_WORD1020_GIGA_DISABLE_NON_D0A">EEPROM_WORD1020_GIGA_DISABLE_NON_D0A</dfn> 0x0008</u></td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td><i>/* Mask bits for fields in Word 0x1a of the EEPROM */</i></td></tr>
<tr><th id="2303">2303</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WORD1A_ASPM_MASK" data-ref="_M/EEPROM_WORD1A_ASPM_MASK">EEPROM_WORD1A_ASPM_MASK</dfn>  0x000C</u></td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td><i>/* For checksumming, the sum of all words in the EEPROM should equal 0xBABA. */</i></td></tr>
<tr><th id="2306">2306</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SUM" data-ref="_M/EEPROM_SUM">EEPROM_SUM</dfn> 0xBABA</u></td></tr>
<tr><th id="2307">2307</th><td></td></tr>
<tr><th id="2308">2308</th><td><i>/* EEPROM Map defines (WORD OFFSETS)*/</i></td></tr>
<tr><th id="2309">2309</th><td><u>#define <dfn class="macro" id="_M/EEPROM_NODE_ADDRESS_BYTE_0" data-ref="_M/EEPROM_NODE_ADDRESS_BYTE_0">EEPROM_NODE_ADDRESS_BYTE_0</dfn> 0</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define <dfn class="macro" id="_M/EEPROM_PBA_BYTE_1" data-ref="_M/EEPROM_PBA_BYTE_1">EEPROM_PBA_BYTE_1</dfn>          8</u></td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/EEPROM_RESERVED_WORD" data-ref="_M/EEPROM_RESERVED_WORD">EEPROM_RESERVED_WORD</dfn>          0xFFFF</u></td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td><i>/* EEPROM Map Sizes (Byte Counts) */</i></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/PBA_SIZE" data-ref="_M/PBA_SIZE">PBA_SIZE</dfn> 4</u></td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td><i>/* Collision related configuration parameters */</i></td></tr>
<tr><th id="2318">2318</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_THRESHOLD" data-ref="_M/E1000_COLLISION_THRESHOLD">E1000_COLLISION_THRESHOLD</dfn>       15</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/E1000_CT_SHIFT" data-ref="_M/E1000_CT_SHIFT">E1000_CT_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="2320">2320</th><td><i>/* Collision distance is a 0-based value that applies to</i></td></tr>
<tr><th id="2321">2321</th><td><i> * half-duplex-capable hardware only. */</i></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_DISTANCE" data-ref="_M/E1000_COLLISION_DISTANCE">E1000_COLLISION_DISTANCE</dfn>        63</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_DISTANCE_82542" data-ref="_M/E1000_COLLISION_DISTANCE_82542">E1000_COLLISION_DISTANCE_82542</dfn>  64</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/E1000_FDX_COLLISION_DISTANCE" data-ref="_M/E1000_FDX_COLLISION_DISTANCE">E1000_FDX_COLLISION_DISTANCE</dfn>    E1000_COLLISION_DISTANCE</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/E1000_HDX_COLLISION_DISTANCE" data-ref="_M/E1000_HDX_COLLISION_DISTANCE">E1000_HDX_COLLISION_DISTANCE</dfn>    E1000_COLLISION_DISTANCE</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/E1000_COLD_SHIFT" data-ref="_M/E1000_COLD_SHIFT">E1000_COLD_SHIFT</dfn>                12</u></td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_TX_DESCRIPTOR_MULTIPLE">REQ_TX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_RX_DESCRIPTOR_MULTIPLE">REQ_RX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="2331">2331</th><td></td></tr>
<tr><th id="2332">2332</th><td><i>/* Default values for the transmit IPG register */</i></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82542_TIPG_IPGT" data-ref="_M/DEFAULT_82542_TIPG_IPGT">DEFAULT_82542_TIPG_IPGT</dfn>        10</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGT_FIBER" data-ref="_M/DEFAULT_82543_TIPG_IPGT_FIBER">DEFAULT_82543_TIPG_IPGT_FIBER</dfn>  9</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGT_COPPER" data-ref="_M/DEFAULT_82543_TIPG_IPGT_COPPER">DEFAULT_82543_TIPG_IPGT_COPPER</dfn> 8</u></td></tr>
<tr><th id="2336">2336</th><td></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGT_MASK" data-ref="_M/E1000_TIPG_IPGT_MASK">E1000_TIPG_IPGT_MASK</dfn>  0x000003FF</u></td></tr>
<tr><th id="2338">2338</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR1_MASK" data-ref="_M/E1000_TIPG_IPGR1_MASK">E1000_TIPG_IPGR1_MASK</dfn> 0x000FFC00</u></td></tr>
<tr><th id="2339">2339</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR2_MASK" data-ref="_M/E1000_TIPG_IPGR2_MASK">E1000_TIPG_IPGR2_MASK</dfn> 0x3FF00000</u></td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82542_TIPG_IPGR1" data-ref="_M/DEFAULT_82542_TIPG_IPGR1">DEFAULT_82542_TIPG_IPGR1</dfn> 2</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGR1" data-ref="_M/DEFAULT_82543_TIPG_IPGR1">DEFAULT_82543_TIPG_IPGR1</dfn> 8</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR1_SHIFT" data-ref="_M/E1000_TIPG_IPGR1_SHIFT">E1000_TIPG_IPGR1_SHIFT</dfn>  10</u></td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82542_TIPG_IPGR2" data-ref="_M/DEFAULT_82542_TIPG_IPGR2">DEFAULT_82542_TIPG_IPGR2</dfn> 10</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGR2" data-ref="_M/DEFAULT_82543_TIPG_IPGR2">DEFAULT_82543_TIPG_IPGR2</dfn> 6</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR2_SHIFT" data-ref="_M/E1000_TIPG_IPGR2_SHIFT">E1000_TIPG_IPGR2_SHIFT</dfn>  20</u></td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDMAC_DPP" data-ref="_M/E1000_TXDMAC_DPP">E1000_TXDMAC_DPP</dfn> 0x00000001</u></td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td><i>/* Adaptive IFS defines */</i></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/TX_THRESHOLD_START" data-ref="_M/TX_THRESHOLD_START">TX_THRESHOLD_START</dfn>     8</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/TX_THRESHOLD_INCREMENT" data-ref="_M/TX_THRESHOLD_INCREMENT">TX_THRESHOLD_INCREMENT</dfn> 10</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/TX_THRESHOLD_DECREMENT" data-ref="_M/TX_THRESHOLD_DECREMENT">TX_THRESHOLD_DECREMENT</dfn> 1</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/TX_THRESHOLD_STOP" data-ref="_M/TX_THRESHOLD_STOP">TX_THRESHOLD_STOP</dfn>      190</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/TX_THRESHOLD_DISABLE" data-ref="_M/TX_THRESHOLD_DISABLE">TX_THRESHOLD_DISABLE</dfn>   0</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/TX_THRESHOLD_TIMER_MS" data-ref="_M/TX_THRESHOLD_TIMER_MS">TX_THRESHOLD_TIMER_MS</dfn>  10000</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/MIN_NUM_XMITS" data-ref="_M/MIN_NUM_XMITS">MIN_NUM_XMITS</dfn>          1000</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define <dfn class="macro" id="_M/IFS_MAX" data-ref="_M/IFS_MAX">IFS_MAX</dfn>                80</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/IFS_STEP" data-ref="_M/IFS_STEP">IFS_STEP</dfn>               10</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/IFS_MIN" data-ref="_M/IFS_MIN">IFS_MIN</dfn>                40</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/IFS_RATIO" data-ref="_M/IFS_RATIO">IFS_RATIO</dfn>              4</u></td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td><i>/* Extended Configuration Control and Size */</i></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE">E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE</dfn> 0x00000001</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE">E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE</dfn>  0x00000002</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_D_UD_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_D_UD_ENABLE">E1000_EXTCNF_CTRL_D_UD_ENABLE</dfn>       0x00000004</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_D_UD_LATENCY" data-ref="_M/E1000_EXTCNF_CTRL_D_UD_LATENCY">E1000_EXTCNF_CTRL_D_UD_LATENCY</dfn>      0x00000008</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_D_UD_OWNER" data-ref="_M/E1000_EXTCNF_CTRL_D_UD_OWNER">E1000_EXTCNF_CTRL_D_UD_OWNER</dfn>        0x00000010</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP" data-ref="_M/E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP">E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP</dfn> 0x00000020</u></td></tr>
<tr><th id="2371">2371</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP" data-ref="_M/E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP">E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP</dfn> 0x00000040</u></td></tr>
<tr><th id="2372">2372</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER" data-ref="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER">E1000_EXTCNF_CTRL_EXT_CNF_POINTER</dfn>   0x0FFF0000</u></td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_PHY_LENGTH" data-ref="_M/E1000_EXTCNF_SIZE_EXT_PHY_LENGTH">E1000_EXTCNF_SIZE_EXT_PHY_LENGTH</dfn>    0x000000FF</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH" data-ref="_M/E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH">E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH</dfn>   0x0000FF00</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH" data-ref="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH">E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH</dfn>   0x00FF0000</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE">E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE</dfn>  0x00000001</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_SWFLAG" data-ref="_M/E1000_EXTCNF_CTRL_SWFLAG">E1000_EXTCNF_CTRL_SWFLAG</dfn>            0x00000020</u></td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td><i>/* PBA constants */</i></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_8K" data-ref="_M/E1000_PBA_8K">E1000_PBA_8K</dfn> 0x0008	/* 8KB, default Rx allocation */</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_12K" data-ref="_M/E1000_PBA_12K">E1000_PBA_12K</dfn> 0x000C	/* 12KB, default Rx allocation */</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_16K" data-ref="_M/E1000_PBA_16K">E1000_PBA_16K</dfn> 0x0010	/* 16KB, default TX allocation */</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_20K" data-ref="_M/E1000_PBA_20K">E1000_PBA_20K</dfn> 0x0014</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_22K" data-ref="_M/E1000_PBA_22K">E1000_PBA_22K</dfn> 0x0016</u></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_24K" data-ref="_M/E1000_PBA_24K">E1000_PBA_24K</dfn> 0x0018</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_30K" data-ref="_M/E1000_PBA_30K">E1000_PBA_30K</dfn> 0x001E</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_32K" data-ref="_M/E1000_PBA_32K">E1000_PBA_32K</dfn> 0x0020</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_34K" data-ref="_M/E1000_PBA_34K">E1000_PBA_34K</dfn> 0x0022</u></td></tr>
<tr><th id="2390">2390</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_38K" data-ref="_M/E1000_PBA_38K">E1000_PBA_38K</dfn> 0x0026</u></td></tr>
<tr><th id="2391">2391</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_40K" data-ref="_M/E1000_PBA_40K">E1000_PBA_40K</dfn> 0x0028</u></td></tr>
<tr><th id="2392">2392</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_48K" data-ref="_M/E1000_PBA_48K">E1000_PBA_48K</dfn> 0x0030	/* 48KB, default RX allocation */</u></td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS_16K" data-ref="_M/E1000_PBS_16K">E1000_PBS_16K</dfn> E1000_PBA_16K</u></td></tr>
<tr><th id="2395">2395</th><td></td></tr>
<tr><th id="2396">2396</th><td><i>/* Flow Control Constants */</i></td></tr>
<tr><th id="2397">2397</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_LOW" data-ref="_M/FLOW_CONTROL_ADDRESS_LOW">FLOW_CONTROL_ADDRESS_LOW</dfn>  0x00C28001</u></td></tr>
<tr><th id="2398">2398</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_HIGH" data-ref="_M/FLOW_CONTROL_ADDRESS_HIGH">FLOW_CONTROL_ADDRESS_HIGH</dfn> 0x00000100</u></td></tr>
<tr><th id="2399">2399</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_TYPE" data-ref="_M/FLOW_CONTROL_TYPE">FLOW_CONTROL_TYPE</dfn>         0x8808</u></td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td><i>/* The historical defaults for the flow control values are given below. */</i></td></tr>
<tr><th id="2402">2402</th><td><u>#define <dfn class="macro" id="_M/FC_DEFAULT_HI_THRESH" data-ref="_M/FC_DEFAULT_HI_THRESH">FC_DEFAULT_HI_THRESH</dfn>        (0x8000)	/* 32KB */</u></td></tr>
<tr><th id="2403">2403</th><td><u>#define <dfn class="macro" id="_M/FC_DEFAULT_LO_THRESH" data-ref="_M/FC_DEFAULT_LO_THRESH">FC_DEFAULT_LO_THRESH</dfn>        (0x4000)	/* 16KB */</u></td></tr>
<tr><th id="2404">2404</th><td><u>#define <dfn class="macro" id="_M/FC_DEFAULT_TX_TIMER" data-ref="_M/FC_DEFAULT_TX_TIMER">FC_DEFAULT_TX_TIMER</dfn>         (0x100)	/* ~130 us */</u></td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td><i>/* PCIX Config space */</i></td></tr>
<tr><th id="2407">2407</th><td><u>#define <dfn class="macro" id="_M/PCIX_COMMAND_REGISTER" data-ref="_M/PCIX_COMMAND_REGISTER">PCIX_COMMAND_REGISTER</dfn>    0xE6</u></td></tr>
<tr><th id="2408">2408</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_REGISTER_LO" data-ref="_M/PCIX_STATUS_REGISTER_LO">PCIX_STATUS_REGISTER_LO</dfn>  0xE8</u></td></tr>
<tr><th id="2409">2409</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_REGISTER_HI" data-ref="_M/PCIX_STATUS_REGISTER_HI">PCIX_STATUS_REGISTER_HI</dfn>  0xEA</u></td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td><u>#define <dfn class="macro" id="_M/PCIX_COMMAND_MMRBC_MASK" data-ref="_M/PCIX_COMMAND_MMRBC_MASK">PCIX_COMMAND_MMRBC_MASK</dfn>      0x000C</u></td></tr>
<tr><th id="2412">2412</th><td><u>#define <dfn class="macro" id="_M/PCIX_COMMAND_MMRBC_SHIFT" data-ref="_M/PCIX_COMMAND_MMRBC_SHIFT">PCIX_COMMAND_MMRBC_SHIFT</dfn>     0x2</u></td></tr>
<tr><th id="2413">2413</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_MASK" data-ref="_M/PCIX_STATUS_HI_MMRBC_MASK">PCIX_STATUS_HI_MMRBC_MASK</dfn>    0x0060</u></td></tr>
<tr><th id="2414">2414</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_SHIFT" data-ref="_M/PCIX_STATUS_HI_MMRBC_SHIFT">PCIX_STATUS_HI_MMRBC_SHIFT</dfn>   0x5</u></td></tr>
<tr><th id="2415">2415</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_4K" data-ref="_M/PCIX_STATUS_HI_MMRBC_4K">PCIX_STATUS_HI_MMRBC_4K</dfn>      0x3</u></td></tr>
<tr><th id="2416">2416</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_2K" data-ref="_M/PCIX_STATUS_HI_MMRBC_2K">PCIX_STATUS_HI_MMRBC_2K</dfn>      0x2</u></td></tr>
<tr><th id="2417">2417</th><td></td></tr>
<tr><th id="2418">2418</th><td><i>/* Number of bits required to shift right the "pause" bits from the</i></td></tr>
<tr><th id="2419">2419</th><td><i> * EEPROM (bits 13:12) to the "pause" (bits 8:7) field in the TXCW register.</i></td></tr>
<tr><th id="2420">2420</th><td><i> */</i></td></tr>
<tr><th id="2421">2421</th><td><u>#define <dfn class="macro" id="_M/PAUSE_SHIFT" data-ref="_M/PAUSE_SHIFT">PAUSE_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td><i>/* Number of bits required to shift left the "SWDPIO" bits from the</i></td></tr>
<tr><th id="2424">2424</th><td><i> * EEPROM (bits 8:5) to the "SWDPIO" (bits 25:22) field in the CTRL register.</i></td></tr>
<tr><th id="2425">2425</th><td><i> */</i></td></tr>
<tr><th id="2426">2426</th><td><u>#define <dfn class="macro" id="_M/SWDPIO_SHIFT" data-ref="_M/SWDPIO_SHIFT">SWDPIO_SHIFT</dfn> 17</u></td></tr>
<tr><th id="2427">2427</th><td></td></tr>
<tr><th id="2428">2428</th><td><i>/* Number of bits required to shift left the "SWDPIO_EXT" bits from the</i></td></tr>
<tr><th id="2429">2429</th><td><i> * EEPROM word F (bits 7:4) to the bits 11:8 of The Extended CTRL register.</i></td></tr>
<tr><th id="2430">2430</th><td><i> */</i></td></tr>
<tr><th id="2431">2431</th><td><u>#define <dfn class="macro" id="_M/SWDPIO__EXT_SHIFT" data-ref="_M/SWDPIO__EXT_SHIFT">SWDPIO__EXT_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td><i>/* Number of bits required to shift left the "ILOS" bit from the EEPROM</i></td></tr>
<tr><th id="2434">2434</th><td><i> * (bit 4) to the "ILOS" (bit 7) field in the CTRL register.</i></td></tr>
<tr><th id="2435">2435</th><td><i> */</i></td></tr>
<tr><th id="2436">2436</th><td><u>#define <dfn class="macro" id="_M/ILOS_SHIFT" data-ref="_M/ILOS_SHIFT">ILOS_SHIFT</dfn>  3</u></td></tr>
<tr><th id="2437">2437</th><td></td></tr>
<tr><th id="2438">2438</th><td><u>#define <dfn class="macro" id="_M/RECEIVE_BUFFER_ALIGN_SIZE" data-ref="_M/RECEIVE_BUFFER_ALIGN_SIZE">RECEIVE_BUFFER_ALIGN_SIZE</dfn>  (256)</u></td></tr>
<tr><th id="2439">2439</th><td></td></tr>
<tr><th id="2440">2440</th><td><i>/* Number of milliseconds we wait for auto-negotiation to complete */</i></td></tr>
<tr><th id="2441">2441</th><td><u>#define <dfn class="macro" id="_M/LINK_UP_TIMEOUT" data-ref="_M/LINK_UP_TIMEOUT">LINK_UP_TIMEOUT</dfn>             500</u></td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td><i>/* Number of milliseconds we wait for Eeprom auto read bit done after MAC reset */</i></td></tr>
<tr><th id="2444">2444</th><td><u>#define <dfn class="macro" id="_M/AUTO_READ_DONE_TIMEOUT" data-ref="_M/AUTO_READ_DONE_TIMEOUT">AUTO_READ_DONE_TIMEOUT</dfn>      10</u></td></tr>
<tr><th id="2445">2445</th><td><i>/* Number of milliseconds we wait for PHY configuration done after MAC reset */</i></td></tr>
<tr><th id="2446">2446</th><td><u>#define <dfn class="macro" id="_M/PHY_CFG_TIMEOUT" data-ref="_M/PHY_CFG_TIMEOUT">PHY_CFG_TIMEOUT</dfn>             100</u></td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td><u>#define <dfn class="macro" id="_M/E1000_TX_BUFFER_SIZE" data-ref="_M/E1000_TX_BUFFER_SIZE">E1000_TX_BUFFER_SIZE</dfn> ((u32)1514)</u></td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td><i>/* The carrier extension symbol, as received by the NIC. */</i></td></tr>
<tr><th id="2451">2451</th><td><u>#define <dfn class="macro" id="_M/CARRIER_EXTENSION" data-ref="_M/CARRIER_EXTENSION">CARRIER_EXTENSION</dfn>   0x0F</u></td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><i>/* TBI_ACCEPT macro definition:</i></td></tr>
<tr><th id="2454">2454</th><td><i> *</i></td></tr>
<tr><th id="2455">2455</th><td><i> * This macro requires:</i></td></tr>
<tr><th id="2456">2456</th><td><i> *      adapter = a pointer to struct e1000_hw</i></td></tr>
<tr><th id="2457">2457</th><td><i> *      status = the 8 bit status field of the RX descriptor with EOP set</i></td></tr>
<tr><th id="2458">2458</th><td><i> *      error = the 8 bit error field of the RX descriptor with EOP set</i></td></tr>
<tr><th id="2459">2459</th><td><i> *      length = the sum of all the length fields of the RX descriptors that</i></td></tr>
<tr><th id="2460">2460</th><td><i> *               make up the current frame</i></td></tr>
<tr><th id="2461">2461</th><td><i> *      last_byte = the last byte of the frame DMAed by the hardware</i></td></tr>
<tr><th id="2462">2462</th><td><i> *      max_frame_length = the maximum frame length we want to accept.</i></td></tr>
<tr><th id="2463">2463</th><td><i> *      min_frame_length = the minimum frame length we want to accept.</i></td></tr>
<tr><th id="2464">2464</th><td><i> *</i></td></tr>
<tr><th id="2465">2465</th><td><i> * This macro is a conditional that should be used in the interrupt</i></td></tr>
<tr><th id="2466">2466</th><td><i> * handler's Rx processing routine when RxErrors have been detected.</i></td></tr>
<tr><th id="2467">2467</th><td><i> *</i></td></tr>
<tr><th id="2468">2468</th><td><i> * Typical use:</i></td></tr>
<tr><th id="2469">2469</th><td><i> *  ...</i></td></tr>
<tr><th id="2470">2470</th><td><i> *  if (TBI_ACCEPT) {</i></td></tr>
<tr><th id="2471">2471</th><td><i> *      accept_frame = true;</i></td></tr>
<tr><th id="2472">2472</th><td><i> *      e1000_tbi_adjust_stats(adapter, MacAddress);</i></td></tr>
<tr><th id="2473">2473</th><td><i> *      frame_length--;</i></td></tr>
<tr><th id="2474">2474</th><td><i> *  } else {</i></td></tr>
<tr><th id="2475">2475</th><td><i> *      accept_frame = false;</i></td></tr>
<tr><th id="2476">2476</th><td><i> *  }</i></td></tr>
<tr><th id="2477">2477</th><td><i> *  ...</i></td></tr>
<tr><th id="2478">2478</th><td><i> */</i></td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td><u>#define <dfn class="macro" id="_M/TBI_ACCEPT" data-ref="_M/TBI_ACCEPT">TBI_ACCEPT</dfn>(adapter, status, errors, length, last_byte) \</u></td></tr>
<tr><th id="2481">2481</th><td><u>    ((adapter)-&gt;tbi_compatibility_on &amp;&amp; \</u></td></tr>
<tr><th id="2482">2482</th><td><u>     (((errors) &amp; E1000_RXD_ERR_FRAME_ERR_MASK) == E1000_RXD_ERR_CE) &amp;&amp; \</u></td></tr>
<tr><th id="2483">2483</th><td><u>     ((last_byte) == CARRIER_EXTENSION) &amp;&amp; \</u></td></tr>
<tr><th id="2484">2484</th><td><u>     (((status) &amp; E1000_RXD_STAT_VP) ? \</u></td></tr>
<tr><th id="2485">2485</th><td><u>          (((length) &gt; ((adapter)-&gt;min_frame_size - VLAN_TAG_SIZE)) &amp;&amp; \</u></td></tr>
<tr><th id="2486">2486</th><td><u>           ((length) &lt;= ((adapter)-&gt;max_frame_size + 1))) : \</u></td></tr>
<tr><th id="2487">2487</th><td><u>          (((length) &gt; (adapter)-&gt;min_frame_size) &amp;&amp; \</u></td></tr>
<tr><th id="2488">2488</th><td><u>           ((length) &lt;= ((adapter)-&gt;max_frame_size + VLAN_TAG_SIZE + 1)))))</u></td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td><i>/* Structures, enums, and macros for the PHY */</i></td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td><i>/* Bit definitions for the Management Data IO (MDIO) and Management Data</i></td></tr>
<tr><th id="2493">2493</th><td><i> * Clock (MDC) pins in the Device Control Register.</i></td></tr>
<tr><th id="2494">2494</th><td><i> */</i></td></tr>
<tr><th id="2495">2495</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RESET_DIR" data-ref="_M/E1000_CTRL_PHY_RESET_DIR">E1000_CTRL_PHY_RESET_DIR</dfn>  E1000_CTRL_SWDPIO0</u></td></tr>
<tr><th id="2496">2496</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RESET" data-ref="_M/E1000_CTRL_PHY_RESET">E1000_CTRL_PHY_RESET</dfn>      E1000_CTRL_SWDPIN0</u></td></tr>
<tr><th id="2497">2497</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDIO_DIR" data-ref="_M/E1000_CTRL_MDIO_DIR">E1000_CTRL_MDIO_DIR</dfn>       E1000_CTRL_SWDPIO2</u></td></tr>
<tr><th id="2498">2498</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDIO" data-ref="_M/E1000_CTRL_MDIO">E1000_CTRL_MDIO</dfn>           E1000_CTRL_SWDPIN2</u></td></tr>
<tr><th id="2499">2499</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDC_DIR" data-ref="_M/E1000_CTRL_MDC_DIR">E1000_CTRL_MDC_DIR</dfn>        E1000_CTRL_SWDPIO3</u></td></tr>
<tr><th id="2500">2500</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDC" data-ref="_M/E1000_CTRL_MDC">E1000_CTRL_MDC</dfn>            E1000_CTRL_SWDPIN3</u></td></tr>
<tr><th id="2501">2501</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RESET_DIR4" data-ref="_M/E1000_CTRL_PHY_RESET_DIR4">E1000_CTRL_PHY_RESET_DIR4</dfn> E1000_CTRL_EXT_SDP4_DIR</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RESET4" data-ref="_M/E1000_CTRL_PHY_RESET4">E1000_CTRL_PHY_RESET4</dfn>     E1000_CTRL_EXT_SDP4_DATA</u></td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td><i>/* PHY 1000 MII Register/Bit Definitions */</i></td></tr>
<tr><th id="2505">2505</th><td><i>/* PHY Registers defined by IEEE */</i></td></tr>
<tr><th id="2506">2506</th><td><u>#define <dfn class="macro" id="_M/PHY_CTRL" data-ref="_M/PHY_CTRL">PHY_CTRL</dfn>         0x00	/* Control Register */</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/PHY_STATUS" data-ref="_M/PHY_STATUS">PHY_STATUS</dfn>       0x01	/* Status Register */</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define <dfn class="macro" id="_M/PHY_ID1" data-ref="_M/PHY_ID1">PHY_ID1</dfn>          0x02	/* Phy Id Reg (word 1) */</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define <dfn class="macro" id="_M/PHY_ID2" data-ref="_M/PHY_ID2">PHY_ID2</dfn>          0x03	/* Phy Id Reg (word 2) */</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_ADV" data-ref="_M/PHY_AUTONEG_ADV">PHY_AUTONEG_ADV</dfn>  0x04	/* Autoneg Advertisement */</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_ABILITY" data-ref="_M/PHY_LP_ABILITY">PHY_LP_ABILITY</dfn>   0x05	/* Link Partner Ability (Base Page) */</u></td></tr>
<tr><th id="2512">2512</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_EXP" data-ref="_M/PHY_AUTONEG_EXP">PHY_AUTONEG_EXP</dfn>  0x06	/* Autoneg Expansion Reg */</u></td></tr>
<tr><th id="2513">2513</th><td><u>#define <dfn class="macro" id="_M/PHY_NEXT_PAGE_TX" data-ref="_M/PHY_NEXT_PAGE_TX">PHY_NEXT_PAGE_TX</dfn> 0x07	/* Next Page TX */</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_NEXT_PAGE" data-ref="_M/PHY_LP_NEXT_PAGE">PHY_LP_NEXT_PAGE</dfn> 0x08	/* Link Partner Next Page */</u></td></tr>
<tr><th id="2515">2515</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_CTRL" data-ref="_M/PHY_1000T_CTRL">PHY_1000T_CTRL</dfn>   0x09	/* 1000Base-T Control Reg */</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_STATUS" data-ref="_M/PHY_1000T_STATUS">PHY_1000T_STATUS</dfn> 0x0A	/* 1000Base-T Status Reg */</u></td></tr>
<tr><th id="2517">2517</th><td><u>#define <dfn class="macro" id="_M/PHY_EXT_STATUS" data-ref="_M/PHY_EXT_STATUS">PHY_EXT_STATUS</dfn>   0x0F	/* Extended Status Reg */</u></td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_REG_ADDRESS" data-ref="_M/MAX_PHY_REG_ADDRESS">MAX_PHY_REG_ADDRESS</dfn>        0x1F	/* 5 bit address bus (0-0x1F) */</u></td></tr>
<tr><th id="2520">2520</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_MULTI_PAGE_REG" data-ref="_M/MAX_PHY_MULTI_PAGE_REG">MAX_PHY_MULTI_PAGE_REG</dfn>     0xF	/* Registers equal on all pages */</u></td></tr>
<tr><th id="2521">2521</th><td></td></tr>
<tr><th id="2522">2522</th><td><i>/* M88E1000 Specific Registers */</i></td></tr>
<tr><th id="2523">2523</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_CTRL" data-ref="_M/M88E1000_PHY_SPEC_CTRL">M88E1000_PHY_SPEC_CTRL</dfn>     0x10	/* PHY Specific Control Register */</u></td></tr>
<tr><th id="2524">2524</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_STATUS" data-ref="_M/M88E1000_PHY_SPEC_STATUS">M88E1000_PHY_SPEC_STATUS</dfn>   0x11	/* PHY Specific Status Register */</u></td></tr>
<tr><th id="2525">2525</th><td><u>#define <dfn class="macro" id="_M/M88E1000_INT_ENABLE" data-ref="_M/M88E1000_INT_ENABLE">M88E1000_INT_ENABLE</dfn>        0x12	/* Interrupt Enable Register */</u></td></tr>
<tr><th id="2526">2526</th><td><u>#define <dfn class="macro" id="_M/M88E1000_INT_STATUS" data-ref="_M/M88E1000_INT_STATUS">M88E1000_INT_STATUS</dfn>        0x13	/* Interrupt Status Register */</u></td></tr>
<tr><th id="2527">2527</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EXT_PHY_SPEC_CTRL" data-ref="_M/M88E1000_EXT_PHY_SPEC_CTRL">M88E1000_EXT_PHY_SPEC_CTRL</dfn> 0x14	/* Extended PHY Specific Control */</u></td></tr>
<tr><th id="2528">2528</th><td><u>#define <dfn class="macro" id="_M/M88E1000_RX_ERR_CNTR" data-ref="_M/M88E1000_RX_ERR_CNTR">M88E1000_RX_ERR_CNTR</dfn>       0x15	/* Receive Error Counter */</u></td></tr>
<tr><th id="2529">2529</th><td></td></tr>
<tr><th id="2530">2530</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_EXT_CTRL" data-ref="_M/M88E1000_PHY_EXT_CTRL">M88E1000_PHY_EXT_CTRL</dfn>      0x1A	/* PHY extend control register */</u></td></tr>
<tr><th id="2531">2531</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_PAGE_SELECT" data-ref="_M/M88E1000_PHY_PAGE_SELECT">M88E1000_PHY_PAGE_SELECT</dfn>   0x1D	/* Reg 29 for page number setting */</u></td></tr>
<tr><th id="2532">2532</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_GEN_CONTROL" data-ref="_M/M88E1000_PHY_GEN_CONTROL">M88E1000_PHY_GEN_CONTROL</dfn>   0x1E	/* Its meaning depends on reg 29 */</u></td></tr>
<tr><th id="2533">2533</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_VCO_REG_BIT8" data-ref="_M/M88E1000_PHY_VCO_REG_BIT8">M88E1000_PHY_VCO_REG_BIT8</dfn>  0x100	/* Bits 8 &amp; 11 are adjusted for */</u></td></tr>
<tr><th id="2534">2534</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_VCO_REG_BIT11" data-ref="_M/M88E1000_PHY_VCO_REG_BIT11">M88E1000_PHY_VCO_REG_BIT11</dfn> 0x800	/* improved BER performance */</u></td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_IEEE_REGS_PAGE" data-ref="_M/IGP01E1000_IEEE_REGS_PAGE">IGP01E1000_IEEE_REGS_PAGE</dfn>  0x0000</u></td></tr>
<tr><th id="2537">2537</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_IEEE_RESTART_AUTONEG" data-ref="_M/IGP01E1000_IEEE_RESTART_AUTONEG">IGP01E1000_IEEE_RESTART_AUTONEG</dfn> 0x3300</u></td></tr>
<tr><th id="2538">2538</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_IEEE_FORCE_GIGA" data-ref="_M/IGP01E1000_IEEE_FORCE_GIGA">IGP01E1000_IEEE_FORCE_GIGA</dfn>      0x0140</u></td></tr>
<tr><th id="2539">2539</th><td></td></tr>
<tr><th id="2540">2540</th><td><i>/* IGP01E1000 Specific Registers */</i></td></tr>
<tr><th id="2541">2541</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_PORT_CONFIG" data-ref="_M/IGP01E1000_PHY_PORT_CONFIG">IGP01E1000_PHY_PORT_CONFIG</dfn> 0x10	/* PHY Specific Port Config Register */</u></td></tr>
<tr><th id="2542">2542</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_PORT_STATUS" data-ref="_M/IGP01E1000_PHY_PORT_STATUS">IGP01E1000_PHY_PORT_STATUS</dfn> 0x11	/* PHY Specific Status Register */</u></td></tr>
<tr><th id="2543">2543</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_PORT_CTRL" data-ref="_M/IGP01E1000_PHY_PORT_CTRL">IGP01E1000_PHY_PORT_CTRL</dfn>   0x12	/* PHY Specific Control Register */</u></td></tr>
<tr><th id="2544">2544</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_LINK_HEALTH" data-ref="_M/IGP01E1000_PHY_LINK_HEALTH">IGP01E1000_PHY_LINK_HEALTH</dfn> 0x13	/* PHY Link Health Register */</u></td></tr>
<tr><th id="2545">2545</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_GMII_FIFO" data-ref="_M/IGP01E1000_GMII_FIFO">IGP01E1000_GMII_FIFO</dfn>       0x14	/* GMII FIFO Register */</u></td></tr>
<tr><th id="2546">2546</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_CHANNEL_QUALITY" data-ref="_M/IGP01E1000_PHY_CHANNEL_QUALITY">IGP01E1000_PHY_CHANNEL_QUALITY</dfn> 0x15	/* PHY Channel Quality Register */</u></td></tr>
<tr><th id="2547">2547</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PHY_POWER_MGMT" data-ref="_M/IGP02E1000_PHY_POWER_MGMT">IGP02E1000_PHY_POWER_MGMT</dfn>      0x19</u></td></tr>
<tr><th id="2548">2548</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_PAGE_SELECT" data-ref="_M/IGP01E1000_PHY_PAGE_SELECT">IGP01E1000_PHY_PAGE_SELECT</dfn>     0x1F	/* PHY Page Select Core Register */</u></td></tr>
<tr><th id="2549">2549</th><td></td></tr>
<tr><th id="2550">2550</th><td><i>/* IGP01E1000 AGC Registers - stores the cable length values*/</i></td></tr>
<tr><th id="2551">2551</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_A" data-ref="_M/IGP01E1000_PHY_AGC_A">IGP01E1000_PHY_AGC_A</dfn>        0x1172</u></td></tr>
<tr><th id="2552">2552</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_B" data-ref="_M/IGP01E1000_PHY_AGC_B">IGP01E1000_PHY_AGC_B</dfn>        0x1272</u></td></tr>
<tr><th id="2553">2553</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_C" data-ref="_M/IGP01E1000_PHY_AGC_C">IGP01E1000_PHY_AGC_C</dfn>        0x1472</u></td></tr>
<tr><th id="2554">2554</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_D" data-ref="_M/IGP01E1000_PHY_AGC_D">IGP01E1000_PHY_AGC_D</dfn>        0x1872</u></td></tr>
<tr><th id="2555">2555</th><td></td></tr>
<tr><th id="2556">2556</th><td><i>/* IGP02E1000 AGC Registers for cable length values */</i></td></tr>
<tr><th id="2557">2557</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PHY_AGC_A" data-ref="_M/IGP02E1000_PHY_AGC_A">IGP02E1000_PHY_AGC_A</dfn>        0x11B1</u></td></tr>
<tr><th id="2558">2558</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PHY_AGC_B" data-ref="_M/IGP02E1000_PHY_AGC_B">IGP02E1000_PHY_AGC_B</dfn>        0x12B1</u></td></tr>
<tr><th id="2559">2559</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PHY_AGC_C" data-ref="_M/IGP02E1000_PHY_AGC_C">IGP02E1000_PHY_AGC_C</dfn>        0x14B1</u></td></tr>
<tr><th id="2560">2560</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PHY_AGC_D" data-ref="_M/IGP02E1000_PHY_AGC_D">IGP02E1000_PHY_AGC_D</dfn>        0x18B1</u></td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td><i>/* IGP01E1000 DSP Reset Register */</i></td></tr>
<tr><th id="2563">2563</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_RESET" data-ref="_M/IGP01E1000_PHY_DSP_RESET">IGP01E1000_PHY_DSP_RESET</dfn>   0x1F33</u></td></tr>
<tr><th id="2564">2564</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_SET" data-ref="_M/IGP01E1000_PHY_DSP_SET">IGP01E1000_PHY_DSP_SET</dfn>     0x1F71</u></td></tr>
<tr><th id="2565">2565</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_FFE" data-ref="_M/IGP01E1000_PHY_DSP_FFE">IGP01E1000_PHY_DSP_FFE</dfn>     0x1F35</u></td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_CHANNEL_NUM" data-ref="_M/IGP01E1000_PHY_CHANNEL_NUM">IGP01E1000_PHY_CHANNEL_NUM</dfn>    4</u></td></tr>
<tr><th id="2568">2568</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PHY_CHANNEL_NUM" data-ref="_M/IGP02E1000_PHY_CHANNEL_NUM">IGP02E1000_PHY_CHANNEL_NUM</dfn>    4</u></td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_A" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_A">IGP01E1000_PHY_AGC_PARAM_A</dfn>    0x1171</u></td></tr>
<tr><th id="2571">2571</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_B" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_B">IGP01E1000_PHY_AGC_PARAM_B</dfn>    0x1271</u></td></tr>
<tr><th id="2572">2572</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_C" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_C">IGP01E1000_PHY_AGC_PARAM_C</dfn>    0x1471</u></td></tr>
<tr><th id="2573">2573</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_D" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_D">IGP01E1000_PHY_AGC_PARAM_D</dfn>    0x1871</u></td></tr>
<tr><th id="2574">2574</th><td></td></tr>
<tr><th id="2575">2575</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_EDAC_MU_INDEX" data-ref="_M/IGP01E1000_PHY_EDAC_MU_INDEX">IGP01E1000_PHY_EDAC_MU_INDEX</dfn>        0xC000</u></td></tr>
<tr><th id="2576">2576</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS" data-ref="_M/IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS">IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS</dfn> 0x8000</u></td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_ANALOG_TX_STATE" data-ref="_M/IGP01E1000_PHY_ANALOG_TX_STATE">IGP01E1000_PHY_ANALOG_TX_STATE</dfn>      0x2890</u></td></tr>
<tr><th id="2579">2579</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_ANALOG_CLASS_A" data-ref="_M/IGP01E1000_PHY_ANALOG_CLASS_A">IGP01E1000_PHY_ANALOG_CLASS_A</dfn>       0x2000</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_FORCE_ANALOG_ENABLE" data-ref="_M/IGP01E1000_PHY_FORCE_ANALOG_ENABLE">IGP01E1000_PHY_FORCE_ANALOG_ENABLE</dfn>  0x0004</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_FFE_CM_CP" data-ref="_M/IGP01E1000_PHY_DSP_FFE_CM_CP">IGP01E1000_PHY_DSP_FFE_CM_CP</dfn>        0x0069</u></td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_FFE_DEFAULT" data-ref="_M/IGP01E1000_PHY_DSP_FFE_DEFAULT">IGP01E1000_PHY_DSP_FFE_DEFAULT</dfn>      0x002A</u></td></tr>
<tr><th id="2584">2584</th><td><i>/* IGP01E1000 PCS Initialization register - stores the polarity status when</i></td></tr>
<tr><th id="2585">2585</th><td><i> * speed = 1000 Mbps. */</i></td></tr>
<tr><th id="2586">2586</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_PCS_INIT_REG" data-ref="_M/IGP01E1000_PHY_PCS_INIT_REG">IGP01E1000_PHY_PCS_INIT_REG</dfn>  0x00B4</u></td></tr>
<tr><th id="2587">2587</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_PCS_CTRL_REG" data-ref="_M/IGP01E1000_PHY_PCS_CTRL_REG">IGP01E1000_PHY_PCS_CTRL_REG</dfn>  0x00B5</u></td></tr>
<tr><th id="2588">2588</th><td></td></tr>
<tr><th id="2589">2589</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_REGS_PAGE" data-ref="_M/IGP01E1000_ANALOG_REGS_PAGE">IGP01E1000_ANALOG_REGS_PAGE</dfn>  0x20C0</u></td></tr>
<tr><th id="2590">2590</th><td></td></tr>
<tr><th id="2591">2591</th><td><i>/* PHY Control Register */</i></td></tr>
<tr><th id="2592">2592</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_SELECT_MSB" data-ref="_M/MII_CR_SPEED_SELECT_MSB">MII_CR_SPEED_SELECT_MSB</dfn> 0x0040	/* bits 6,13: 10=1000, 01=100, 00=10 */</u></td></tr>
<tr><th id="2593">2593</th><td><u>#define <dfn class="macro" id="_M/MII_CR_COLL_TEST_ENABLE" data-ref="_M/MII_CR_COLL_TEST_ENABLE">MII_CR_COLL_TEST_ENABLE</dfn> 0x0080	/* Collision test enable */</u></td></tr>
<tr><th id="2594">2594</th><td><u>#define <dfn class="macro" id="_M/MII_CR_FULL_DUPLEX" data-ref="_M/MII_CR_FULL_DUPLEX">MII_CR_FULL_DUPLEX</dfn>      0x0100	/* FDX =1, half duplex =0 */</u></td></tr>
<tr><th id="2595">2595</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESTART_AUTO_NEG" data-ref="_M/MII_CR_RESTART_AUTO_NEG">MII_CR_RESTART_AUTO_NEG</dfn> 0x0200	/* Restart auto negotiation */</u></td></tr>
<tr><th id="2596">2596</th><td><u>#define <dfn class="macro" id="_M/MII_CR_ISOLATE" data-ref="_M/MII_CR_ISOLATE">MII_CR_ISOLATE</dfn>          0x0400	/* Isolate PHY from MII */</u></td></tr>
<tr><th id="2597">2597</th><td><u>#define <dfn class="macro" id="_M/MII_CR_POWER_DOWN" data-ref="_M/MII_CR_POWER_DOWN">MII_CR_POWER_DOWN</dfn>       0x0800	/* Power down */</u></td></tr>
<tr><th id="2598">2598</th><td><u>#define <dfn class="macro" id="_M/MII_CR_AUTO_NEG_EN" data-ref="_M/MII_CR_AUTO_NEG_EN">MII_CR_AUTO_NEG_EN</dfn>      0x1000	/* Auto Neg Enable */</u></td></tr>
<tr><th id="2599">2599</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_SELECT_LSB" data-ref="_M/MII_CR_SPEED_SELECT_LSB">MII_CR_SPEED_SELECT_LSB</dfn> 0x2000	/* bits 6,13: 10=1000, 01=100, 00=10 */</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/MII_CR_LOOPBACK" data-ref="_M/MII_CR_LOOPBACK">MII_CR_LOOPBACK</dfn>         0x4000	/* 0 = normal, 1 = loopback */</u></td></tr>
<tr><th id="2601">2601</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESET" data-ref="_M/MII_CR_RESET">MII_CR_RESET</dfn>            0x8000	/* 0 = normal, 1 = PHY reset */</u></td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td><i>/* PHY Status Register */</i></td></tr>
<tr><th id="2604">2604</th><td><u>#define <dfn class="macro" id="_M/MII_SR_EXTENDED_CAPS" data-ref="_M/MII_SR_EXTENDED_CAPS">MII_SR_EXTENDED_CAPS</dfn>     0x0001	/* Extended register capabilities */</u></td></tr>
<tr><th id="2605">2605</th><td><u>#define <dfn class="macro" id="_M/MII_SR_JABBER_DETECT" data-ref="_M/MII_SR_JABBER_DETECT">MII_SR_JABBER_DETECT</dfn>     0x0002	/* Jabber Detected */</u></td></tr>
<tr><th id="2606">2606</th><td><u>#define <dfn class="macro" id="_M/MII_SR_LINK_STATUS" data-ref="_M/MII_SR_LINK_STATUS">MII_SR_LINK_STATUS</dfn>       0x0004	/* Link Status 1 = link */</u></td></tr>
<tr><th id="2607">2607</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_CAPS" data-ref="_M/MII_SR_AUTONEG_CAPS">MII_SR_AUTONEG_CAPS</dfn>      0x0008	/* Auto Neg Capable */</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define <dfn class="macro" id="_M/MII_SR_REMOTE_FAULT" data-ref="_M/MII_SR_REMOTE_FAULT">MII_SR_REMOTE_FAULT</dfn>      0x0010	/* Remote Fault Detect */</u></td></tr>
<tr><th id="2609">2609</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_COMPLETE" data-ref="_M/MII_SR_AUTONEG_COMPLETE">MII_SR_AUTONEG_COMPLETE</dfn>  0x0020	/* Auto Neg Complete */</u></td></tr>
<tr><th id="2610">2610</th><td><u>#define <dfn class="macro" id="_M/MII_SR_PREAMBLE_SUPPRESS" data-ref="_M/MII_SR_PREAMBLE_SUPPRESS">MII_SR_PREAMBLE_SUPPRESS</dfn> 0x0040	/* Preamble may be suppressed */</u></td></tr>
<tr><th id="2611">2611</th><td><u>#define <dfn class="macro" id="_M/MII_SR_EXTENDED_STATUS" data-ref="_M/MII_SR_EXTENDED_STATUS">MII_SR_EXTENDED_STATUS</dfn>   0x0100	/* Ext. status info in Reg 0x0F */</u></td></tr>
<tr><th id="2612">2612</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T2_HD_CAPS" data-ref="_M/MII_SR_100T2_HD_CAPS">MII_SR_100T2_HD_CAPS</dfn>     0x0200	/* 100T2 Half Duplex Capable */</u></td></tr>
<tr><th id="2613">2613</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T2_FD_CAPS" data-ref="_M/MII_SR_100T2_FD_CAPS">MII_SR_100T2_FD_CAPS</dfn>     0x0400	/* 100T2 Full Duplex Capable */</u></td></tr>
<tr><th id="2614">2614</th><td><u>#define <dfn class="macro" id="_M/MII_SR_10T_HD_CAPS" data-ref="_M/MII_SR_10T_HD_CAPS">MII_SR_10T_HD_CAPS</dfn>       0x0800	/* 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="2615">2615</th><td><u>#define <dfn class="macro" id="_M/MII_SR_10T_FD_CAPS" data-ref="_M/MII_SR_10T_FD_CAPS">MII_SR_10T_FD_CAPS</dfn>       0x1000	/* 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="2616">2616</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100X_HD_CAPS" data-ref="_M/MII_SR_100X_HD_CAPS">MII_SR_100X_HD_CAPS</dfn>      0x2000	/* 100X  Half Duplex Capable */</u></td></tr>
<tr><th id="2617">2617</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100X_FD_CAPS" data-ref="_M/MII_SR_100X_FD_CAPS">MII_SR_100X_FD_CAPS</dfn>      0x4000	/* 100X  Full Duplex Capable */</u></td></tr>
<tr><th id="2618">2618</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T4_CAPS" data-ref="_M/MII_SR_100T4_CAPS">MII_SR_100T4_CAPS</dfn>        0x8000	/* 100T4 Capable */</u></td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td><i>/* Autoneg Advertisement Register */</i></td></tr>
<tr><th id="2621">2621</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_SELECTOR_FIELD" data-ref="_M/NWAY_AR_SELECTOR_FIELD">NWAY_AR_SELECTOR_FIELD</dfn> 0x0001	/* indicates IEEE 802.3 CSMA/CD */</u></td></tr>
<tr><th id="2622">2622</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_10T_HD_CAPS" data-ref="_M/NWAY_AR_10T_HD_CAPS">NWAY_AR_10T_HD_CAPS</dfn>    0x0020	/* 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="2623">2623</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_10T_FD_CAPS" data-ref="_M/NWAY_AR_10T_FD_CAPS">NWAY_AR_10T_FD_CAPS</dfn>    0x0040	/* 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="2624">2624</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100TX_HD_CAPS" data-ref="_M/NWAY_AR_100TX_HD_CAPS">NWAY_AR_100TX_HD_CAPS</dfn>  0x0080	/* 100TX Half Duplex Capable */</u></td></tr>
<tr><th id="2625">2625</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100TX_FD_CAPS" data-ref="_M/NWAY_AR_100TX_FD_CAPS">NWAY_AR_100TX_FD_CAPS</dfn>  0x0100	/* 100TX Full Duplex Capable */</u></td></tr>
<tr><th id="2626">2626</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100T4_CAPS" data-ref="_M/NWAY_AR_100T4_CAPS">NWAY_AR_100T4_CAPS</dfn>     0x0200	/* 100T4 Capable */</u></td></tr>
<tr><th id="2627">2627</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_PAUSE" data-ref="_M/NWAY_AR_PAUSE">NWAY_AR_PAUSE</dfn>          0x0400	/* Pause operation desired */</u></td></tr>
<tr><th id="2628">2628</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_ASM_DIR" data-ref="_M/NWAY_AR_ASM_DIR">NWAY_AR_ASM_DIR</dfn>        0x0800	/* Asymmetric Pause Direction bit */</u></td></tr>
<tr><th id="2629">2629</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_REMOTE_FAULT" data-ref="_M/NWAY_AR_REMOTE_FAULT">NWAY_AR_REMOTE_FAULT</dfn>   0x2000	/* Remote Fault detected */</u></td></tr>
<tr><th id="2630">2630</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_NEXT_PAGE" data-ref="_M/NWAY_AR_NEXT_PAGE">NWAY_AR_NEXT_PAGE</dfn>      0x8000	/* Next Page ability supported */</u></td></tr>
<tr><th id="2631">2631</th><td></td></tr>
<tr><th id="2632">2632</th><td><i>/* Link Partner Ability Register (Base Page) */</i></td></tr>
<tr><th id="2633">2633</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_SELECTOR_FIELD" data-ref="_M/NWAY_LPAR_SELECTOR_FIELD">NWAY_LPAR_SELECTOR_FIELD</dfn> 0x0000	/* LP protocol selector field */</u></td></tr>
<tr><th id="2634">2634</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_10T_HD_CAPS" data-ref="_M/NWAY_LPAR_10T_HD_CAPS">NWAY_LPAR_10T_HD_CAPS</dfn>    0x0020	/* LP is 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="2635">2635</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_10T_FD_CAPS" data-ref="_M/NWAY_LPAR_10T_FD_CAPS">NWAY_LPAR_10T_FD_CAPS</dfn>    0x0040	/* LP is 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="2636">2636</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_100TX_HD_CAPS" data-ref="_M/NWAY_LPAR_100TX_HD_CAPS">NWAY_LPAR_100TX_HD_CAPS</dfn>  0x0080	/* LP is 100TX Half Duplex Capable */</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_100TX_FD_CAPS" data-ref="_M/NWAY_LPAR_100TX_FD_CAPS">NWAY_LPAR_100TX_FD_CAPS</dfn>  0x0100	/* LP is 100TX Full Duplex Capable */</u></td></tr>
<tr><th id="2638">2638</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_100T4_CAPS" data-ref="_M/NWAY_LPAR_100T4_CAPS">NWAY_LPAR_100T4_CAPS</dfn>     0x0200	/* LP is 100T4 Capable */</u></td></tr>
<tr><th id="2639">2639</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_PAUSE" data-ref="_M/NWAY_LPAR_PAUSE">NWAY_LPAR_PAUSE</dfn>          0x0400	/* LP Pause operation desired */</u></td></tr>
<tr><th id="2640">2640</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_ASM_DIR" data-ref="_M/NWAY_LPAR_ASM_DIR">NWAY_LPAR_ASM_DIR</dfn>        0x0800	/* LP Asymmetric Pause Direction bit */</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_REMOTE_FAULT" data-ref="_M/NWAY_LPAR_REMOTE_FAULT">NWAY_LPAR_REMOTE_FAULT</dfn>   0x2000	/* LP has detected Remote Fault */</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_ACKNOWLEDGE" data-ref="_M/NWAY_LPAR_ACKNOWLEDGE">NWAY_LPAR_ACKNOWLEDGE</dfn>    0x4000	/* LP has rx'd link code word */</u></td></tr>
<tr><th id="2643">2643</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_NEXT_PAGE" data-ref="_M/NWAY_LPAR_NEXT_PAGE">NWAY_LPAR_NEXT_PAGE</dfn>      0x8000	/* Next Page ability supported */</u></td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td><i>/* Autoneg Expansion Register */</i></td></tr>
<tr><th id="2646">2646</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_LP_NWAY_CAPS" data-ref="_M/NWAY_ER_LP_NWAY_CAPS">NWAY_ER_LP_NWAY_CAPS</dfn>      0x0001	/* LP has Auto Neg Capability */</u></td></tr>
<tr><th id="2647">2647</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_PAGE_RXD" data-ref="_M/NWAY_ER_PAGE_RXD">NWAY_ER_PAGE_RXD</dfn>          0x0002	/* LP is 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="2648">2648</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_NEXT_PAGE_CAPS" data-ref="_M/NWAY_ER_NEXT_PAGE_CAPS">NWAY_ER_NEXT_PAGE_CAPS</dfn>    0x0004	/* LP is 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="2649">2649</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_LP_NEXT_PAGE_CAPS" data-ref="_M/NWAY_ER_LP_NEXT_PAGE_CAPS">NWAY_ER_LP_NEXT_PAGE_CAPS</dfn> 0x0008	/* LP is 100TX Half Duplex Capable */</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_PAR_DETECT_FAULT" data-ref="_M/NWAY_ER_PAR_DETECT_FAULT">NWAY_ER_PAR_DETECT_FAULT</dfn>  0x0010	/* LP is 100TX Full Duplex Capable */</u></td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td><i>/* Next Page TX Register */</i></td></tr>
<tr><th id="2653">2653</th><td><u>#define <dfn class="macro" id="_M/NPTX_MSG_CODE_FIELD" data-ref="_M/NPTX_MSG_CODE_FIELD">NPTX_MSG_CODE_FIELD</dfn> 0x0001	/* NP msg code or unformatted data */</u></td></tr>
<tr><th id="2654">2654</th><td><u>#define <dfn class="macro" id="_M/NPTX_TOGGLE" data-ref="_M/NPTX_TOGGLE">NPTX_TOGGLE</dfn>         0x0800	/* Toggles between exchanges</u></td></tr>
<tr><th id="2655">2655</th><td><u>					 * of different NP</u></td></tr>
<tr><th id="2656">2656</th><td><u>					 */</u></td></tr>
<tr><th id="2657">2657</th><td><u>#define <dfn class="macro" id="_M/NPTX_ACKNOWLDGE2" data-ref="_M/NPTX_ACKNOWLDGE2">NPTX_ACKNOWLDGE2</dfn>    0x1000	/* 1 = will comply with msg</u></td></tr>
<tr><th id="2658">2658</th><td><u>					 * 0 = cannot comply with msg</u></td></tr>
<tr><th id="2659">2659</th><td><u>					 */</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define <dfn class="macro" id="_M/NPTX_MSG_PAGE" data-ref="_M/NPTX_MSG_PAGE">NPTX_MSG_PAGE</dfn>       0x2000	/* formatted(1)/unformatted(0) pg */</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define <dfn class="macro" id="_M/NPTX_NEXT_PAGE" data-ref="_M/NPTX_NEXT_PAGE">NPTX_NEXT_PAGE</dfn>      0x8000	/* 1 = addition NP will follow</u></td></tr>
<tr><th id="2662">2662</th><td><u>					 * 0 = sending last NP</u></td></tr>
<tr><th id="2663">2663</th><td><u>					 */</u></td></tr>
<tr><th id="2664">2664</th><td></td></tr>
<tr><th id="2665">2665</th><td><i>/* Link Partner Next Page Register */</i></td></tr>
<tr><th id="2666">2666</th><td><u>#define <dfn class="macro" id="_M/LP_RNPR_MSG_CODE_FIELD" data-ref="_M/LP_RNPR_MSG_CODE_FIELD">LP_RNPR_MSG_CODE_FIELD</dfn> 0x0001	/* NP msg code or unformatted data */</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define <dfn class="macro" id="_M/LP_RNPR_TOGGLE" data-ref="_M/LP_RNPR_TOGGLE">LP_RNPR_TOGGLE</dfn>         0x0800	/* Toggles between exchanges</u></td></tr>
<tr><th id="2668">2668</th><td><u>					 * of different NP</u></td></tr>
<tr><th id="2669">2669</th><td><u>					 */</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define <dfn class="macro" id="_M/LP_RNPR_ACKNOWLDGE2" data-ref="_M/LP_RNPR_ACKNOWLDGE2">LP_RNPR_ACKNOWLDGE2</dfn>    0x1000	/* 1 = will comply with msg</u></td></tr>
<tr><th id="2671">2671</th><td><u>					 * 0 = cannot comply with msg</u></td></tr>
<tr><th id="2672">2672</th><td><u>					 */</u></td></tr>
<tr><th id="2673">2673</th><td><u>#define <dfn class="macro" id="_M/LP_RNPR_MSG_PAGE" data-ref="_M/LP_RNPR_MSG_PAGE">LP_RNPR_MSG_PAGE</dfn>       0x2000	/* formatted(1)/unformatted(0) pg */</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define <dfn class="macro" id="_M/LP_RNPR_ACKNOWLDGE" data-ref="_M/LP_RNPR_ACKNOWLDGE">LP_RNPR_ACKNOWLDGE</dfn>     0x4000	/* 1 = ACK / 0 = NO ACK */</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define <dfn class="macro" id="_M/LP_RNPR_NEXT_PAGE" data-ref="_M/LP_RNPR_NEXT_PAGE">LP_RNPR_NEXT_PAGE</dfn>      0x8000	/* 1 = addition NP will follow</u></td></tr>
<tr><th id="2676">2676</th><td><u>					 * 0 = sending last NP</u></td></tr>
<tr><th id="2677">2677</th><td><u>					 */</u></td></tr>
<tr><th id="2678">2678</th><td></td></tr>
<tr><th id="2679">2679</th><td><i>/* 1000BASE-T Control Register */</i></td></tr>
<tr><th id="2680">2680</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_ASYM_PAUSE" data-ref="_M/CR_1000T_ASYM_PAUSE">CR_1000T_ASYM_PAUSE</dfn>      0x0080	/* Advertise asymmetric pause bit */</u></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_HD_CAPS" data-ref="_M/CR_1000T_HD_CAPS">CR_1000T_HD_CAPS</dfn>         0x0100	/* Advertise 1000T HD capability */</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_FD_CAPS" data-ref="_M/CR_1000T_FD_CAPS">CR_1000T_FD_CAPS</dfn>         0x0200	/* Advertise 1000T FD capability  */</u></td></tr>
<tr><th id="2683">2683</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_REPEATER_DTE" data-ref="_M/CR_1000T_REPEATER_DTE">CR_1000T_REPEATER_DTE</dfn>    0x0400	/* 1=Repeater/switch device port */</u></td></tr>
<tr><th id="2684">2684</th><td>					<i>/* 0=DTE device */</i></td></tr>
<tr><th id="2685">2685</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_MS_VALUE" data-ref="_M/CR_1000T_MS_VALUE">CR_1000T_MS_VALUE</dfn>        0x0800	/* 1=Configure PHY as Master */</u></td></tr>
<tr><th id="2686">2686</th><td>					<i>/* 0=Configure PHY as Slave */</i></td></tr>
<tr><th id="2687">2687</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_MS_ENABLE" data-ref="_M/CR_1000T_MS_ENABLE">CR_1000T_MS_ENABLE</dfn>       0x1000	/* 1=Master/Slave manual config value */</u></td></tr>
<tr><th id="2688">2688</th><td>					<i>/* 0=Automatic Master/Slave config */</i></td></tr>
<tr><th id="2689">2689</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_NORMAL" data-ref="_M/CR_1000T_TEST_MODE_NORMAL">CR_1000T_TEST_MODE_NORMAL</dfn> 0x0000	/* Normal Operation */</u></td></tr>
<tr><th id="2690">2690</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_1" data-ref="_M/CR_1000T_TEST_MODE_1">CR_1000T_TEST_MODE_1</dfn>     0x2000	/* Transmit Waveform test */</u></td></tr>
<tr><th id="2691">2691</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_2" data-ref="_M/CR_1000T_TEST_MODE_2">CR_1000T_TEST_MODE_2</dfn>     0x4000	/* Master Transmit Jitter test */</u></td></tr>
<tr><th id="2692">2692</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_3" data-ref="_M/CR_1000T_TEST_MODE_3">CR_1000T_TEST_MODE_3</dfn>     0x6000	/* Slave Transmit Jitter test */</u></td></tr>
<tr><th id="2693">2693</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_4" data-ref="_M/CR_1000T_TEST_MODE_4">CR_1000T_TEST_MODE_4</dfn>     0x8000	/* Transmitter Distortion test */</u></td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td><i>/* 1000BASE-T Status Register */</i></td></tr>
<tr><th id="2696">2696</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_IDLE_ERROR_CNT" data-ref="_M/SR_1000T_IDLE_ERROR_CNT">SR_1000T_IDLE_ERROR_CNT</dfn>   0x00FF	/* Num idle errors since last read */</u></td></tr>
<tr><th id="2697">2697</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_ASYM_PAUSE_DIR" data-ref="_M/SR_1000T_ASYM_PAUSE_DIR">SR_1000T_ASYM_PAUSE_DIR</dfn>   0x0100	/* LP asymmetric pause direction bit */</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LP_HD_CAPS" data-ref="_M/SR_1000T_LP_HD_CAPS">SR_1000T_LP_HD_CAPS</dfn>       0x0400	/* LP is 1000T HD capable */</u></td></tr>
<tr><th id="2699">2699</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LP_FD_CAPS" data-ref="_M/SR_1000T_LP_FD_CAPS">SR_1000T_LP_FD_CAPS</dfn>       0x0800	/* LP is 1000T FD capable */</u></td></tr>
<tr><th id="2700">2700</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_REMOTE_RX_STATUS" data-ref="_M/SR_1000T_REMOTE_RX_STATUS">SR_1000T_REMOTE_RX_STATUS</dfn> 0x1000	/* Remote receiver OK */</u></td></tr>
<tr><th id="2701">2701</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LOCAL_RX_STATUS" data-ref="_M/SR_1000T_LOCAL_RX_STATUS">SR_1000T_LOCAL_RX_STATUS</dfn>  0x2000	/* Local receiver OK */</u></td></tr>
<tr><th id="2702">2702</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_MS_CONFIG_RES" data-ref="_M/SR_1000T_MS_CONFIG_RES">SR_1000T_MS_CONFIG_RES</dfn>    0x4000	/* 1=Local TX is Master, 0=Slave */</u></td></tr>
<tr><th id="2703">2703</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_MS_CONFIG_FAULT" data-ref="_M/SR_1000T_MS_CONFIG_FAULT">SR_1000T_MS_CONFIG_FAULT</dfn>  0x8000	/* Master/Slave config fault */</u></td></tr>
<tr><th id="2704">2704</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_REMOTE_RX_STATUS_SHIFT" data-ref="_M/SR_1000T_REMOTE_RX_STATUS_SHIFT">SR_1000T_REMOTE_RX_STATUS_SHIFT</dfn>          12</u></td></tr>
<tr><th id="2705">2705</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LOCAL_RX_STATUS_SHIFT" data-ref="_M/SR_1000T_LOCAL_RX_STATUS_SHIFT">SR_1000T_LOCAL_RX_STATUS_SHIFT</dfn>           13</u></td></tr>
<tr><th id="2706">2706</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT" data-ref="_M/SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT">SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT</dfn>    5</u></td></tr>
<tr><th id="2707">2707</th><td><u>#define <dfn class="macro" id="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_20" data-ref="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_20">FFE_IDLE_ERR_COUNT_TIMEOUT_20</dfn>            20</u></td></tr>
<tr><th id="2708">2708</th><td><u>#define <dfn class="macro" id="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_100" data-ref="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_100">FFE_IDLE_ERR_COUNT_TIMEOUT_100</dfn>           100</u></td></tr>
<tr><th id="2709">2709</th><td></td></tr>
<tr><th id="2710">2710</th><td><i>/* Extended Status Register */</i></td></tr>
<tr><th id="2711">2711</th><td><u>#define <dfn class="macro" id="_M/IEEE_ESR_1000T_HD_CAPS" data-ref="_M/IEEE_ESR_1000T_HD_CAPS">IEEE_ESR_1000T_HD_CAPS</dfn> 0x1000	/* 1000T HD capable */</u></td></tr>
<tr><th id="2712">2712</th><td><u>#define <dfn class="macro" id="_M/IEEE_ESR_1000T_FD_CAPS" data-ref="_M/IEEE_ESR_1000T_FD_CAPS">IEEE_ESR_1000T_FD_CAPS</dfn> 0x2000	/* 1000T FD capable */</u></td></tr>
<tr><th id="2713">2713</th><td><u>#define <dfn class="macro" id="_M/IEEE_ESR_1000X_HD_CAPS" data-ref="_M/IEEE_ESR_1000X_HD_CAPS">IEEE_ESR_1000X_HD_CAPS</dfn> 0x4000	/* 1000X HD capable */</u></td></tr>
<tr><th id="2714">2714</th><td><u>#define <dfn class="macro" id="_M/IEEE_ESR_1000X_FD_CAPS" data-ref="_M/IEEE_ESR_1000X_FD_CAPS">IEEE_ESR_1000X_FD_CAPS</dfn> 0x8000	/* 1000X FD capable */</u></td></tr>
<tr><th id="2715">2715</th><td></td></tr>
<tr><th id="2716">2716</th><td><u>#define <dfn class="macro" id="_M/PHY_TX_POLARITY_MASK" data-ref="_M/PHY_TX_POLARITY_MASK">PHY_TX_POLARITY_MASK</dfn>   0x0100	/* register 10h bit 8 (polarity bit) */</u></td></tr>
<tr><th id="2717">2717</th><td><u>#define <dfn class="macro" id="_M/PHY_TX_NORMAL_POLARITY" data-ref="_M/PHY_TX_NORMAL_POLARITY">PHY_TX_NORMAL_POLARITY</dfn> 0	/* register 10h bit 8 (normal polarity) */</u></td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td><u>#define <dfn class="macro" id="_M/AUTO_POLARITY_DISABLE" data-ref="_M/AUTO_POLARITY_DISABLE">AUTO_POLARITY_DISABLE</dfn>  0x0010	/* register 11h bit 4 */</u></td></tr>
<tr><th id="2720">2720</th><td>				      <i>/* (0=enable, 1=disable) */</i></td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td><i>/* M88E1000 PHY Specific Control Register */</i></td></tr>
<tr><th id="2723">2723</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_JABBER_DISABLE" data-ref="_M/M88E1000_PSCR_JABBER_DISABLE">M88E1000_PSCR_JABBER_DISABLE</dfn>    0x0001	/* 1=Jabber Function disabled */</u></td></tr>
<tr><th id="2724">2724</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_POLARITY_REVERSAL" data-ref="_M/M88E1000_PSCR_POLARITY_REVERSAL">M88E1000_PSCR_POLARITY_REVERSAL</dfn> 0x0002	/* 1=Polarity Reversal enabled */</u></td></tr>
<tr><th id="2725">2725</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_SQE_TEST" data-ref="_M/M88E1000_PSCR_SQE_TEST">M88E1000_PSCR_SQE_TEST</dfn>          0x0004	/* 1=SQE Test enabled */</u></td></tr>
<tr><th id="2726">2726</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_CLK125_DISABLE" data-ref="_M/M88E1000_PSCR_CLK125_DISABLE">M88E1000_PSCR_CLK125_DISABLE</dfn>    0x0010	/* 1=CLK125 low,</u></td></tr>
<tr><th id="2727">2727</th><td><u>						 * 0=CLK125 toggling</u></td></tr>
<tr><th id="2728">2728</th><td><u>						 */</u></td></tr>
<tr><th id="2729">2729</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDI_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDI_MANUAL_MODE">M88E1000_PSCR_MDI_MANUAL_MODE</dfn>  0x0000	/* MDI Crossover Mode bits 6:5 */</u></td></tr>
<tr><th id="2730">2730</th><td>					       <i>/* Manual MDI configuration */</i></td></tr>
<tr><th id="2731">2731</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDIX_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDIX_MANUAL_MODE">M88E1000_PSCR_MDIX_MANUAL_MODE</dfn> 0x0020	/* Manual MDIX configuration */</u></td></tr>
<tr><th id="2732">2732</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_1000T" data-ref="_M/M88E1000_PSCR_AUTO_X_1000T">M88E1000_PSCR_AUTO_X_1000T</dfn>     0x0040	/* 1000BASE-T: Auto crossover,</u></td></tr>
<tr><th id="2733">2733</th><td><u>						 *  100BASE-TX/10BASE-T:</u></td></tr>
<tr><th id="2734">2734</th><td><u>						 *  MDI Mode</u></td></tr>
<tr><th id="2735">2735</th><td><u>						 */</u></td></tr>
<tr><th id="2736">2736</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_MODE" data-ref="_M/M88E1000_PSCR_AUTO_X_MODE">M88E1000_PSCR_AUTO_X_MODE</dfn>      0x0060	/* Auto crossover enabled</u></td></tr>
<tr><th id="2737">2737</th><td><u>						 * all speeds.</u></td></tr>
<tr><th id="2738">2738</th><td><u>						 */</u></td></tr>
<tr><th id="2739">2739</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_10BT_EXT_DIST_ENABLE" data-ref="_M/M88E1000_PSCR_10BT_EXT_DIST_ENABLE">M88E1000_PSCR_10BT_EXT_DIST_ENABLE</dfn> 0x0080</u></td></tr>
<tr><th id="2740">2740</th><td>					<i>/* 1=Enable Extended 10BASE-T distance</i></td></tr>
<tr><th id="2741">2741</th><td><i>					 * (Lower 10BASE-T RX Threshold)</i></td></tr>
<tr><th id="2742">2742</th><td><i>					 * 0=Normal 10BASE-T RX Threshold */</i></td></tr>
<tr><th id="2743">2743</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MII_5BIT_ENABLE" data-ref="_M/M88E1000_PSCR_MII_5BIT_ENABLE">M88E1000_PSCR_MII_5BIT_ENABLE</dfn>      0x0100</u></td></tr>
<tr><th id="2744">2744</th><td>					<i>/* 1=5-Bit interface in 100BASE-TX</i></td></tr>
<tr><th id="2745">2745</th><td><i>					 * 0=MII interface in 100BASE-TX */</i></td></tr>
<tr><th id="2746">2746</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_SCRAMBLER_DISABLE" data-ref="_M/M88E1000_PSCR_SCRAMBLER_DISABLE">M88E1000_PSCR_SCRAMBLER_DISABLE</dfn>    0x0200	/* 1=Scrambler disable */</u></td></tr>
<tr><th id="2747">2747</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_FORCE_LINK_GOOD" data-ref="_M/M88E1000_PSCR_FORCE_LINK_GOOD">M88E1000_PSCR_FORCE_LINK_GOOD</dfn>      0x0400	/* 1=Force link good */</u></td></tr>
<tr><th id="2748">2748</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX" data-ref="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX">M88E1000_PSCR_ASSERT_CRS_ON_TX</dfn>     0x0800	/* 1=Assert CRS on Transmit */</u></td></tr>
<tr><th id="2749">2749</th><td></td></tr>
<tr><th id="2750">2750</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_POLARITY_REVERSAL_SHIFT" data-ref="_M/M88E1000_PSCR_POLARITY_REVERSAL_SHIFT">M88E1000_PSCR_POLARITY_REVERSAL_SHIFT</dfn>    1</u></td></tr>
<tr><th id="2751">2751</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_MODE_SHIFT" data-ref="_M/M88E1000_PSCR_AUTO_X_MODE_SHIFT">M88E1000_PSCR_AUTO_X_MODE_SHIFT</dfn>          5</u></td></tr>
<tr><th id="2752">2752</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT" data-ref="_M/M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT">M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT</dfn> 7</u></td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td><i>/* M88E1000 PHY Specific Status Register */</i></td></tr>
<tr><th id="2755">2755</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_JABBER" data-ref="_M/M88E1000_PSSR_JABBER">M88E1000_PSSR_JABBER</dfn>             0x0001	/* 1=Jabber */</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_REV_POLARITY" data-ref="_M/M88E1000_PSSR_REV_POLARITY">M88E1000_PSSR_REV_POLARITY</dfn>       0x0002	/* 1=Polarity reversed */</u></td></tr>
<tr><th id="2757">2757</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DOWNSHIFT" data-ref="_M/M88E1000_PSSR_DOWNSHIFT">M88E1000_PSSR_DOWNSHIFT</dfn>          0x0020	/* 1=Downshifted */</u></td></tr>
<tr><th id="2758">2758</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_MDIX" data-ref="_M/M88E1000_PSSR_MDIX">M88E1000_PSSR_MDIX</dfn>               0x0040	/* 1=MDIX; 0=MDI */</u></td></tr>
<tr><th id="2759">2759</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH">M88E1000_PSSR_CABLE_LENGTH</dfn>       0x0380	/* 0=&lt;50M;1=50-80M;2=80-110M;</u></td></tr>
<tr><th id="2760">2760</th><td><u>						 * 3=110-140M;4=&gt;140M */</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_LINK" data-ref="_M/M88E1000_PSSR_LINK">M88E1000_PSSR_LINK</dfn>               0x0400	/* 1=Link up, 0=Link down */</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_SPD_DPLX_RESOLVED" data-ref="_M/M88E1000_PSSR_SPD_DPLX_RESOLVED">M88E1000_PSSR_SPD_DPLX_RESOLVED</dfn>  0x0800	/* 1=Speed &amp; Duplex resolved */</u></td></tr>
<tr><th id="2763">2763</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_PAGE_RCVD" data-ref="_M/M88E1000_PSSR_PAGE_RCVD">M88E1000_PSSR_PAGE_RCVD</dfn>          0x1000	/* 1=Page received */</u></td></tr>
<tr><th id="2764">2764</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DPLX" data-ref="_M/M88E1000_PSSR_DPLX">M88E1000_PSSR_DPLX</dfn>               0x2000	/* 1=Duplex 0=Half Duplex */</u></td></tr>
<tr><th id="2765">2765</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_SPEED" data-ref="_M/M88E1000_PSSR_SPEED">M88E1000_PSSR_SPEED</dfn>              0xC000	/* Speed, bits 14:15 */</u></td></tr>
<tr><th id="2766">2766</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_10MBS" data-ref="_M/M88E1000_PSSR_10MBS">M88E1000_PSSR_10MBS</dfn>              0x0000	/* 00=10Mbs */</u></td></tr>
<tr><th id="2767">2767</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_100MBS" data-ref="_M/M88E1000_PSSR_100MBS">M88E1000_PSSR_100MBS</dfn>             0x4000	/* 01=100Mbs */</u></td></tr>
<tr><th id="2768">2768</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_1000MBS" data-ref="_M/M88E1000_PSSR_1000MBS">M88E1000_PSSR_1000MBS</dfn>            0x8000	/* 10=1000Mbs */</u></td></tr>
<tr><th id="2769">2769</th><td></td></tr>
<tr><th id="2770">2770</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_REV_POLARITY_SHIFT" data-ref="_M/M88E1000_PSSR_REV_POLARITY_SHIFT">M88E1000_PSSR_REV_POLARITY_SHIFT</dfn> 1</u></td></tr>
<tr><th id="2771">2771</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DOWNSHIFT_SHIFT" data-ref="_M/M88E1000_PSSR_DOWNSHIFT_SHIFT">M88E1000_PSSR_DOWNSHIFT_SHIFT</dfn>    5</u></td></tr>
<tr><th id="2772">2772</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_MDIX_SHIFT" data-ref="_M/M88E1000_PSSR_MDIX_SHIFT">M88E1000_PSSR_MDIX_SHIFT</dfn>         6</u></td></tr>
<tr><th id="2773">2773</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT">M88E1000_PSSR_CABLE_LENGTH_SHIFT</dfn> 7</u></td></tr>
<tr><th id="2774">2774</th><td></td></tr>
<tr><th id="2775">2775</th><td><i>/* M88E1000 Extended PHY Specific Control Register */</i></td></tr>
<tr><th id="2776">2776</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_FIBER_LOOPBACK" data-ref="_M/M88E1000_EPSCR_FIBER_LOOPBACK">M88E1000_EPSCR_FIBER_LOOPBACK</dfn> 0x4000	/* 1=Fiber loopback */</u></td></tr>
<tr><th id="2777">2777</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_DOWN_NO_IDLE" data-ref="_M/M88E1000_EPSCR_DOWN_NO_IDLE">M88E1000_EPSCR_DOWN_NO_IDLE</dfn>   0x8000	/* 1=Lost lock detect enabled.</u></td></tr>
<tr><th id="2778">2778</th><td><u>						 * Will assert lost lock and bring</u></td></tr>
<tr><th id="2779">2779</th><td><u>						 * link down if idle not seen</u></td></tr>
<tr><th id="2780">2780</th><td><u>						 * within 1ms in 1000BASE-T</u></td></tr>
<tr><th id="2781">2781</th><td><u>						 */</u></td></tr>
<tr><th id="2782">2782</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="2783">2783</th><td><i> * are the master */</i></td></tr>
<tr><th id="2784">2784</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK">M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK</dfn> 0x0C00</u></td></tr>
<tr><th id="2785">2785</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X">M88E1000_EPSCR_MASTER_DOWNSHIFT_1X</dfn>   0x0000</u></td></tr>
<tr><th id="2786">2786</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_2X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_2X">M88E1000_EPSCR_MASTER_DOWNSHIFT_2X</dfn>   0x0400</u></td></tr>
<tr><th id="2787">2787</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_3X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_3X">M88E1000_EPSCR_MASTER_DOWNSHIFT_3X</dfn>   0x0800</u></td></tr>
<tr><th id="2788">2788</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_4X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_4X">M88E1000_EPSCR_MASTER_DOWNSHIFT_4X</dfn>   0x0C00</u></td></tr>
<tr><th id="2789">2789</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="2790">2790</th><td><i> * are the slave */</i></td></tr>
<tr><th id="2791">2791</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK">M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK</dfn>  0x0300</u></td></tr>
<tr><th id="2792">2792</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS">M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS</dfn>   0x0000</u></td></tr>
<tr><th id="2793">2793</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X">M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X</dfn>    0x0100</u></td></tr>
<tr><th id="2794">2794</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X">M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X</dfn>    0x0200</u></td></tr>
<tr><th id="2795">2795</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X">M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X</dfn>    0x0300</u></td></tr>
<tr><th id="2796">2796</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_TX_CLK_2_5" data-ref="_M/M88E1000_EPSCR_TX_CLK_2_5">M88E1000_EPSCR_TX_CLK_2_5</dfn>     0x0060	/* 2.5 MHz TX_CLK */</u></td></tr>
<tr><th id="2797">2797</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_TX_CLK_25" data-ref="_M/M88E1000_EPSCR_TX_CLK_25">M88E1000_EPSCR_TX_CLK_25</dfn>      0x0070	/* 25  MHz TX_CLK */</u></td></tr>
<tr><th id="2798">2798</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_TX_CLK_0" data-ref="_M/M88E1000_EPSCR_TX_CLK_0">M88E1000_EPSCR_TX_CLK_0</dfn>       0x0000	/* NO  TX_CLK */</u></td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td><i>/* M88EC018 Rev 2 specific DownShift settings */</i></td></tr>
<tr><th id="2801">2801</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK">M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK</dfn>  0x0E00</u></td></tr>
<tr><th id="2802">2802</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X</dfn>    0x0000</u></td></tr>
<tr><th id="2803">2803</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X</dfn>    0x0200</u></td></tr>
<tr><th id="2804">2804</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X</dfn>    0x0400</u></td></tr>
<tr><th id="2805">2805</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X</dfn>    0x0600</u></td></tr>
<tr><th id="2806">2806</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X</dfn>    0x0800</u></td></tr>
<tr><th id="2807">2807</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X</dfn>    0x0A00</u></td></tr>
<tr><th id="2808">2808</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X</dfn>    0x0C00</u></td></tr>
<tr><th id="2809">2809</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X</dfn>    0x0E00</u></td></tr>
<tr><th id="2810">2810</th><td></td></tr>
<tr><th id="2811">2811</th><td><i>/* IGP01E1000 Specific Port Config Register - R/W */</i></td></tr>
<tr><th id="2812">2812</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT" data-ref="_M/IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT">IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT</dfn>  0x0010</u></td></tr>
<tr><th id="2813">2813</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCFR_PRE_EN" data-ref="_M/IGP01E1000_PSCFR_PRE_EN">IGP01E1000_PSCFR_PRE_EN</dfn>                0x0020</u></td></tr>
<tr><th id="2814">2814</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCFR_SMART_SPEED" data-ref="_M/IGP01E1000_PSCFR_SMART_SPEED">IGP01E1000_PSCFR_SMART_SPEED</dfn>           0x0080</u></td></tr>
<tr><th id="2815">2815</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCFR_DISABLE_TPLOOPBACK" data-ref="_M/IGP01E1000_PSCFR_DISABLE_TPLOOPBACK">IGP01E1000_PSCFR_DISABLE_TPLOOPBACK</dfn>    0x0100</u></td></tr>
<tr><th id="2816">2816</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCFR_DISABLE_JABBER" data-ref="_M/IGP01E1000_PSCFR_DISABLE_JABBER">IGP01E1000_PSCFR_DISABLE_JABBER</dfn>        0x0400</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCFR_DISABLE_TRANSMIT" data-ref="_M/IGP01E1000_PSCFR_DISABLE_TRANSMIT">IGP01E1000_PSCFR_DISABLE_TRANSMIT</dfn>      0x2000</u></td></tr>
<tr><th id="2818">2818</th><td></td></tr>
<tr><th id="2819">2819</th><td><i>/* IGP01E1000 Specific Port Status Register - R/O */</i></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_AUTONEG_FAILED" data-ref="_M/IGP01E1000_PSSR_AUTONEG_FAILED">IGP01E1000_PSSR_AUTONEG_FAILED</dfn>         0x0001	/* RO LH SC */</u></td></tr>
<tr><th id="2821">2821</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_POLARITY_REVERSED" data-ref="_M/IGP01E1000_PSSR_POLARITY_REVERSED">IGP01E1000_PSSR_POLARITY_REVERSED</dfn>      0x0002</u></td></tr>
<tr><th id="2822">2822</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_CABLE_LENGTH" data-ref="_M/IGP01E1000_PSSR_CABLE_LENGTH">IGP01E1000_PSSR_CABLE_LENGTH</dfn>           0x007C</u></td></tr>
<tr><th id="2823">2823</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_FULL_DUPLEX" data-ref="_M/IGP01E1000_PSSR_FULL_DUPLEX">IGP01E1000_PSSR_FULL_DUPLEX</dfn>            0x0200</u></td></tr>
<tr><th id="2824">2824</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_LINK_UP" data-ref="_M/IGP01E1000_PSSR_LINK_UP">IGP01E1000_PSSR_LINK_UP</dfn>                0x0400</u></td></tr>
<tr><th id="2825">2825</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_MDIX" data-ref="_M/IGP01E1000_PSSR_MDIX">IGP01E1000_PSSR_MDIX</dfn>                   0x0800</u></td></tr>
<tr><th id="2826">2826</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_SPEED_MASK" data-ref="_M/IGP01E1000_PSSR_SPEED_MASK">IGP01E1000_PSSR_SPEED_MASK</dfn>             0xC000	/* speed bits mask */</u></td></tr>
<tr><th id="2827">2827</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_SPEED_10MBPS" data-ref="_M/IGP01E1000_PSSR_SPEED_10MBPS">IGP01E1000_PSSR_SPEED_10MBPS</dfn>           0x4000</u></td></tr>
<tr><th id="2828">2828</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_SPEED_100MBPS" data-ref="_M/IGP01E1000_PSSR_SPEED_100MBPS">IGP01E1000_PSSR_SPEED_100MBPS</dfn>          0x8000</u></td></tr>
<tr><th id="2829">2829</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_SPEED_1000MBPS" data-ref="_M/IGP01E1000_PSSR_SPEED_1000MBPS">IGP01E1000_PSSR_SPEED_1000MBPS</dfn>         0xC000</u></td></tr>
<tr><th id="2830">2830</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_CABLE_LENGTH_SHIFT" data-ref="_M/IGP01E1000_PSSR_CABLE_LENGTH_SHIFT">IGP01E1000_PSSR_CABLE_LENGTH_SHIFT</dfn>     0x0002	/* shift right 2 */</u></td></tr>
<tr><th id="2831">2831</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSSR_MDIX_SHIFT" data-ref="_M/IGP01E1000_PSSR_MDIX_SHIFT">IGP01E1000_PSSR_MDIX_SHIFT</dfn>             0x000B	/* shift right 11 */</u></td></tr>
<tr><th id="2832">2832</th><td></td></tr>
<tr><th id="2833">2833</th><td><i>/* IGP01E1000 Specific Port Control Register - R/W */</i></td></tr>
<tr><th id="2834">2834</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCR_TP_LOOPBACK" data-ref="_M/IGP01E1000_PSCR_TP_LOOPBACK">IGP01E1000_PSCR_TP_LOOPBACK</dfn>            0x0010</u></td></tr>
<tr><th id="2835">2835</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCR_CORRECT_NC_SCMBLR" data-ref="_M/IGP01E1000_PSCR_CORRECT_NC_SCMBLR">IGP01E1000_PSCR_CORRECT_NC_SCMBLR</dfn>      0x0200</u></td></tr>
<tr><th id="2836">2836</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCR_TEN_CRS_SELECT" data-ref="_M/IGP01E1000_PSCR_TEN_CRS_SELECT">IGP01E1000_PSCR_TEN_CRS_SELECT</dfn>         0x0400</u></td></tr>
<tr><th id="2837">2837</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCR_FLIP_CHIP" data-ref="_M/IGP01E1000_PSCR_FLIP_CHIP">IGP01E1000_PSCR_FLIP_CHIP</dfn>              0x0800</u></td></tr>
<tr><th id="2838">2838</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCR_AUTO_MDIX" data-ref="_M/IGP01E1000_PSCR_AUTO_MDIX">IGP01E1000_PSCR_AUTO_MDIX</dfn>              0x1000</u></td></tr>
<tr><th id="2839">2839</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PSCR_FORCE_MDI_MDIX" data-ref="_M/IGP01E1000_PSCR_FORCE_MDI_MDIX">IGP01E1000_PSCR_FORCE_MDI_MDIX</dfn>         0x2000	/* 0-MDI, 1-MDIX */</u></td></tr>
<tr><th id="2840">2840</th><td></td></tr>
<tr><th id="2841">2841</th><td><i>/* IGP01E1000 Specific Port Link Health Register */</i></td></tr>
<tr><th id="2842">2842</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_SS_DOWNGRADE" data-ref="_M/IGP01E1000_PLHR_SS_DOWNGRADE">IGP01E1000_PLHR_SS_DOWNGRADE</dfn>           0x8000</u></td></tr>
<tr><th id="2843">2843</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR" data-ref="_M/IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR">IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR</dfn>    0x4000</u></td></tr>
<tr><th id="2844">2844</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_MASTER_FAULT" data-ref="_M/IGP01E1000_PLHR_MASTER_FAULT">IGP01E1000_PLHR_MASTER_FAULT</dfn>           0x2000</u></td></tr>
<tr><th id="2845">2845</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_MASTER_RESOLUTION" data-ref="_M/IGP01E1000_PLHR_MASTER_RESOLUTION">IGP01E1000_PLHR_MASTER_RESOLUTION</dfn>      0x1000</u></td></tr>
<tr><th id="2846">2846</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_GIG_REM_RCVR_NOK" data-ref="_M/IGP01E1000_PLHR_GIG_REM_RCVR_NOK">IGP01E1000_PLHR_GIG_REM_RCVR_NOK</dfn>       0x0800	/* LH */</u></td></tr>
<tr><th id="2847">2847</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW" data-ref="_M/IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW">IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW</dfn>   0x0400	/* LH */</u></td></tr>
<tr><th id="2848">2848</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_DATA_ERR_1" data-ref="_M/IGP01E1000_PLHR_DATA_ERR_1">IGP01E1000_PLHR_DATA_ERR_1</dfn>             0x0200	/* LH */</u></td></tr>
<tr><th id="2849">2849</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_DATA_ERR_0" data-ref="_M/IGP01E1000_PLHR_DATA_ERR_0">IGP01E1000_PLHR_DATA_ERR_0</dfn>             0x0100</u></td></tr>
<tr><th id="2850">2850</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_AUTONEG_FAULT" data-ref="_M/IGP01E1000_PLHR_AUTONEG_FAULT">IGP01E1000_PLHR_AUTONEG_FAULT</dfn>          0x0040</u></td></tr>
<tr><th id="2851">2851</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_AUTONEG_ACTIVE" data-ref="_M/IGP01E1000_PLHR_AUTONEG_ACTIVE">IGP01E1000_PLHR_AUTONEG_ACTIVE</dfn>         0x0010</u></td></tr>
<tr><th id="2852">2852</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_VALID_CHANNEL_D" data-ref="_M/IGP01E1000_PLHR_VALID_CHANNEL_D">IGP01E1000_PLHR_VALID_CHANNEL_D</dfn>        0x0008</u></td></tr>
<tr><th id="2853">2853</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_VALID_CHANNEL_C" data-ref="_M/IGP01E1000_PLHR_VALID_CHANNEL_C">IGP01E1000_PLHR_VALID_CHANNEL_C</dfn>        0x0004</u></td></tr>
<tr><th id="2854">2854</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_VALID_CHANNEL_B" data-ref="_M/IGP01E1000_PLHR_VALID_CHANNEL_B">IGP01E1000_PLHR_VALID_CHANNEL_B</dfn>        0x0002</u></td></tr>
<tr><th id="2855">2855</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PLHR_VALID_CHANNEL_A" data-ref="_M/IGP01E1000_PLHR_VALID_CHANNEL_A">IGP01E1000_PLHR_VALID_CHANNEL_A</dfn>        0x0001</u></td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td><i>/* IGP01E1000 Channel Quality Register */</i></td></tr>
<tr><th id="2858">2858</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_D" data-ref="_M/IGP01E1000_MSE_CHANNEL_D">IGP01E1000_MSE_CHANNEL_D</dfn>        0x000F</u></td></tr>
<tr><th id="2859">2859</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_C" data-ref="_M/IGP01E1000_MSE_CHANNEL_C">IGP01E1000_MSE_CHANNEL_C</dfn>        0x00F0</u></td></tr>
<tr><th id="2860">2860</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_B" data-ref="_M/IGP01E1000_MSE_CHANNEL_B">IGP01E1000_MSE_CHANNEL_B</dfn>        0x0F00</u></td></tr>
<tr><th id="2861">2861</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_A" data-ref="_M/IGP01E1000_MSE_CHANNEL_A">IGP01E1000_MSE_CHANNEL_A</dfn>        0xF000</u></td></tr>
<tr><th id="2862">2862</th><td></td></tr>
<tr><th id="2863">2863</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PM_SPD" data-ref="_M/IGP02E1000_PM_SPD">IGP02E1000_PM_SPD</dfn>                         0x0001	/* Smart Power Down */</u></td></tr>
<tr><th id="2864">2864</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PM_D3_LPLU" data-ref="_M/IGP02E1000_PM_D3_LPLU">IGP02E1000_PM_D3_LPLU</dfn>                     0x0004	/* Enable LPLU in non-D0a modes */</u></td></tr>
<tr><th id="2865">2865</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_PM_D0_LPLU" data-ref="_M/IGP02E1000_PM_D0_LPLU">IGP02E1000_PM_D0_LPLU</dfn>                     0x0002	/* Enable LPLU in D0a mode */</u></td></tr>
<tr><th id="2866">2866</th><td></td></tr>
<tr><th id="2867">2867</th><td><i>/* IGP01E1000 DSP reset macros */</i></td></tr>
<tr><th id="2868">2868</th><td><u>#define <dfn class="macro" id="_M/DSP_RESET_ENABLE" data-ref="_M/DSP_RESET_ENABLE">DSP_RESET_ENABLE</dfn>     0x0</u></td></tr>
<tr><th id="2869">2869</th><td><u>#define <dfn class="macro" id="_M/DSP_RESET_DISABLE" data-ref="_M/DSP_RESET_DISABLE">DSP_RESET_DISABLE</dfn>    0x2</u></td></tr>
<tr><th id="2870">2870</th><td><u>#define <dfn class="macro" id="_M/E1000_MAX_DSP_RESETS" data-ref="_M/E1000_MAX_DSP_RESETS">E1000_MAX_DSP_RESETS</dfn> 10</u></td></tr>
<tr><th id="2871">2871</th><td></td></tr>
<tr><th id="2872">2872</th><td><i>/* IGP01E1000 &amp; IGP02E1000 AGC Registers */</i></td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_AGC_LENGTH_SHIFT" data-ref="_M/IGP01E1000_AGC_LENGTH_SHIFT">IGP01E1000_AGC_LENGTH_SHIFT</dfn> 7	/* Coarse - 13:11, Fine - 10:7 */</u></td></tr>
<tr><th id="2875">2875</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_AGC_LENGTH_SHIFT" data-ref="_M/IGP02E1000_AGC_LENGTH_SHIFT">IGP02E1000_AGC_LENGTH_SHIFT</dfn> 9	/* Coarse - 15:13, Fine - 12:9 */</u></td></tr>
<tr><th id="2876">2876</th><td></td></tr>
<tr><th id="2877">2877</th><td><i>/* IGP02E1000 AGC Register Length 9-bit mask */</i></td></tr>
<tr><th id="2878">2878</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_AGC_LENGTH_MASK" data-ref="_M/IGP02E1000_AGC_LENGTH_MASK">IGP02E1000_AGC_LENGTH_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td><i>/* 7 bits (3 Coarse + 4 Fine) --&gt; 128 optional values */</i></td></tr>
<tr><th id="2881">2881</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_AGC_LENGTH_TABLE_SIZE" data-ref="_M/IGP01E1000_AGC_LENGTH_TABLE_SIZE">IGP01E1000_AGC_LENGTH_TABLE_SIZE</dfn> 128</u></td></tr>
<tr><th id="2882">2882</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_AGC_LENGTH_TABLE_SIZE" data-ref="_M/IGP02E1000_AGC_LENGTH_TABLE_SIZE">IGP02E1000_AGC_LENGTH_TABLE_SIZE</dfn> 113</u></td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td><i>/* The precision error of the cable length is +/- 10 meters */</i></td></tr>
<tr><th id="2885">2885</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_AGC_RANGE" data-ref="_M/IGP01E1000_AGC_RANGE">IGP01E1000_AGC_RANGE</dfn>    10</u></td></tr>
<tr><th id="2886">2886</th><td><u>#define <dfn class="macro" id="_M/IGP02E1000_AGC_RANGE" data-ref="_M/IGP02E1000_AGC_RANGE">IGP02E1000_AGC_RANGE</dfn>    15</u></td></tr>
<tr><th id="2887">2887</th><td></td></tr>
<tr><th id="2888">2888</th><td><i>/* IGP01E1000 PCS Initialization register */</i></td></tr>
<tr><th id="2889">2889</th><td><i>/* bits 3:6 in the PCS registers stores the channels polarity */</i></td></tr>
<tr><th id="2890">2890</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_POLARITY_MASK" data-ref="_M/IGP01E1000_PHY_POLARITY_MASK">IGP01E1000_PHY_POLARITY_MASK</dfn>    0x0078</u></td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td><i>/* IGP01E1000 GMII FIFO Register */</i></td></tr>
<tr><th id="2893">2893</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_GMII_FLEX_SPD" data-ref="_M/IGP01E1000_GMII_FLEX_SPD">IGP01E1000_GMII_FLEX_SPD</dfn>               0x10	/* Enable flexible speed</u></td></tr>
<tr><th id="2894">2894</th><td><u>							 * on Link-Up */</u></td></tr>
<tr><th id="2895">2895</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_GMII_SPD" data-ref="_M/IGP01E1000_GMII_SPD">IGP01E1000_GMII_SPD</dfn>                    0x20	/* Enable SPD */</u></td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td><i>/* IGP01E1000 Analog Register */</i></td></tr>
<tr><th id="2898">2898</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_SPARE_FUSE_STATUS" data-ref="_M/IGP01E1000_ANALOG_SPARE_FUSE_STATUS">IGP01E1000_ANALOG_SPARE_FUSE_STATUS</dfn>       0x20D1</u></td></tr>
<tr><th id="2899">2899</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_STATUS" data-ref="_M/IGP01E1000_ANALOG_FUSE_STATUS">IGP01E1000_ANALOG_FUSE_STATUS</dfn>             0x20D0</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_CONTROL" data-ref="_M/IGP01E1000_ANALOG_FUSE_CONTROL">IGP01E1000_ANALOG_FUSE_CONTROL</dfn>            0x20DC</u></td></tr>
<tr><th id="2901">2901</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_BYPASS" data-ref="_M/IGP01E1000_ANALOG_FUSE_BYPASS">IGP01E1000_ANALOG_FUSE_BYPASS</dfn>             0x20DE</u></td></tr>
<tr><th id="2902">2902</th><td></td></tr>
<tr><th id="2903">2903</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_POLY_MASK" data-ref="_M/IGP01E1000_ANALOG_FUSE_POLY_MASK">IGP01E1000_ANALOG_FUSE_POLY_MASK</dfn>            0xF000</u></td></tr>
<tr><th id="2904">2904</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_FINE_MASK" data-ref="_M/IGP01E1000_ANALOG_FUSE_FINE_MASK">IGP01E1000_ANALOG_FUSE_FINE_MASK</dfn>            0x0F80</u></td></tr>
<tr><th id="2905">2905</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_COARSE_MASK" data-ref="_M/IGP01E1000_ANALOG_FUSE_COARSE_MASK">IGP01E1000_ANALOG_FUSE_COARSE_MASK</dfn>          0x0070</u></td></tr>
<tr><th id="2906">2906</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_SPARE_FUSE_ENABLED" data-ref="_M/IGP01E1000_ANALOG_SPARE_FUSE_ENABLED">IGP01E1000_ANALOG_SPARE_FUSE_ENABLED</dfn>        0x0100</u></td></tr>
<tr><th id="2907">2907</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL" data-ref="_M/IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL">IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL</dfn>    0x0002</u></td></tr>
<tr><th id="2908">2908</th><td></td></tr>
<tr><th id="2909">2909</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_COARSE_THRESH" data-ref="_M/IGP01E1000_ANALOG_FUSE_COARSE_THRESH">IGP01E1000_ANALOG_FUSE_COARSE_THRESH</dfn>        0x0040</u></td></tr>
<tr><th id="2910">2910</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_COARSE_10" data-ref="_M/IGP01E1000_ANALOG_FUSE_COARSE_10">IGP01E1000_ANALOG_FUSE_COARSE_10</dfn>            0x0010</u></td></tr>
<tr><th id="2911">2911</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_FINE_1" data-ref="_M/IGP01E1000_ANALOG_FUSE_FINE_1">IGP01E1000_ANALOG_FUSE_FINE_1</dfn>               0x0080</u></td></tr>
<tr><th id="2912">2912</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_FINE_10" data-ref="_M/IGP01E1000_ANALOG_FUSE_FINE_10">IGP01E1000_ANALOG_FUSE_FINE_10</dfn>              0x0500</u></td></tr>
<tr><th id="2913">2913</th><td></td></tr>
<tr><th id="2914">2914</th><td><i>/* Bit definitions for valid PHY IDs. */</i></td></tr>
<tr><th id="2915">2915</th><td><i>/* I = Integrated</i></td></tr>
<tr><th id="2916">2916</th><td><i> * E = External</i></td></tr>
<tr><th id="2917">2917</th><td><i> */</i></td></tr>
<tr><th id="2918">2918</th><td><u>#define <dfn class="macro" id="_M/M88_VENDOR" data-ref="_M/M88_VENDOR">M88_VENDOR</dfn>         0x0141</u></td></tr>
<tr><th id="2919">2919</th><td><u>#define <dfn class="macro" id="_M/M88E1000_E_PHY_ID" data-ref="_M/M88E1000_E_PHY_ID">M88E1000_E_PHY_ID</dfn>  0x01410C50</u></td></tr>
<tr><th id="2920">2920</th><td><u>#define <dfn class="macro" id="_M/M88E1000_I_PHY_ID" data-ref="_M/M88E1000_I_PHY_ID">M88E1000_I_PHY_ID</dfn>  0x01410C30</u></td></tr>
<tr><th id="2921">2921</th><td><u>#define <dfn class="macro" id="_M/M88E1011_I_PHY_ID" data-ref="_M/M88E1011_I_PHY_ID">M88E1011_I_PHY_ID</dfn>  0x01410C20</u></td></tr>
<tr><th id="2922">2922</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_I_PHY_ID" data-ref="_M/IGP01E1000_I_PHY_ID">IGP01E1000_I_PHY_ID</dfn>  0x02A80380</u></td></tr>
<tr><th id="2923">2923</th><td><u>#define <dfn class="macro" id="_M/M88E1000_12_PHY_ID" data-ref="_M/M88E1000_12_PHY_ID">M88E1000_12_PHY_ID</dfn> M88E1000_E_PHY_ID</u></td></tr>
<tr><th id="2924">2924</th><td><u>#define <dfn class="macro" id="_M/M88E1000_14_PHY_ID" data-ref="_M/M88E1000_14_PHY_ID">M88E1000_14_PHY_ID</dfn> M88E1000_E_PHY_ID</u></td></tr>
<tr><th id="2925">2925</th><td><u>#define <dfn class="macro" id="_M/M88E1011_I_REV_4" data-ref="_M/M88E1011_I_REV_4">M88E1011_I_REV_4</dfn>   0x04</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define <dfn class="macro" id="_M/M88E1111_I_PHY_ID" data-ref="_M/M88E1111_I_PHY_ID">M88E1111_I_PHY_ID</dfn>  0x01410CC0</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define <dfn class="macro" id="_M/M88E1118_E_PHY_ID" data-ref="_M/M88E1118_E_PHY_ID">M88E1118_E_PHY_ID</dfn>  0x01410E40</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define <dfn class="macro" id="_M/L1LXT971A_PHY_ID" data-ref="_M/L1LXT971A_PHY_ID">L1LXT971A_PHY_ID</dfn>   0x001378E0</u></td></tr>
<tr><th id="2929">2929</th><td></td></tr>
<tr><th id="2930">2930</th><td><u>#define <dfn class="macro" id="_M/RTL8211B_PHY_ID" data-ref="_M/RTL8211B_PHY_ID">RTL8211B_PHY_ID</dfn>    0x001CC910</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define <dfn class="macro" id="_M/RTL8201N_PHY_ID" data-ref="_M/RTL8201N_PHY_ID">RTL8201N_PHY_ID</dfn>    0x8200</u></td></tr>
<tr><th id="2932">2932</th><td><u>#define <dfn class="macro" id="_M/RTL_PHY_CTRL_FD" data-ref="_M/RTL_PHY_CTRL_FD">RTL_PHY_CTRL_FD</dfn>    0x0100 /* Full duplex.0=half; 1=full */</u></td></tr>
<tr><th id="2933">2933</th><td><u>#define <dfn class="macro" id="_M/RTL_PHY_CTRL_SPD_100" data-ref="_M/RTL_PHY_CTRL_SPD_100">RTL_PHY_CTRL_SPD_100</dfn>    0x200000 /* Force 100Mb */</u></td></tr>
<tr><th id="2934">2934</th><td></td></tr>
<tr><th id="2935">2935</th><td><i>/* Bits...</i></td></tr>
<tr><th id="2936">2936</th><td><i> * 15-5: page</i></td></tr>
<tr><th id="2937">2937</th><td><i> * 4-0: register offset</i></td></tr>
<tr><th id="2938">2938</th><td><i> */</i></td></tr>
<tr><th id="2939">2939</th><td><u>#define <dfn class="macro" id="_M/PHY_PAGE_SHIFT" data-ref="_M/PHY_PAGE_SHIFT">PHY_PAGE_SHIFT</dfn>        5</u></td></tr>
<tr><th id="2940">2940</th><td><u>#define <dfn class="macro" id="_M/PHY_REG" data-ref="_M/PHY_REG">PHY_REG</dfn>(page, reg)    \</u></td></tr>
<tr><th id="2941">2941</th><td><u>        (((page) &lt;&lt; PHY_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</u></td></tr>
<tr><th id="2942">2942</th><td></td></tr>
<tr><th id="2943">2943</th><td><u>#define <dfn class="macro" id="_M/IGP3_PHY_PORT_CTRL" data-ref="_M/IGP3_PHY_PORT_CTRL">IGP3_PHY_PORT_CTRL</dfn>           \</u></td></tr>
<tr><th id="2944">2944</th><td><u>        PHY_REG(769, 17)	/* Port General Configuration */</u></td></tr>
<tr><th id="2945">2945</th><td><u>#define <dfn class="macro" id="_M/IGP3_PHY_RATE_ADAPT_CTRL" data-ref="_M/IGP3_PHY_RATE_ADAPT_CTRL">IGP3_PHY_RATE_ADAPT_CTRL</dfn> \</u></td></tr>
<tr><th id="2946">2946</th><td><u>        PHY_REG(769, 25)	/* Rate Adapter Control Register */</u></td></tr>
<tr><th id="2947">2947</th><td></td></tr>
<tr><th id="2948">2948</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_FIFO_CTRL_STATS" data-ref="_M/IGP3_KMRN_FIFO_CTRL_STATS">IGP3_KMRN_FIFO_CTRL_STATS</dfn> \</u></td></tr>
<tr><th id="2949">2949</th><td><u>        PHY_REG(770, 16)	/* KMRN FIFO's control/status register */</u></td></tr>
<tr><th id="2950">2950</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_POWER_MNG_CTRL" data-ref="_M/IGP3_KMRN_POWER_MNG_CTRL">IGP3_KMRN_POWER_MNG_CTRL</dfn> \</u></td></tr>
<tr><th id="2951">2951</th><td><u>        PHY_REG(770, 17)	/* KMRN Power Management Control Register */</u></td></tr>
<tr><th id="2952">2952</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_INBAND_CTRL" data-ref="_M/IGP3_KMRN_INBAND_CTRL">IGP3_KMRN_INBAND_CTRL</dfn> \</u></td></tr>
<tr><th id="2953">2953</th><td><u>        PHY_REG(770, 18)	/* KMRN Inband Control Register */</u></td></tr>
<tr><th id="2954">2954</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_DIAG" data-ref="_M/IGP3_KMRN_DIAG">IGP3_KMRN_DIAG</dfn> \</u></td></tr>
<tr><th id="2955">2955</th><td><u>        PHY_REG(770, 19)	/* KMRN Diagnostic register */</u></td></tr>
<tr><th id="2956">2956</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_DIAG_PCS_LOCK_LOSS" data-ref="_M/IGP3_KMRN_DIAG_PCS_LOCK_LOSS">IGP3_KMRN_DIAG_PCS_LOCK_LOSS</dfn> 0x0002	/* RX PCS is not synced */</u></td></tr>
<tr><th id="2957">2957</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_ACK_TIMEOUT" data-ref="_M/IGP3_KMRN_ACK_TIMEOUT">IGP3_KMRN_ACK_TIMEOUT</dfn> \</u></td></tr>
<tr><th id="2958">2958</th><td><u>        PHY_REG(770, 20)	/* KMRN Acknowledge Timeouts register */</u></td></tr>
<tr><th id="2959">2959</th><td></td></tr>
<tr><th id="2960">2960</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL" data-ref="_M/IGP3_VR_CTRL">IGP3_VR_CTRL</dfn> \</u></td></tr>
<tr><th id="2961">2961</th><td><u>        PHY_REG(776, 18)	/* Voltage regulator control register */</u></td></tr>
<tr><th id="2962">2962</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL_MODE_SHUT" data-ref="_M/IGP3_VR_CTRL_MODE_SHUT">IGP3_VR_CTRL_MODE_SHUT</dfn>       0x0200	/* Enter powerdown, shutdown VRs */</u></td></tr>
<tr><th id="2963">2963</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL_MODE_MASK" data-ref="_M/IGP3_VR_CTRL_MODE_MASK">IGP3_VR_CTRL_MODE_MASK</dfn>       0x0300	/* Shutdown VR Mask */</u></td></tr>
<tr><th id="2964">2964</th><td></td></tr>
<tr><th id="2965">2965</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAPABILITY" data-ref="_M/IGP3_CAPABILITY">IGP3_CAPABILITY</dfn> \</u></td></tr>
<tr><th id="2966">2966</th><td><u>        PHY_REG(776, 19)	/* IGP3 Capability Register */</u></td></tr>
<tr><th id="2967">2967</th><td></td></tr>
<tr><th id="2968">2968</th><td><i>/* Capabilities for SKU Control  */</i></td></tr>
<tr><th id="2969">2969</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_INITIATE_TEAM" data-ref="_M/IGP3_CAP_INITIATE_TEAM">IGP3_CAP_INITIATE_TEAM</dfn>       0x0001	/* Able to initiate a team */</u></td></tr>
<tr><th id="2970">2970</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_WFM" data-ref="_M/IGP3_CAP_WFM">IGP3_CAP_WFM</dfn>                 0x0002	/* Support WoL and PXE */</u></td></tr>
<tr><th id="2971">2971</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_ASF" data-ref="_M/IGP3_CAP_ASF">IGP3_CAP_ASF</dfn>                 0x0004	/* Support ASF */</u></td></tr>
<tr><th id="2972">2972</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_LPLU" data-ref="_M/IGP3_CAP_LPLU">IGP3_CAP_LPLU</dfn>                0x0008	/* Support Low Power Link Up */</u></td></tr>
<tr><th id="2973">2973</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_DC_AUTO_SPEED" data-ref="_M/IGP3_CAP_DC_AUTO_SPEED">IGP3_CAP_DC_AUTO_SPEED</dfn>       0x0010	/* Support AC/DC Auto Link Speed */</u></td></tr>
<tr><th id="2974">2974</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_SPD" data-ref="_M/IGP3_CAP_SPD">IGP3_CAP_SPD</dfn>                 0x0020	/* Support Smart Power Down */</u></td></tr>
<tr><th id="2975">2975</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_MULT_QUEUE" data-ref="_M/IGP3_CAP_MULT_QUEUE">IGP3_CAP_MULT_QUEUE</dfn>          0x0040	/* Support 2 tx &amp; 2 rx queues */</u></td></tr>
<tr><th id="2976">2976</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_RSS" data-ref="_M/IGP3_CAP_RSS">IGP3_CAP_RSS</dfn>                 0x0080	/* Support RSS */</u></td></tr>
<tr><th id="2977">2977</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_8021PQ" data-ref="_M/IGP3_CAP_8021PQ">IGP3_CAP_8021PQ</dfn>              0x0100	/* Support 802.1Q &amp; 802.1p */</u></td></tr>
<tr><th id="2978">2978</th><td><u>#define <dfn class="macro" id="_M/IGP3_CAP_AMT_CB" data-ref="_M/IGP3_CAP_AMT_CB">IGP3_CAP_AMT_CB</dfn>              0x0200	/* Support active manageability and circuit breaker */</u></td></tr>
<tr><th id="2979">2979</th><td></td></tr>
<tr><th id="2980">2980</th><td><u>#define <dfn class="macro" id="_M/IGP3_PPC_JORDAN_EN" data-ref="_M/IGP3_PPC_JORDAN_EN">IGP3_PPC_JORDAN_EN</dfn>           0x0001</u></td></tr>
<tr><th id="2981">2981</th><td><u>#define <dfn class="macro" id="_M/IGP3_PPC_JORDAN_GIGA_SPEED" data-ref="_M/IGP3_PPC_JORDAN_GIGA_SPEED">IGP3_PPC_JORDAN_GIGA_SPEED</dfn>   0x0002</u></td></tr>
<tr><th id="2982">2982</th><td></td></tr>
<tr><th id="2983">2983</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_PMC_EE_IDLE_LINK_DIS" data-ref="_M/IGP3_KMRN_PMC_EE_IDLE_LINK_DIS">IGP3_KMRN_PMC_EE_IDLE_LINK_DIS</dfn>         0x0001</u></td></tr>
<tr><th id="2984">2984</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK" data-ref="_M/IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK">IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK</dfn>   0x001E</u></td></tr>
<tr><th id="2985">2985</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA" data-ref="_M/IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA">IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA</dfn>        0x0020</u></td></tr>
<tr><th id="2986">2986</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_PMC_K0S_MODE1_EN_100" data-ref="_M/IGP3_KMRN_PMC_K0S_MODE1_EN_100">IGP3_KMRN_PMC_K0S_MODE1_EN_100</dfn>         0x0040</u></td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td><u>#define <dfn class="macro" id="_M/IGP3E1000_PHY_MISC_CTRL" data-ref="_M/IGP3E1000_PHY_MISC_CTRL">IGP3E1000_PHY_MISC_CTRL</dfn>                0x1B	/* Misc. Ctrl register */</u></td></tr>
<tr><th id="2989">2989</th><td><u>#define <dfn class="macro" id="_M/IGP3_PHY_MISC_DUPLEX_MANUAL_SET" data-ref="_M/IGP3_PHY_MISC_DUPLEX_MANUAL_SET">IGP3_PHY_MISC_DUPLEX_MANUAL_SET</dfn>        0x1000	/* Duplex Manual Set */</u></td></tr>
<tr><th id="2990">2990</th><td></td></tr>
<tr><th id="2991">2991</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_EXT_CTRL" data-ref="_M/IGP3_KMRN_EXT_CTRL">IGP3_KMRN_EXT_CTRL</dfn>  PHY_REG(770, 18)</u></td></tr>
<tr><th id="2992">2992</th><td><u>#define <dfn class="macro" id="_M/IGP3_KMRN_EC_DIS_INBAND" data-ref="_M/IGP3_KMRN_EC_DIS_INBAND">IGP3_KMRN_EC_DIS_INBAND</dfn>    0x0080</u></td></tr>
<tr><th id="2993">2993</th><td></td></tr>
<tr><th id="2994">2994</th><td><u>#define <dfn class="macro" id="_M/IGP03E1000_E_PHY_ID" data-ref="_M/IGP03E1000_E_PHY_ID">IGP03E1000_E_PHY_ID</dfn>  0x02A80390</u></td></tr>
<tr><th id="2995">2995</th><td><u>#define <dfn class="macro" id="_M/IFE_E_PHY_ID" data-ref="_M/IFE_E_PHY_ID">IFE_E_PHY_ID</dfn>         0x02A80330	/* 10/100 PHY */</u></td></tr>
<tr><th id="2996">2996</th><td><u>#define <dfn class="macro" id="_M/IFE_PLUS_E_PHY_ID" data-ref="_M/IFE_PLUS_E_PHY_ID">IFE_PLUS_E_PHY_ID</dfn>    0x02A80320</u></td></tr>
<tr><th id="2997">2997</th><td><u>#define <dfn class="macro" id="_M/IFE_C_E_PHY_ID" data-ref="_M/IFE_C_E_PHY_ID">IFE_C_E_PHY_ID</dfn>       0x02A80310</u></td></tr>
<tr><th id="2998">2998</th><td></td></tr>
<tr><th id="2999">2999</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_EXTENDED_STATUS_CONTROL" data-ref="_M/IFE_PHY_EXTENDED_STATUS_CONTROL">IFE_PHY_EXTENDED_STATUS_CONTROL</dfn>   0x10	/* 100BaseTx Extended Status, Control and Address */</u></td></tr>
<tr><th id="3000">3000</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_SPECIAL_CONTROL" data-ref="_M/IFE_PHY_SPECIAL_CONTROL">IFE_PHY_SPECIAL_CONTROL</dfn>           0x11	/* 100BaseTx PHY special control register */</u></td></tr>
<tr><th id="3001">3001</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_RCV_FALSE_CARRIER" data-ref="_M/IFE_PHY_RCV_FALSE_CARRIER">IFE_PHY_RCV_FALSE_CARRIER</dfn>         0x13	/* 100BaseTx Receive False Carrier Counter */</u></td></tr>
<tr><th id="3002">3002</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_RCV_DISCONNECT" data-ref="_M/IFE_PHY_RCV_DISCONNECT">IFE_PHY_RCV_DISCONNECT</dfn>            0x14	/* 100BaseTx Receive Disconnect Counter */</u></td></tr>
<tr><th id="3003">3003</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_RCV_ERROT_FRAME" data-ref="_M/IFE_PHY_RCV_ERROT_FRAME">IFE_PHY_RCV_ERROT_FRAME</dfn>           0x15	/* 100BaseTx Receive Error Frame Counter */</u></td></tr>
<tr><th id="3004">3004</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_RCV_SYMBOL_ERR" data-ref="_M/IFE_PHY_RCV_SYMBOL_ERR">IFE_PHY_RCV_SYMBOL_ERR</dfn>            0x16	/* Receive Symbol Error Counter */</u></td></tr>
<tr><th id="3005">3005</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_PREM_EOF_ERR" data-ref="_M/IFE_PHY_PREM_EOF_ERR">IFE_PHY_PREM_EOF_ERR</dfn>              0x17	/* 100BaseTx Receive Premature End Of Frame Error Counter */</u></td></tr>
<tr><th id="3006">3006</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_RCV_EOF_ERR" data-ref="_M/IFE_PHY_RCV_EOF_ERR">IFE_PHY_RCV_EOF_ERR</dfn>               0x18	/* 10BaseT Receive End Of Frame Error Counter */</u></td></tr>
<tr><th id="3007">3007</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_TX_JABBER_DETECT" data-ref="_M/IFE_PHY_TX_JABBER_DETECT">IFE_PHY_TX_JABBER_DETECT</dfn>          0x19	/* 10BaseT Transmit Jabber Detect Counter */</u></td></tr>
<tr><th id="3008">3008</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_EQUALIZER" data-ref="_M/IFE_PHY_EQUALIZER">IFE_PHY_EQUALIZER</dfn>                 0x1A	/* PHY Equalizer Control and Status */</u></td></tr>
<tr><th id="3009">3009</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_SPECIAL_CONTROL_LED" data-ref="_M/IFE_PHY_SPECIAL_CONTROL_LED">IFE_PHY_SPECIAL_CONTROL_LED</dfn>       0x1B	/* PHY special control and LED configuration */</u></td></tr>
<tr><th id="3010">3010</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_MDIX_CONTROL" data-ref="_M/IFE_PHY_MDIX_CONTROL">IFE_PHY_MDIX_CONTROL</dfn>              0x1C	/* MDI/MDI-X Control register */</u></td></tr>
<tr><th id="3011">3011</th><td><u>#define <dfn class="macro" id="_M/IFE_PHY_HWI_CONTROL" data-ref="_M/IFE_PHY_HWI_CONTROL">IFE_PHY_HWI_CONTROL</dfn>               0x1D	/* Hardware Integrity Control (HWI) */</u></td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_REDUCED_POWER_DOWN_DISABLE" data-ref="_M/IFE_PESC_REDUCED_POWER_DOWN_DISABLE">IFE_PESC_REDUCED_POWER_DOWN_DISABLE</dfn>  0x2000	/* Default 1 = Disable auto reduced power down */</u></td></tr>
<tr><th id="3014">3014</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_100BTX_POWER_DOWN" data-ref="_M/IFE_PESC_100BTX_POWER_DOWN">IFE_PESC_100BTX_POWER_DOWN</dfn>           0x0400	/* Indicates the power state of 100BASE-TX */</u></td></tr>
<tr><th id="3015">3015</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_10BTX_POWER_DOWN" data-ref="_M/IFE_PESC_10BTX_POWER_DOWN">IFE_PESC_10BTX_POWER_DOWN</dfn>            0x0200	/* Indicates the power state of 10BASE-T */</u></td></tr>
<tr><th id="3016">3016</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_POLARITY_REVERSED" data-ref="_M/IFE_PESC_POLARITY_REVERSED">IFE_PESC_POLARITY_REVERSED</dfn>           0x0100	/* Indicates 10BASE-T polarity */</u></td></tr>
<tr><th id="3017">3017</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_PHY_ADDR_MASK" data-ref="_M/IFE_PESC_PHY_ADDR_MASK">IFE_PESC_PHY_ADDR_MASK</dfn>               0x007C	/* Bit 6:2 for sampled PHY address */</u></td></tr>
<tr><th id="3018">3018</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_SPEED" data-ref="_M/IFE_PESC_SPEED">IFE_PESC_SPEED</dfn>                       0x0002	/* Auto-negotiation speed result 1=100Mbs, 0=10Mbs */</u></td></tr>
<tr><th id="3019">3019</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_DUPLEX" data-ref="_M/IFE_PESC_DUPLEX">IFE_PESC_DUPLEX</dfn>                      0x0001	/* Auto-negotiation duplex result 1=Full, 0=Half */</u></td></tr>
<tr><th id="3020">3020</th><td><u>#define <dfn class="macro" id="_M/IFE_PESC_POLARITY_REVERSED_SHIFT" data-ref="_M/IFE_PESC_POLARITY_REVERSED_SHIFT">IFE_PESC_POLARITY_REVERSED_SHIFT</dfn>     8</u></td></tr>
<tr><th id="3021">3021</th><td></td></tr>
<tr><th id="3022">3022</th><td><u>#define <dfn class="macro" id="_M/IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN" data-ref="_M/IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN">IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN</dfn>   0x0100	/* 1 = Dynamic Power Down disabled */</u></td></tr>
<tr><th id="3023">3023</th><td><u>#define <dfn class="macro" id="_M/IFE_PSC_FORCE_POLARITY" data-ref="_M/IFE_PSC_FORCE_POLARITY">IFE_PSC_FORCE_POLARITY</dfn>               0x0020	/* 1=Reversed Polarity, 0=Normal */</u></td></tr>
<tr><th id="3024">3024</th><td><u>#define <dfn class="macro" id="_M/IFE_PSC_AUTO_POLARITY_DISABLE" data-ref="_M/IFE_PSC_AUTO_POLARITY_DISABLE">IFE_PSC_AUTO_POLARITY_DISABLE</dfn>        0x0010	/* 1=Auto Polarity Disabled, 0=Enabled */</u></td></tr>
<tr><th id="3025">3025</th><td><u>#define <dfn class="macro" id="_M/IFE_PSC_JABBER_FUNC_DISABLE" data-ref="_M/IFE_PSC_JABBER_FUNC_DISABLE">IFE_PSC_JABBER_FUNC_DISABLE</dfn>          0x0001	/* 1=Jabber Disabled, 0=Normal Jabber Operation */</u></td></tr>
<tr><th id="3026">3026</th><td><u>#define <dfn class="macro" id="_M/IFE_PSC_FORCE_POLARITY_SHIFT" data-ref="_M/IFE_PSC_FORCE_POLARITY_SHIFT">IFE_PSC_FORCE_POLARITY_SHIFT</dfn>         5</u></td></tr>
<tr><th id="3027">3027</th><td><u>#define <dfn class="macro" id="_M/IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT" data-ref="_M/IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT">IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT</dfn>  4</u></td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td><u>#define <dfn class="macro" id="_M/IFE_PMC_AUTO_MDIX" data-ref="_M/IFE_PMC_AUTO_MDIX">IFE_PMC_AUTO_MDIX</dfn>                    0x0080	/* 1=enable MDI/MDI-X feature, default 0=disabled */</u></td></tr>
<tr><th id="3030">3030</th><td><u>#define <dfn class="macro" id="_M/IFE_PMC_FORCE_MDIX" data-ref="_M/IFE_PMC_FORCE_MDIX">IFE_PMC_FORCE_MDIX</dfn>                   0x0040	/* 1=force MDIX-X, 0=force MDI */</u></td></tr>
<tr><th id="3031">3031</th><td><u>#define <dfn class="macro" id="_M/IFE_PMC_MDIX_STATUS" data-ref="_M/IFE_PMC_MDIX_STATUS">IFE_PMC_MDIX_STATUS</dfn>                  0x0020	/* 1=MDI-X, 0=MDI */</u></td></tr>
<tr><th id="3032">3032</th><td><u>#define <dfn class="macro" id="_M/IFE_PMC_AUTO_MDIX_COMPLETE" data-ref="_M/IFE_PMC_AUTO_MDIX_COMPLETE">IFE_PMC_AUTO_MDIX_COMPLETE</dfn>           0x0010	/* Resolution algorithm is completed */</u></td></tr>
<tr><th id="3033">3033</th><td><u>#define <dfn class="macro" id="_M/IFE_PMC_MDIX_MODE_SHIFT" data-ref="_M/IFE_PMC_MDIX_MODE_SHIFT">IFE_PMC_MDIX_MODE_SHIFT</dfn>              6</u></td></tr>
<tr><th id="3034">3034</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_MDIX_RESET_ALL_MASK" data-ref="_M/IFE_PHC_MDIX_RESET_ALL_MASK">IFE_PHC_MDIX_RESET_ALL_MASK</dfn>          0x0000	/* Disable auto MDI-X */</u></td></tr>
<tr><th id="3035">3035</th><td></td></tr>
<tr><th id="3036">3036</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_HWI_ENABLE" data-ref="_M/IFE_PHC_HWI_ENABLE">IFE_PHC_HWI_ENABLE</dfn>                   0x8000	/* Enable the HWI feature */</u></td></tr>
<tr><th id="3037">3037</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_ABILITY_CHECK" data-ref="_M/IFE_PHC_ABILITY_CHECK">IFE_PHC_ABILITY_CHECK</dfn>                0x4000	/* 1= Test Passed, 0=failed */</u></td></tr>
<tr><th id="3038">3038</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_TEST_EXEC" data-ref="_M/IFE_PHC_TEST_EXEC">IFE_PHC_TEST_EXEC</dfn>                    0x2000	/* PHY launch test pulses on the wire */</u></td></tr>
<tr><th id="3039">3039</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_HIGHZ" data-ref="_M/IFE_PHC_HIGHZ">IFE_PHC_HIGHZ</dfn>                        0x0200	/* 1 = Open Circuit */</u></td></tr>
<tr><th id="3040">3040</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_LOWZ" data-ref="_M/IFE_PHC_LOWZ">IFE_PHC_LOWZ</dfn>                         0x0400	/* 1 = Short Circuit */</u></td></tr>
<tr><th id="3041">3041</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_LOW_HIGH_Z_MASK" data-ref="_M/IFE_PHC_LOW_HIGH_Z_MASK">IFE_PHC_LOW_HIGH_Z_MASK</dfn>              0x0600	/* Mask for indication type of problem on the line */</u></td></tr>
<tr><th id="3042">3042</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_DISTANCE_MASK" data-ref="_M/IFE_PHC_DISTANCE_MASK">IFE_PHC_DISTANCE_MASK</dfn>                0x01FF	/* Mask for distance to the cable problem, in 80cm granularity */</u></td></tr>
<tr><th id="3043">3043</th><td><u>#define <dfn class="macro" id="_M/IFE_PHC_RESET_ALL_MASK" data-ref="_M/IFE_PHC_RESET_ALL_MASK">IFE_PHC_RESET_ALL_MASK</dfn>               0x0000	/* Disable HWI */</u></td></tr>
<tr><th id="3044">3044</th><td><u>#define <dfn class="macro" id="_M/IFE_PSCL_PROBE_MODE" data-ref="_M/IFE_PSCL_PROBE_MODE">IFE_PSCL_PROBE_MODE</dfn>                  0x0020	/* LED Probe mode */</u></td></tr>
<tr><th id="3045">3045</th><td><u>#define <dfn class="macro" id="_M/IFE_PSCL_PROBE_LEDS_OFF" data-ref="_M/IFE_PSCL_PROBE_LEDS_OFF">IFE_PSCL_PROBE_LEDS_OFF</dfn>              0x0006	/* Force LEDs 0 and 2 off */</u></td></tr>
<tr><th id="3046">3046</th><td><u>#define <dfn class="macro" id="_M/IFE_PSCL_PROBE_LEDS_ON" data-ref="_M/IFE_PSCL_PROBE_LEDS_ON">IFE_PSCL_PROBE_LEDS_ON</dfn>               0x0007	/* Force LEDs 0 and 2 on */</u></td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_COMMAND_TIMEOUT" data-ref="_M/ICH_FLASH_COMMAND_TIMEOUT">ICH_FLASH_COMMAND_TIMEOUT</dfn>            5000	/* 5000 uSecs - adjusted */</u></td></tr>
<tr><th id="3049">3049</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_ERASE_TIMEOUT" data-ref="_M/ICH_FLASH_ERASE_TIMEOUT">ICH_FLASH_ERASE_TIMEOUT</dfn>              3000000	/* Up to 3 seconds - worst case */</u></td></tr>
<tr><th id="3050">3050</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_CYCLE_REPEAT_COUNT" data-ref="_M/ICH_FLASH_CYCLE_REPEAT_COUNT">ICH_FLASH_CYCLE_REPEAT_COUNT</dfn>         10	/* 10 cycles */</u></td></tr>
<tr><th id="3051">3051</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_256" data-ref="_M/ICH_FLASH_SEG_SIZE_256">ICH_FLASH_SEG_SIZE_256</dfn>               256</u></td></tr>
<tr><th id="3052">3052</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_4K" data-ref="_M/ICH_FLASH_SEG_SIZE_4K">ICH_FLASH_SEG_SIZE_4K</dfn>                4096</u></td></tr>
<tr><th id="3053">3053</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_64K" data-ref="_M/ICH_FLASH_SEG_SIZE_64K">ICH_FLASH_SEG_SIZE_64K</dfn>               65536</u></td></tr>
<tr><th id="3054">3054</th><td></td></tr>
<tr><th id="3055">3055</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_READ" data-ref="_M/ICH_CYCLE_READ">ICH_CYCLE_READ</dfn>                       0x0</u></td></tr>
<tr><th id="3056">3056</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_RESERVED" data-ref="_M/ICH_CYCLE_RESERVED">ICH_CYCLE_RESERVED</dfn>                   0x1</u></td></tr>
<tr><th id="3057">3057</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_WRITE" data-ref="_M/ICH_CYCLE_WRITE">ICH_CYCLE_WRITE</dfn>                      0x2</u></td></tr>
<tr><th id="3058">3058</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_ERASE" data-ref="_M/ICH_CYCLE_ERASE">ICH_CYCLE_ERASE</dfn>                      0x3</u></td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_GFPREG" data-ref="_M/ICH_FLASH_GFPREG">ICH_FLASH_GFPREG</dfn>   0x0000</u></td></tr>
<tr><th id="3061">3061</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_HSFSTS" data-ref="_M/ICH_FLASH_HSFSTS">ICH_FLASH_HSFSTS</dfn>   0x0004</u></td></tr>
<tr><th id="3062">3062</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_HSFCTL" data-ref="_M/ICH_FLASH_HSFCTL">ICH_FLASH_HSFCTL</dfn>   0x0006</u></td></tr>
<tr><th id="3063">3063</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FADDR" data-ref="_M/ICH_FLASH_FADDR">ICH_FLASH_FADDR</dfn>    0x0008</u></td></tr>
<tr><th id="3064">3064</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FDATA0" data-ref="_M/ICH_FLASH_FDATA0">ICH_FLASH_FDATA0</dfn>   0x0010</u></td></tr>
<tr><th id="3065">3065</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FRACC" data-ref="_M/ICH_FLASH_FRACC">ICH_FLASH_FRACC</dfn>    0x0050</u></td></tr>
<tr><th id="3066">3066</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG0" data-ref="_M/ICH_FLASH_FREG0">ICH_FLASH_FREG0</dfn>    0x0054</u></td></tr>
<tr><th id="3067">3067</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG1" data-ref="_M/ICH_FLASH_FREG1">ICH_FLASH_FREG1</dfn>    0x0058</u></td></tr>
<tr><th id="3068">3068</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG2" data-ref="_M/ICH_FLASH_FREG2">ICH_FLASH_FREG2</dfn>    0x005C</u></td></tr>
<tr><th id="3069">3069</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG3" data-ref="_M/ICH_FLASH_FREG3">ICH_FLASH_FREG3</dfn>    0x0060</u></td></tr>
<tr><th id="3070">3070</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FPR0" data-ref="_M/ICH_FLASH_FPR0">ICH_FLASH_FPR0</dfn>     0x0074</u></td></tr>
<tr><th id="3071">3071</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FPR1" data-ref="_M/ICH_FLASH_FPR1">ICH_FLASH_FPR1</dfn>     0x0078</u></td></tr>
<tr><th id="3072">3072</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SSFSTS" data-ref="_M/ICH_FLASH_SSFSTS">ICH_FLASH_SSFSTS</dfn>   0x0090</u></td></tr>
<tr><th id="3073">3073</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SSFCTL" data-ref="_M/ICH_FLASH_SSFCTL">ICH_FLASH_SSFCTL</dfn>   0x0092</u></td></tr>
<tr><th id="3074">3074</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_PREOP" data-ref="_M/ICH_FLASH_PREOP">ICH_FLASH_PREOP</dfn>    0x0094</u></td></tr>
<tr><th id="3075">3075</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_OPTYPE" data-ref="_M/ICH_FLASH_OPTYPE">ICH_FLASH_OPTYPE</dfn>   0x0096</u></td></tr>
<tr><th id="3076">3076</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_OPMENU" data-ref="_M/ICH_FLASH_OPMENU">ICH_FLASH_OPMENU</dfn>   0x0098</u></td></tr>
<tr><th id="3077">3077</th><td></td></tr>
<tr><th id="3078">3078</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_REG_MAPSIZE" data-ref="_M/ICH_FLASH_REG_MAPSIZE">ICH_FLASH_REG_MAPSIZE</dfn>      0x00A0</u></td></tr>
<tr><th id="3079">3079</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SECTOR_SIZE" data-ref="_M/ICH_FLASH_SECTOR_SIZE">ICH_FLASH_SECTOR_SIZE</dfn>      4096</u></td></tr>
<tr><th id="3080">3080</th><td><u>#define <dfn class="macro" id="_M/ICH_GFPREG_BASE_MASK" data-ref="_M/ICH_GFPREG_BASE_MASK">ICH_GFPREG_BASE_MASK</dfn>       0x1FFF</u></td></tr>
<tr><th id="3081">3081</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_LINEAR_ADDR_MASK" data-ref="_M/ICH_FLASH_LINEAR_ADDR_MASK">ICH_FLASH_LINEAR_ADDR_MASK</dfn> 0x00FFFFFF</u></td></tr>
<tr><th id="3082">3082</th><td></td></tr>
<tr><th id="3083">3083</th><td><i>/* Miscellaneous PHY bit definitions. */</i></td></tr>
<tr><th id="3084">3084</th><td><u>#define <dfn class="macro" id="_M/PHY_PREAMBLE" data-ref="_M/PHY_PREAMBLE">PHY_PREAMBLE</dfn>        0xFFFFFFFF</u></td></tr>
<tr><th id="3085">3085</th><td><u>#define <dfn class="macro" id="_M/PHY_SOF" data-ref="_M/PHY_SOF">PHY_SOF</dfn>             0x01</u></td></tr>
<tr><th id="3086">3086</th><td><u>#define <dfn class="macro" id="_M/PHY_OP_READ" data-ref="_M/PHY_OP_READ">PHY_OP_READ</dfn>         0x02</u></td></tr>
<tr><th id="3087">3087</th><td><u>#define <dfn class="macro" id="_M/PHY_OP_WRITE" data-ref="_M/PHY_OP_WRITE">PHY_OP_WRITE</dfn>        0x01</u></td></tr>
<tr><th id="3088">3088</th><td><u>#define <dfn class="macro" id="_M/PHY_TURNAROUND" data-ref="_M/PHY_TURNAROUND">PHY_TURNAROUND</dfn>      0x02</u></td></tr>
<tr><th id="3089">3089</th><td><u>#define <dfn class="macro" id="_M/PHY_PREAMBLE_SIZE" data-ref="_M/PHY_PREAMBLE_SIZE">PHY_PREAMBLE_SIZE</dfn>   32</u></td></tr>
<tr><th id="3090">3090</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_1000" data-ref="_M/MII_CR_SPEED_1000">MII_CR_SPEED_1000</dfn>   0x0040</u></td></tr>
<tr><th id="3091">3091</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_100" data-ref="_M/MII_CR_SPEED_100">MII_CR_SPEED_100</dfn>    0x2000</u></td></tr>
<tr><th id="3092">3092</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_10" data-ref="_M/MII_CR_SPEED_10">MII_CR_SPEED_10</dfn>     0x0000</u></td></tr>
<tr><th id="3093">3093</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_ADDRESS" data-ref="_M/E1000_PHY_ADDRESS">E1000_PHY_ADDRESS</dfn>   0x01</u></td></tr>
<tr><th id="3094">3094</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTO_NEG_TIME" data-ref="_M/PHY_AUTO_NEG_TIME">PHY_AUTO_NEG_TIME</dfn>   45	/* 4.5 Seconds */</u></td></tr>
<tr><th id="3095">3095</th><td><u>#define <dfn class="macro" id="_M/PHY_FORCE_TIME" data-ref="_M/PHY_FORCE_TIME">PHY_FORCE_TIME</dfn>      20	/* 2.0 Seconds */</u></td></tr>
<tr><th id="3096">3096</th><td><u>#define <dfn class="macro" id="_M/PHY_REVISION_MASK" data-ref="_M/PHY_REVISION_MASK">PHY_REVISION_MASK</dfn>   0xFFFFFFF0</u></td></tr>
<tr><th id="3097">3097</th><td><u>#define <dfn class="macro" id="_M/DEVICE_SPEED_MASK" data-ref="_M/DEVICE_SPEED_MASK">DEVICE_SPEED_MASK</dfn>   0x00000300	/* Device Ctrl Reg Speed Mask */</u></td></tr>
<tr><th id="3098">3098</th><td><u>#define <dfn class="macro" id="_M/REG4_SPEED_MASK" data-ref="_M/REG4_SPEED_MASK">REG4_SPEED_MASK</dfn>     0x01E0</u></td></tr>
<tr><th id="3099">3099</th><td><u>#define <dfn class="macro" id="_M/REG9_SPEED_MASK" data-ref="_M/REG9_SPEED_MASK">REG9_SPEED_MASK</dfn>     0x0300</u></td></tr>
<tr><th id="3100">3100</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_HALF" data-ref="_M/ADVERTISE_10_HALF">ADVERTISE_10_HALF</dfn>   0x0001</u></td></tr>
<tr><th id="3101">3101</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_FULL" data-ref="_M/ADVERTISE_10_FULL">ADVERTISE_10_FULL</dfn>   0x0002</u></td></tr>
<tr><th id="3102">3102</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_HALF" data-ref="_M/ADVERTISE_100_HALF">ADVERTISE_100_HALF</dfn>  0x0004</u></td></tr>
<tr><th id="3103">3103</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_FULL" data-ref="_M/ADVERTISE_100_FULL">ADVERTISE_100_FULL</dfn>  0x0008</u></td></tr>
<tr><th id="3104">3104</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_HALF" data-ref="_M/ADVERTISE_1000_HALF">ADVERTISE_1000_HALF</dfn> 0x0010</u></td></tr>
<tr><th id="3105">3105</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_FULL" data-ref="_M/ADVERTISE_1000_FULL">ADVERTISE_1000_FULL</dfn> 0x0020</u></td></tr>
<tr><th id="3106">3106</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT" data-ref="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT">AUTONEG_ADVERTISE_SPEED_DEFAULT</dfn> 0x002F	/* Everything but 1000-Half */</u></td></tr>
<tr><th id="3107">3107</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ADVERTISE_10_100_ALL" data-ref="_M/AUTONEG_ADVERTISE_10_100_ALL">AUTONEG_ADVERTISE_10_100_ALL</dfn>    0x000F	/* All 10/100 speeds */</u></td></tr>
<tr><th id="3108">3108</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ADVERTISE_10_ALL" data-ref="_M/AUTONEG_ADVERTISE_10_ALL">AUTONEG_ADVERTISE_10_ALL</dfn>        0x0003	/* 10Mbps Full &amp; Half speeds */</u></td></tr>
<tr><th id="3109">3109</th><td></td></tr>
<tr><th id="3110">3110</th><td><u>#<span data-ppcond="33">endif</span> /* _E1000_HW_H_ */</u></td></tr>
<tr><th id="3111">3111</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_ethtool.c.html'>linux-4.14.y/drivers/net/ethernet/intel/e1000/e1000_ethtool.c</a><br/>Generated on <em>2018-Jul-30</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
