#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 26 20:33:44 2021
# Process ID: 2225
# Current directory: /home/mr-robot/Documents/arch/scripts
# Command line: vivado
# Log file: /home/mr-robot/Documents/arch/scripts/vivado.log
# Journal file: /home/mr-robot/Documents/arch/scripts/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.xpr}
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B285A
set_property PROGRAM.FILE {/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
create_project pc-32bit /home/mr-robot/Documents/arch/module02/pc-32bit -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_language VHDL [current_project]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property simulator_language VHDL [current_project]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
file mkdir /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new
close [ open /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/mux2to1_32bit.vhd w ]
add_files /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/mux2to1_32bit.vhd
close [ open /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/reg_32bit.vhd w ]
add_files /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/reg_32bit.vhd
close [ open /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/adder_32bit.vhd w ]
add_files /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/adder_32bit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc-32bit_top.vhd w ]
add_files /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc-32bit_top.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc-32bit_top.vhd] -no_script -reset -force -quiet
remove_files  /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc-32bit_top.vhd
close [ open /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc_32bit_top.vhd w ]
add_files /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc_32bit_top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sim_1/new/pc_32bit_top_tb.vhd w ]
add_files -fileset sim_1 /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sim_1/new/pc_32bit_top_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/adder_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/mux2to1_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc_32bit_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_32bit_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/reg_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sim_1/new/pc_32bit_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
xelab -wto e584c729a47e48d39be6f5d75b95cf4b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto e584c729a47e48d39be6f5d75b95cf4b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.reg_32bit [reg_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.mux2to1_32bit [mux2to1_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.adder_32bit [adder_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim/xsim.dir/tb_pc_32bit_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim/xsim.dir/tb_pc_32bit_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  2 19:23:07 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  2 19:23:07 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 9715.109 ; gain = 0.000 ; free physical = 270 ; free virtual = 8697
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 9807.113 ; gain = 92.004 ; free physical = 108 ; free virtual = 8656
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9893.984 ; gain = 0.000 ; free physical = 195 ; free virtual = 8651
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/mux2to1_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/pc_32bit_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_32bit_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sources_1/new/reg_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.srcs/sim_1/new/pc_32bit_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
xelab -wto e584c729a47e48d39be6f5d75b95cf4b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto e584c729a47e48d39be6f5d75b95cf4b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.reg_32bit [reg_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.mux2to1_32bit [mux2to1_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.adder_32bit [adder_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mr-robot/Documents/arch/module02/pc-32bit/pc-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9962.008 ; gain = 68.023 ; free physical = 115 ; free virtual = 8656
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project pc_32bit /home/mr-robot/Documents/arch/module02/pc_32bit -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
close_project
create_project pc_32bit /opt/pc_32bit -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files -norecurse {/opt/temp/mux2to1_32bit.vhd /opt/temp/adder_32bit.vhd /opt/temp/pc_32bit_top.vhd /opt/temp/reg_32bit.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /opt/temp/pc_32bit_top_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/adder_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/mux2to1_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/pc_32bit_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_32bit_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/reg_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/pc_32bit_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xelab -wto e66a10f236874d00a00f94b2abe281f4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto e66a10f236874d00a00f94b2abe281f4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.reg_32bit [reg_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.mux2to1_32bit [mux2to1_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.adder_32bit [adder_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim/xsim.dir/tb_pc_32bit_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim/xsim.dir/tb_pc_32bit_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  2 19:42:19 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  2 19:42:19 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 180 ; free virtual = 8659
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 151 ; free virtual = 8654
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_project
open_project /home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
close_project
open_project /opt/pc_32bit/pc_32bit.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/opt/pc_32bit/pc_32bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/adder_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/pc_32bit_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xelab -wto e66a10f236874d00a00f94b2abe281f4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto e66a10f236874d00a00f94b2abe281f4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.reg_32bit [reg_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.mux2to1_32bit [mux2to1_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.adder_32bit [adder_32bit_default]
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/opt/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 141 ; free virtual = 8667
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
file mkdir /home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.srcs/sources_1/new
close [ open /home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.srcs/sources_1/new/pc_32bit_top.vhd w ]
add_files /home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.srcs/sources_1/new/pc_32bit_top.vhd
update_compile_order -fileset sources_1
add_files -norecurse /opt/temp/pc_32bit_top_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.srcs/sources_1/new/pc_32bit_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_32bit_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/pc_32bit_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xelab -wto 28684297362d4fef80a59a02cb058e22 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 28684297362d4fef80a59a02cb058e22 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim/xsim.dir/tb_pc_32bit_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim/xsim.dir/tb_pc_32bit_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  2 20:19:39 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  2 20:19:39 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 197 ; free virtual = 8664
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 182 ; free virtual = 8661
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/pc_32bit_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xelab -wto 28684297362d4fef80a59a02cb058e22 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 28684297362d4fef80a59a02cb058e22 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 131 ; free virtual = 8606
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc_32bit_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_pc_32bit_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/temp/pc_32bit_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_32bit_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
xelab -wto 28684297362d4fef80a59a02cb058e22 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 28684297362d4fef80a59a02cb058e22 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_pc_32bit_top_behav xil_defaultlib.tb_pc_32bit_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.pc_32bit_top [pc_32bit_top_default]
Compiling architecture tb of entity xil_defaultlib.tb_pc_32bit_top
Built simulation snapshot tb_pc_32bit_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mr-robot/Documents/arch/module02/pc_32bit/pc_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pc_32bit_top_behav -key {Behavioral:sim_1:Functional:tb_pc_32bit_top} -tclbatch {tb_pc_32bit_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pc_32bit_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pc_32bit_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9962.008 ; gain = 0.000 ; free physical = 157 ; free virtual = 8617
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  2 20:55:29 2021...
