Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=False, Tag=-1, MRU Counter=0
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=True, Tag=3, MRU Counter=3
==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=True, Tag=4, MRU Counter=4
==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=True, Tag=5, MRU Counter=5
==================================================
