Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_controller_640_60.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 64: Using initial value of x since it is never assigned
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 108: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 114: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 127: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 161: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 175: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 179: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v" Line 224: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_display_movement(1).v".
        S_IDLE = 0
        S_UP = 1
        N = 2
    Found 1-bit register for signal <slow_clk>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clk_25Mhz>.
    Found 1-bit register for signal <state>.
    Found 11-bit register for signal <a>.
    Found 11-bit register for signal <a3>.
    Found 11-bit register for signal <b3>.
    Found 11-bit register for signal <a7>.
    Found 11-bit register for signal <y>.
    Found 1-bit register for signal <next_state>.
    Found 1-bit register for signal <gameover>.
    Found 2-bit register for signal <B>.
    Found 3-bit register for signal <G>.
    Found 3-bit register for signal <R>.
    Found 19-bit register for signal <slow_count>.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_33_OUT> created at line 197.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_37_OUT> created at line 199.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_43_OUT> created at line 202.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_47_OUT> created at line 202.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_51_OUT> created at line 206.
    Found 19-bit adder for signal <slow_count[18]_GND_1_o_add_1_OUT> created at line 85.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_4_OUT> created at line 94.
    Found 11-bit adder for signal <y[10]_GND_1_o_add_21_OUT> created at line 175.
    Found 12-bit adder for signal <n0155> created at line 197.
    Found 12-bit adder for signal <n0160> created at line 199.
    Found 12-bit adder for signal <n0165> created at line 202.
    Found 12-bit adder for signal <n0170> created at line 202.
    Found 12-bit adder for signal <n0175> created at line 206.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT<10:0>> created at line 108.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_15_OUT<10:0>> created at line 127.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_19_OUT<10:0>> created at line 161.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_23_OUT<10:0>> created at line 179.
    Found 11-bit comparator greater for signal <n0008> created at line 109
    Found 11-bit comparator greater for signal <n0012> created at line 128
    Found 11-bit comparator greater for signal <n0017> created at line 162
    Found 11-bit comparator lessequal for signal <n0031> created at line 197
    Found 11-bit comparator lessequal for signal <n0033> created at line 197
    Found 32-bit comparator lessequal for signal <n0037> created at line 197
    Found 12-bit comparator lessequal for signal <n0041> created at line 197
    Found 32-bit comparator lessequal for signal <n0046> created at line 199
    Found 12-bit comparator lessequal for signal <n0049> created at line 199
    Found 11-bit comparator lessequal for signal <n0052> created at line 199
    Found 11-bit comparator lessequal for signal <n0055> created at line 199
    Found 32-bit comparator lessequal for signal <n0059> created at line 202
    Found 12-bit comparator lessequal for signal <n0062> created at line 202
    Found 32-bit comparator lessequal for signal <n0066> created at line 202
    Found 12-bit comparator lessequal for signal <n0070> created at line 202
    Found 32-bit comparator lessequal for signal <n0075> created at line 206
    Found 12-bit comparator lessequal for signal <n0078> created at line 206
    Found 11-bit comparator lessequal for signal <n0081> created at line 206
    Found 11-bit comparator lessequal for signal <n0084> created at line 206
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_display> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\p\h\philyuan\Documents\EC 311\movingbox\vga_controller_640_60.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_2_o_add_4_OUT> created at line 48.
    Found 11-bit adder for signal <vcounter[10]_GND_2_o_add_12_OUT> created at line 56.
    Found 11-bit comparator lessequal for signal <n0014> created at line 63
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_20_o> created at line 63
    Found 11-bit comparator lessequal for signal <n0020> created at line 70
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_23_o> created at line 70
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_24_o> created at line 75
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_25_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 2
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 3
 12-bit adder                                          : 5
 12-bit subtractor                                     : 5
 19-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 8
 11-bit register                                       : 7
 19-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 2
# Comparators                                          : 25
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 8
 12-bit comparator lessequal                           : 5
 32-bit comparator lessequal                           : 5
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <b3_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_1> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_2> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_3> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_8> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_0> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_1> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_2> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into accumulator <y>: 1 register on signal <y>.
The following registers are absorbed into counter <slow_count>: 1 register on signal <slow_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <a3>: 1 register on signal <a3>.
The following registers are absorbed into counter <a>: 1 register on signal <a>.
The following registers are absorbed into counter <a7>: 1 register on signal <a7>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 11-bit subtractor                                     : 3
 12-bit adder                                          : 5
 12-bit subtractor                                     : 5
 19-bit adder                                          : 1
# Counters                                             : 7
 11-bit down counter                                   : 3
 11-bit up counter                                     : 2
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit updown accumulator                             : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 25
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 8
 12-bit comparator lessequal                           : 5
 32-bit comparator lessequal                           : 5
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <b3_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_1> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_2> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_3> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_5> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_7> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_8> has a constant value of 1 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_9> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b3_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_0> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_1> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_2> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <vga_display>, Counter <slow_count> <count> are equivalent, XST will keep only <slow_count>.

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...
WARNING:Xst:1293 - FF/Latch <a3_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a7_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <b3_4> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <b3_6> 
INFO:Xst:2261 - The FF/Latch <a3_0> in Unit <vga_display> is equivalent to the following 2 FFs/Latches, which will be removed : <a_0> <a7_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 5.
FlipFlop a3_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 597
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 60
#      LUT2                        : 67
#      LUT3                        : 23
#      LUT4                        : 106
#      LUT5                        : 34
#      LUT6                        : 53
#      MUXCY                       : 133
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 95
#      FD                          : 87
#      FDR                         : 8
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  18224     0%  
 Number of Slice LUTs:                  380  out of   9112     4%  
    Number used as Logic:               380  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    385
   Number with an unused Flip Flop:     290  out of    385    75%  
   Number with an unused LUT:             5  out of    385     1%  
   Number of fully used LUT-FF pairs:    90  out of    385    23%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
slow_clk                           | BUFG                   | 43    |
clk_25Mhz                          | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.988ns (Maximum Frequency: 250.724MHz)
   Minimum input arrival time before clock: 3.888ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.877ns (frequency: 347.608MHz)
  Total number of paths / destination ports: 226 / 32
-------------------------------------------------------------------------
Delay:               2.877ns (Levels of Logic = 1)
  Source:            gameover (FF)
  Destination:       R_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: gameover to R_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.147  gameover (gameover)
     LUT6:I1->O            3   0.203   0.650  _n02091 (_n0209)
     FDR:R                     0.430          R_0
    ----------------------------------------
    Total                      2.877ns (1.080ns logic, 1.797ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 3.731ns (frequency: 268.039MHz)
  Total number of paths / destination ports: 644 / 43
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 3)
  Source:            a3_6 (FF)
  Destination:       b3_4 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk rising

  Data Path: a3_6 to b3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  a3_6 (a3_6)
     LUT4:I1->O            1   0.205   0.684  n0012_inv_SW0 (N14)
     LUT6:I4->O           11   0.203   0.883  n0012_inv (n0012_inv)
     LUT2:I1->O            1   0.205   0.000  b3_4_glue_rst (b3_4_glue_rst)
     FD:D                      0.102          b3_4
    ----------------------------------------
    Total                      3.731ns (1.162ns logic, 2.569ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25Mhz'
  Clock period: 3.988ns (frequency: 250.724MHz)
  Total number of paths / destination ports: 534 / 25
-------------------------------------------------------------------------
Delay:               3.988ns (Levels of Logic = 3)
  Source:            vc/hcounter_0 (FF)
  Destination:       vc/hcounter_0 (FF)
  Source Clock:      clk_25Mhz rising
  Destination Clock: clk_25Mhz rising

  Data Path: vc/hcounter_0 to vc/hcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.326  vc/hcounter_0 (vc/hcounter_0)
     LUT6:I1->O            2   0.203   0.617  vc/GND_2_o_GND_2_o_equal_4_o<10>_SW0 (N28)
     LUT6:I5->O           11   0.205   0.883  vc/GND_2_o_GND_2_o_equal_4_o<10> (vc/GND_2_o_GND_2_o_equal_4_o)
     LUT5:I4->O            1   0.205   0.000  vc/vcounter_0_rstpot1 (vc/vcounter_0_rstpot1)
     FD:D                      0.102          vc/vcounter_0
    ----------------------------------------
    Total                      3.988ns (1.162ns logic, 2.826ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            up (PAD)
  Destination:       next_state (FF)
  Destination Clock: slow_clk rising

  Data Path: up to next_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  up_IBUF (up_IBUF)
     FDR:D                     0.102          next_state
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       vc/hcounter_0 (FF)
  Destination Clock: clk_25Mhz rising

  Data Path: rst to vc/hcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.273  rst_IBUF (rst_IBUF)
     LUT6:I0->O           11   0.203   0.883  vc/Mcount_hcounter_val1 (vc/Mcount_hcounter_val)
     LUT2:I1->O            1   0.205   0.000  vc/hcounter_0_rstpot (vc/hcounter_0_rstpot)
     FD:D                      0.102          vc/hcounter_0
    ----------------------------------------
    Total                      3.888ns (1.732ns logic, 2.156ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      clk_25Mhz rising

  Data Path: vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  vc/HS (vc/HS)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.877|         |         |         |
clk_25Mhz      |    9.029|         |         |         |
slow_clk       |   11.215|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |    3.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slow_clk       |    3.731|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.64 secs
 
--> 

Total memory usage is 256160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    4 (   0 filtered)

