Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Aug 30 14:47:01 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopSPI_timing_summary_routed.rpt -pb TopSPI_timing_summary_routed.pb -rpx TopSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSPI
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  110         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (278)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (318)
5. checking no_input_delay (46)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (278)
--------------------------
 There are 110 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: master/state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (318)
--------------------------------------------------
 There are 318 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  358          inf        0.000                      0                  358           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           358 Endpoints
Min Delay           358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slave3/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sDataOut[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 3.095ns (54.076%)  route 2.628ns (45.924%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  slave3/data_reg[0]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave3/data_reg[0]/Q
                         net (fo=2, routed)           2.628     3.084    sDataOut[2]_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         2.639     5.723 r  sDataOut[2][0]_INST_0/O
                         net (fo=0)                   0.000     5.723    sDataOut[2][0]
    J19                                                               r  sDataOut[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            sDataOut[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 3.212ns (56.376%)  route 2.485ns (43.624%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE                         0.000     0.000 r  slave3/data_reg[7]_lopt_replica/C
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slave3/data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.485     3.003    lopt_28
    M19                  OBUF (Prop_obuf_I_O)         2.694     5.697 r  sDataOut[2][7]_INST_0/O
                         net (fo=0)                   0.000     5.697    sDataOut[2][7]
    M19                                                               r  sDataOut[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            mDataOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 3.095ns (55.446%)  route 2.487ns (44.554%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  master/data_reg[7]_lopt_replica/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.487     2.943    lopt_7
    L16                  OBUF (Prop_obuf_I_O)         2.639     5.582 r  mDataOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.582    mDataOut[7]
    L16                                                               r  mDataOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            sDataOut[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.572ns  (logic 3.138ns (56.330%)  route 2.433ns (43.670%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE                         0.000     0.000 r  slave3/data_reg[4]_lopt_replica/C
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave3/data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.433     2.889    lopt_25
    M18                  OBUF (Prop_obuf_I_O)         2.682     5.572 r  sDataOut[2][4]_INST_0/O
                         net (fo=0)                   0.000     5.572    sDataOut[2][4]
    M18                                                               r  sDataOut[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            sDataOut[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.568ns  (logic 3.145ns (56.477%)  route 2.423ns (43.523%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE                         0.000     0.000 r  slave3/data_reg[5]_lopt_replica/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave3/data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.423     2.879    lopt_26
    M17                  OBUF (Prop_obuf_I_O)         2.689     5.568 r  sDataOut[2][5]_INST_0/O
                         net (fo=0)                   0.000     5.568    sDataOut[2][5]
    M17                                                               r  sDataOut[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            slave1/data_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 1.101ns (19.845%)  route 4.447ns (80.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=9, routed)           2.251     3.228    master/reset_IBUF
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.352 r  master/sel[3]_i_1/O
                         net (fo=88, routed)          2.196     5.549    slave1/SR[0]
    SLICE_X42Y27         FDRE                                         r  slave1/data_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            slave1/data_reg[1]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 1.101ns (19.845%)  route 4.447ns (80.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=9, routed)           2.251     3.228    master/reset_IBUF
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.352 r  master/sel[3]_i_1/O
                         net (fo=88, routed)          2.196     5.549    slave1/SR[0]
    SLICE_X43Y27         FDRE                                         r  slave1/data_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            slave1/data_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 1.101ns (19.845%)  route 4.447ns (80.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=9, routed)           2.251     3.228    master/reset_IBUF
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.352 r  master/sel[3]_i_1/O
                         net (fo=88, routed)          2.196     5.549    slave1/SR[0]
    SLICE_X42Y27         FDRE                                         r  slave1/data_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            slave1/data_reg[2]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 1.101ns (19.845%)  route 4.447ns (80.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=9, routed)           2.251     3.228    master/reset_IBUF
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.352 r  master/sel[3]_i_1/O
                         net (fo=88, routed)          2.196     5.549    slave1/SR[0]
    SLICE_X43Y27         FDRE                                         r  slave1/data_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            slave1/data_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 1.101ns (19.845%)  route 4.447ns (80.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=9, routed)           2.251     3.228    master/reset_IBUF
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.352 r  master/sel[3]_i_1/O
                         net (fo=88, routed)          2.196     5.549    slave1/SR[0]
    SLICE_X42Y27         FDRE                                         r  slave1/data_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slave4/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave4/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  slave4/state_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave4/state_reg/Q
                         net (fo=16, routed)          0.165     0.306    slave4/state_reg_0
    SLICE_X42Y48         FDRE                                         r  slave4/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave4/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave4/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  slave4/state_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave4/state_reg/Q
                         net (fo=16, routed)          0.165     0.306    slave4/state_reg_0
    SLICE_X42Y48         FDRE                                         r  slave4/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave4/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave4/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  slave4/state_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave4/state_reg/Q
                         net (fo=16, routed)          0.165     0.306    slave4/state_reg_0
    SLICE_X42Y48         FDRE                                         r  slave4/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave4/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave4/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  slave4/state_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave4/state_reg/Q
                         net (fo=16, routed)          0.165     0.306    slave4/state_reg_0
    SLICE_X42Y48         FDRE                                         r  slave4/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.942%)  route 0.166ns (54.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.166     0.307    slave3/state_reg_0
    SLICE_X42Y54         FDRE                                         r  slave3/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.942%)  route 0.166ns (54.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.166     0.307    slave3/state_reg_0
    SLICE_X42Y54         FDRE                                         r  slave3/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.942%)  route 0.166ns (54.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.166     0.307    slave3/state_reg_0
    SLICE_X42Y54         FDRE                                         r  slave3/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.942%)  route 0.166ns (54.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.166     0.307    slave3/state_reg_0
    SLICE_X42Y54         FDRE                                         r  slave3/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/sel_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            slave3/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.586%)  route 0.126ns (40.414%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE                         0.000     0.000 r  master/sel_reg[2]/C
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  master/sel_reg[2]/Q
                         net (fo=5, routed)           0.126     0.267    slave3/Q[0]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  slave3/state_i_1__2/O
                         net (fo=1, routed)           0.000     0.312    slave3/state_i_1__2_n_0
    SLICE_X43Y54         FDRE                                         r  slave3/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  slave2/count_reg[0]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  slave2/count_reg[0]/Q
                         net (fo=5, routed)           0.105     0.269    slave2/count_reg[0]
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.314 r  slave2/state_i_1__1/O
                         net (fo=1, routed)           0.000     0.314    slave2/state_i_1__1_n_0
    SLICE_X43Y41         FDRE                                         r  slave2/state_reg/D
  -------------------------------------------------------------------    -------------------





