DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "Uethtst"
duLibraryName "ethernet_v4"
duName "emac0_phy_tb"
elements [
]
mwi 0
uid 1770,0
)
(Instance
name "Utstmgr"
duLibraryName "ethernet_v4"
duName "marvell_loopback_tester"
elements [
]
mwi 0
uid 1932,0
)
(Instance
name "Udut"
duLibraryName "ethernet_v4"
duName "marvell_loopback"
elements [
]
mwi 0
uid 2238,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2008.1b (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback_tb"
)
(vvPair
variable "date"
value "07/27/09"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "entity_name"
value "marvell_loopback_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/eth_gmii/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/eth_gmii/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "marvell_loopback_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ATLAS_Tracker_Upgrade"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:36:45"
)
(vvPair
variable "unit"
value "marvell_loopback_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1b (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 709,0
optionalChildren [
*1 (Net
uid 135,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,15200,46700,16400"
st "signal gmii_gtx_clk_o      : std_logic -- ETH_GTX_CLK"
)
)
*2 (Net
uid 143,0
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 144,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,5600,46800,6800"
st "signal eth_coma_o          : std_logic -- ETH_GTX_CLK"
)
)
*3 (Net
uid 151,0
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
suid 3,0
)
declText (MLText
uid 152,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,11600,46400,12800"
st "signal eth_reset_no        : std_logic -- ETH_GTX_CLK"
)
)
*4 (Net
uid 159,0
decl (Decl
n "eth_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 160,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,9200,44700,11600"
st "-- MDIO Interface - EMAC0
signal eth_mdc_o           : std_logic -- ETH_MDC"
)
)
*5 (Net
uid 167,0
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 5
suid 5,0
)
declText (MLText
uid 168,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,8000,45000,9200"
st "signal eth_md_io           : std_logic -- ETH_MDIO"
)
)
*6 (Net
uid 175,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 6
suid 6,0
)
declText (MLText
uid 176,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,26000,53400,28400"
st "-- GMII Interface - EMAC0
signal gmii_txd_o          : std_logic_vector(7 downto 0) -- ETH_TXD"
)
)
*7 (Net
uid 183,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 7
suid 7,0
)
declText (MLText
uid 184,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,23600,43600,24800"
st "signal gmii_tx_en_o        : std_logic -- ETH_EN"
)
)
*8 (Net
uid 191,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 8,0
)
declText (MLText
uid 192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,24800,43400,26000"
st "signal gmii_tx_er_o        : std_logic -- ETH_ER"
)
)
*9 (Net
uid 199,0
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 9
suid 9,0
)
declText (MLText
uid 200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,21200,42000,23600"
st "-- client interface clocking signals - EMAC0
signal gmii_tx_clk_o       : std_logic"
)
)
*10 (Net
uid 215,0
decl (Decl
n "led_tx_retransmit_o"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
declText (MLText
uid 216,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,35600,39500,36800"
st "signal led_tx_retransmit_o : std_logic"
)
)
*11 (Net
uid 223,0
decl (Decl
n "led_tx_collision_o"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
declText (MLText
uid 224,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,34400,39100,35600"
st "signal led_tx_collision_o  : std_logic"
)
)
*12 (Net
uid 231,0
decl (Decl
n "led_tx_ack_o"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
declText (MLText
uid 232,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,33200,38500,34400"
st "signal led_tx_ack_o        : std_logic"
)
)
*13 (Net
uid 255,0
decl (Decl
n "led_rx_framedrop_o"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 16,0
)
declText (MLText
uid 256,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,30800,40200,32000"
st "signal led_rx_framedrop_o  : std_logic"
)
)
*14 (Net
uid 263,0
decl (Decl
n "led_rx_data_valid_o"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 17,0
)
declText (MLText
uid 264,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,29600,39800,30800"
st "signal led_rx_data_valid_o : std_logic"
)
)
*15 (Net
uid 271,0
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 18
suid 18,0
)
declText (MLText
uid 272,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,2000,45500,3200"
st "signal clk125              : std_logic -- ETH_GTX_CLK"
)
)
*16 (Net
uid 279,0
decl (Decl
n "clk200"
t "std_logic"
o 19
suid 19,0
)
declText (MLText
uid 280,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,3200,37500,4400"
st "signal clk200              : std_logic"
)
)
*17 (Net
uid 287,0
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 20
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,39200,43900,46400"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset
signal rst                 : std_logic"
)
)
*18 (Net
uid 295,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 21
suid 21,0
)
declText (MLText
uid 296,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,20000,53300,21200"
st "signal gmii_rxd_i          : std_logic_vector(7 downto 0) -- ETH_RXD"
)
)
*19 (Net
uid 303,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 22
suid 22,0
)
declText (MLText
uid 304,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17600,43600,18800"
st "signal gmii_rx_dv_i        : std_logic -- ETH_DV"
)
)
*20 (Net
uid 311,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 23
suid 23,0
)
declText (MLText
uid 312,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,18800,43200,20000"
st "signal gmii_rx_er_i        : std_logic -- ETH_ER"
)
)
*21 (Net
uid 319,0
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 24
suid 24,0
)
declText (MLText
uid 320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,6800,43500,8000"
st "signal eth_int_ni          : std_logic -- ETH_CRS"
)
)
*22 (Net
uid 327,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 25
suid 25,0
)
declText (MLText
uid 328,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16400,38300,17600"
st "signal gmii_rx_clk_i       : std_logic"
)
)
*23 (Net
uid 335,0
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
eolc "--*** missing on HSIO"
preAdd 0
posAdd 0
o 26
suid 26,0
)
declText (MLText
uid 336,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,38000,48500,39200"
st "signal mii_tx_clk_i        : std_logic --*** missing on HSIO"
)
)
*24 (Net
uid 343,0
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 27
suid 27,0
)
declText (MLText
uid 344,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,12800,43600,14000"
st "signal gmii_col_i          : std_logic -- ETH_COL"
)
)
*25 (Net
uid 351,0
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 28
suid 28,0
)
declText (MLText
uid 352,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,14000,43500,15200"
st "signal gmii_crs_i          : std_logic -- ETH_CRS"
)
)
*26 (Net
uid 359,0
decl (Decl
n "clk50"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 29
suid 29,0
)
declText (MLText
uid 360,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,4400,45200,5600"
st "signal clk50               : std_logic -- ETH_GTX_CLK"
)
)
*27 (Grouping
uid 608,0
optionalChildren [
*28 (CommentText
uid 610,0
shape (Rectangle
uid 611,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,5000,21000,6000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 612,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,5000,14100,6000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 613,0
shape (Rectangle
uid 614,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,1000,25000,2000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 615,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,1000,24100,2000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 616,0
shape (Rectangle
uid 617,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,3000,21000,4000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 618,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,3000,14100,4000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 619,0
shape (Rectangle
uid 620,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,3000,4000,4000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 621,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,3000,1900,4000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 622,0
shape (Rectangle
uid 623,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,2000,41000,6000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 624,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,2200,30300,3200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 625,0
shape (Rectangle
uid 626,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,1000,41000,2000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 627,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,1000,35200,2000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 628,0
shape (Rectangle
uid 629,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,1000,21000,3000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 630,0
va (VaSet
fg "32768,0,0"
)
xt "7050,1500,13950,2500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 631,0
shape (Rectangle
uid 632,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,4000,4000,5000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 633,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,4000,2200,5000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 634,0
shape (Rectangle
uid 635,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,5000,4000,6000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 636,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,5000,2900,6000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 637,0
shape (Rectangle
uid 638,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,4000,21000,5000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 639,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,4000,18200,5000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 609,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "0,1000,41000,6000"
)
oxt "14000,66000,55000,71000"
)
*38 (Net
uid 1123,0
decl (Decl
n "monitor_finished_1g"
t "boolean"
o 30
suid 30,0
)
declText (MLText
uid 1124,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*39 (Net
uid 1131,0
decl (Decl
n "monitor_finished_100m"
t "boolean"
o 31
suid 31,0
)
declText (MLText
uid 1132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*40 (Net
uid 1139,0
decl (Decl
n "monitor_finished_10m"
t "boolean"
o 32
suid 32,0
)
declText (MLText
uid 1140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*41 (Net
uid 1279,0
decl (Decl
n "configuration_busy"
t "boolean"
o 33
suid 33,0
)
declText (MLText
uid 1280,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*42 (SaComponent
uid 1770,0
optionalChildren [
*43 (CptPort
uid 1710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,57625,-41000,58375"
)
tg (CPTG
uid 1712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1713,0
va (VaSet
)
xt "-40000,57500,-33800,58500"
st "gmii_txd : (7:0)"
blo "-40000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
o 1
)
)
)
*44 (CptPort
uid 1714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,58625,-41000,59375"
)
tg (CPTG
uid 1716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1717,0
va (VaSet
)
xt "-40000,58500,-35300,59500"
st "gmii_tx_en"
blo "-40000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_tx_en"
t "std_logic"
o 2
)
)
)
*45 (CptPort
uid 1718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,59625,-41000,60375"
)
tg (CPTG
uid 1720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1721,0
va (VaSet
)
xt "-40000,59500,-35500,60500"
st "gmii_tx_er"
blo "-40000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_tx_er"
t "std_logic"
o 3
)
)
)
*46 (CptPort
uid 1722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,60625,-41000,61375"
)
tg (CPTG
uid 1724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1725,0
va (VaSet
)
xt "-40000,60500,-35200,61500"
st "gmii_tx_clk"
blo "-40000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_tx_clk"
t "std_logic"
o 4
)
)
)
*47 (CptPort
uid 1726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,57625,-20250,58375"
)
tg (CPTG
uid 1728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1729,0
va (VaSet
)
xt "-28200,57500,-22000,58500"
st "gmii_rxd : (7:0)"
ju 2
blo "-22000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
o 5
)
)
)
*48 (CptPort
uid 1730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,58625,-20250,59375"
)
tg (CPTG
uid 1732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1733,0
va (VaSet
)
xt "-26800,58500,-22000,59500"
st "gmii_rx_dv"
ju 2
blo "-22000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_rx_dv"
t "std_logic"
o 6
)
)
)
*49 (CptPort
uid 1734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,59625,-20250,60375"
)
tg (CPTG
uid 1736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1737,0
va (VaSet
)
xt "-26500,59500,-22000,60500"
st "gmii_rx_er"
ju 2
blo "-22000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_rx_er"
t "std_logic"
o 7
)
)
)
*50 (CptPort
uid 1738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,60625,-20250,61375"
)
tg (CPTG
uid 1740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1741,0
va (VaSet
)
xt "-26800,60500,-22000,61500"
st "gmii_rx_clk"
ju 2
blo "-22000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_rx_clk"
t "std_logic"
o 8
)
)
)
*51 (CptPort
uid 1742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,61625,-20250,62375"
)
tg (CPTG
uid 1744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1745,0
va (VaSet
)
xt "-25100,61500,-22000,62500"
st "gmii_col"
ju 2
blo "-22000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_col"
t "std_logic"
o 9
)
)
)
*52 (CptPort
uid 1746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,62625,-20250,63375"
)
tg (CPTG
uid 1748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1749,0
va (VaSet
)
xt "-25100,62500,-22000,63500"
st "gmii_crs"
ju 2
blo "-22000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_crs"
t "std_logic"
o 10
)
)
)
*53 (CptPort
uid 1750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,63625,-20250,64375"
)
tg (CPTG
uid 1752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1753,0
va (VaSet
)
xt "-26300,63500,-22000,64500"
st "mii_tx_clk"
ju 2
blo "-22000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_tx_clk"
t "std_logic"
o 11
)
)
)
*54 (CptPort
uid 1754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,61625,-41000,62375"
)
tg (CPTG
uid 1756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1757,0
va (VaSet
)
xt "-40000,61500,-32300,62500"
st "configuration_busy"
blo "-40000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "configuration_busy"
t "boolean"
o 12
)
)
)
*55 (CptPort
uid 1758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,64625,-20250,65375"
)
tg (CPTG
uid 1760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1761,0
va (VaSet
)
xt "-30400,64500,-22000,65500"
st "monitor_finished_1g"
ju 2
blo "-22000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_1g"
t "boolean"
o 13
)
)
)
*56 (CptPort
uid 1762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,65625,-20250,66375"
)
tg (CPTG
uid 1764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1765,0
va (VaSet
)
xt "-31500,65500,-22000,66500"
st "monitor_finished_100m"
ju 2
blo "-22000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_100m"
t "boolean"
o 14
)
)
)
*57 (CptPort
uid 1766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-21000,66625,-20250,67375"
)
tg (CPTG
uid 1768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1769,0
va (VaSet
)
xt "-31000,66500,-22000,67500"
st "monitor_finished_10m"
ju 2
blo "-22000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_10m"
t "boolean"
o 15
)
)
)
]
shape (Rectangle
uid 1771,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-41000,57000,-21000,68000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1772,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 1773,0
va (VaSet
font "helvetica,8,1"
)
xt "-34200,68000,-30800,69000"
st "ethernet_v4"
blo "-34200,68800"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 1774,0
va (VaSet
font "helvetica,8,1"
)
xt "-34200,69000,-27800,70000"
st "emac0_phy_tb"
blo "-34200,69800"
tm "CptNameMgr"
)
*60 (Text
uid 1775,0
va (VaSet
font "helvetica,8,1"
)
xt "-34200,70000,-31200,71000"
st "Uethtst"
blo "-34200,70800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1776,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1777,0
text (MLText
uid 1778,0
va (VaSet
font "clean,8,0"
)
xt "-31000,57000,-31000,57000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*61 (SaComponent
uid 1932,0
optionalChildren [
*62 (CptPort
uid 1904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1905,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,51625,69000,52375"
)
tg (CPTG
uid 1906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1907,0
va (VaSet
)
xt "70000,51500,72500,52500"
st "clk125"
blo "70000,52300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*63 (CptPort
uid 1908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1909,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,52625,69000,53375"
)
tg (CPTG
uid 1910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1911,0
va (VaSet
)
xt "70000,52500,72500,53500"
st "clk200"
blo "70000,53300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk200"
t "std_logic"
o 2
suid 2,0
)
)
)
*64 (CptPort
uid 1912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1913,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,66625,69000,67375"
)
tg (CPTG
uid 1914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1915,0
va (VaSet
)
xt "70000,66500,72000,67500"
st "clk50"
blo "70000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*65 (CptPort
uid 1916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1917,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,72625,69000,73375"
)
tg (CPTG
uid 1918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1919,0
va (VaSet
)
xt "70000,72500,77700,73500"
st "configuration_busy"
blo "70000,73300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "configuration_busy"
t "boolean"
preAdd 0
o 4
suid 4,0
)
)
)
*66 (CptPort
uid 1920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1921,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,61625,69000,62375"
)
tg (CPTG
uid 1922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1923,0
va (VaSet
)
xt "70000,61500,74400,62500"
st "eth_int_ni"
blo "70000,62300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_int_ni"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*67 (CptPort
uid 1924,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,55625,90750,56375"
)
tg (CPTG
uid 1926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1927,0
va (VaSet
)
xt "85000,55500,89000,56500"
st "eth_md_io"
ju 2
blo "89000,56300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 7
suid 6,0
)
)
)
*68 (CptPort
uid 1928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,53625,69000,54375"
)
tg (CPTG
uid 1930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1931,0
va (VaSet
)
xt "70000,53500,71000,54500"
st "rst"
blo "70000,54300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

-- Global asynchronous reset"
preAdd 0
o 6
suid 7,0
)
)
)
]
shape (Rectangle
uid 1933,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,51000,90000,81000"
)
oxt "15000,6000,36000,36000"
ttg (MlTextGroup
uid 1934,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 1935,0
va (VaSet
font "helvetica,8,1"
)
xt "74350,65000,77750,66000"
st "ethernet_v4"
blo "74350,65800"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 1936,0
va (VaSet
font "helvetica,8,1"
)
xt "74350,66000,84750,67000"
st "marvell_loopback_tester"
blo "74350,66800"
tm "CptNameMgr"
)
*71 (Text
uid 1937,0
va (VaSet
font "helvetica,8,1"
)
xt "74350,67000,77550,68000"
st "Utstmgr"
blo "74350,67800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1938,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1939,0
text (MLText
uid 1940,0
va (VaSet
)
xt "55000,62000,55000,62000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*72 (Net
uid 2082,0
decl (Decl
n "led_rx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 34,0
)
declText (MLText
uid 2083,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*73 (Net
uid 2090,0
decl (Decl
n "led_tx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 35,0
)
declText (MLText
uid 2091,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*74 (Net
uid 2098,0
decl (Decl
n "rx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 33
suid 36,0
)
declText (MLText
uid 2099,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*75 (Net
uid 2106,0
decl (Decl
n "tx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 34
suid 37,0
)
declText (MLText
uid 2107,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*76 (SaComponent
uid 2238,0
optionalChildren [
*77 (CptPort
uid 2122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 2124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2125,0
va (VaSet
)
xt "16000,50500,18500,51500"
st "clk125"
blo "16000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
suid 49,0
)
)
)
*78 (CptPort
uid 2126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,51625,15000,52375"
)
tg (CPTG
uid 2128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2129,0
va (VaSet
)
xt "16000,51500,18500,52500"
st "clk200"
blo "16000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "clk200"
t "std_logic"
o 19
suid 50,0
)
)
)
*79 (CptPort
uid 2130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,52625,15000,53375"
)
tg (CPTG
uid 2132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2133,0
va (VaSet
)
xt "16000,52500,17000,53500"
st "rst"
blo "16000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 17
suid 51,0
)
)
)
*80 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,54625,15000,55375"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2137,0
va (VaSet
)
xt "16000,54500,22900,55500"
st "gmii_rxd_i : (7:0)"
blo "16000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 9
suid 53,0
)
)
)
*81 (CptPort
uid 2138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,55625,15000,56375"
)
tg (CPTG
uid 2140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2141,0
va (VaSet
)
xt "16000,55500,21500,56500"
st "gmii_rx_dv_i"
blo "16000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 10
suid 54,0
)
)
)
*82 (CptPort
uid 2142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 2144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2145,0
va (VaSet
)
xt "16000,56500,21200,57500"
st "gmii_rx_er_i"
blo "16000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 11
suid 55,0
)
)
)
*83 (CptPort
uid 2146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,69625,15000,70375"
)
tg (CPTG
uid 2148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2149,0
va (VaSet
)
xt "16000,69500,22300,70500"
st "gmii_gtx_clk_o"
blo "16000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 5
suid 59,0
)
)
)
*84 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,73625,15000,74375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
)
xt "16000,73500,21100,74500"
st "eth_coma_o"
blo "16000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
suid 60,0
)
)
)
*85 (CptPort
uid 2154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2155,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,72625,15000,73375"
)
tg (CPTG
uid 2156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2157,0
va (VaSet
)
xt "16000,72500,21500,73500"
st "eth_reset_no"
blo "16000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 61,0
)
)
)
*86 (CptPort
uid 2158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,60625,15000,61375"
)
tg (CPTG
uid 2160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2161,0
va (VaSet
)
xt "16000,60500,20400,61500"
st "eth_int_ni"
blo "16000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 62,0
)
)
)
*87 (CptPort
uid 2162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2163,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,75625,15000,76375"
)
tg (CPTG
uid 2164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2165,0
va (VaSet
)
xt "16000,75500,20200,76500"
st "eth_mdc_o"
blo "16000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 15
suid 63,0
)
)
)
*88 (CptPort
uid 2166,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2167,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,76625,15000,77375"
)
tg (CPTG
uid 2168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2169,0
va (VaSet
)
xt "16000,76500,20000,77500"
st "eth_md_io"
blo "16000,77300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
suid 64,0
)
)
)
*89 (CptPort
uid 2170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2171,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,71625,15000,72375"
)
tg (CPTG
uid 2172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2173,0
va (VaSet
)
xt "16000,71500,23200,72500"
st "gmii_txd_o : (7:0)"
blo "16000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 6
suid 65,0
)
)
)
*90 (CptPort
uid 2174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2175,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,70625,15000,71375"
)
tg (CPTG
uid 2176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2177,0
va (VaSet
)
xt "16000,70500,21700,71500"
st "gmii_tx_en_o"
blo "16000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 7
suid 66,0
)
)
)
*91 (CptPort
uid 2178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2179,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,58625,15000,59375"
)
tg (CPTG
uid 2180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2181,0
va (VaSet
)
xt "16000,58500,21500,59500"
st "gmii_tx_er_o"
blo "16000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 67,0
)
)
)
*92 (CptPort
uid 2182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,61625,15000,62375"
)
tg (CPTG
uid 2184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2185,0
va (VaSet
)
xt "16000,61500,21500,62500"
st "gmii_rx_clk_i"
blo "16000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 18
suid 69,0
)
)
)
*93 (CptPort
uid 2186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 2188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2189,0
va (VaSet
)
xt "16000,57500,20300,58500"
st "gmii_col_i"
blo "16000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 12
suid 71,0
)
)
)
*94 (CptPort
uid 2190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,64625,15000,65375"
)
tg (CPTG
uid 2192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2193,0
va (VaSet
)
xt "16000,64500,20300,65500"
st "gmii_crs_i"
blo "16000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 14
suid 72,0
)
)
)
*95 (CptPort
uid 2194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,60625,36750,61375"
)
tg (CPTG
uid 2196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2197,0
va (VaSet
)
xt "26900,60500,35000,61500"
st "led_tx_retransmit_o"
ju 2
blo "35000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_retransmit_o"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 74,0
)
)
)
*96 (CptPort
uid 2198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,61625,36750,62375"
)
tg (CPTG
uid 2200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2201,0
va (VaSet
)
xt "27500,61500,35000,62500"
st "led_tx_collision_o"
ju 2
blo "35000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_collision_o"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 75,0
)
)
)
*97 (CptPort
uid 2202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,62625,36750,63375"
)
tg (CPTG
uid 2204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2205,0
va (VaSet
)
xt "29400,62500,35000,63500"
st "led_tx_ack_o"
ju 2
blo "35000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_ack_o"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 76,0
)
)
)
*98 (CptPort
uid 2206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,65625,36750,66375"
)
tg (CPTG
uid 2208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2209,0
va (VaSet
)
xt "26800,65500,35000,66500"
st "led_rx_framedrop_o"
ju 2
blo "35000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_framedrop_o"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 79,0
)
)
)
*99 (CptPort
uid 2210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,66625,36750,67375"
)
tg (CPTG
uid 2212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2213,0
va (VaSet
)
xt "26700,66500,35000,67500"
st "led_rx_data_valid_o"
ju 2
blo "35000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_data_valid_o"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 80,0
)
)
)
*100 (CptPort
uid 2214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,65625,15000,66375"
)
tg (CPTG
uid 2216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2217,0
va (VaSet
)
xt "16000,65500,18000,66500"
st "clk50"
blo "16000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "clk50"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 4
suid 81,0
)
)
)
*101 (CptPort
uid 2218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,62625,15000,63375"
)
tg (CPTG
uid 2220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2221,0
va (VaSet
)
xt "16000,62500,21000,63500"
st "mii_tx_clk_i"
blo "16000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 25
suid 82,0
)
)
)
*102 (CptPort
uid 2222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,67625,36750,68375"
)
tg (CPTG
uid 2224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2225,0
va (VaSet
)
xt "26600,67500,35000,68500"
st "rx_fifo_stat_o : (3:0)"
ju 2
blo "35000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 27
suid 83,0
)
)
)
*103 (CptPort
uid 2226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,68625,36750,69375"
)
tg (CPTG
uid 2228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2229,0
va (VaSet
)
xt "26600,68500,35000,69500"
st "tx_fifo_stat_o : (3:0)"
ju 2
blo "35000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 26
suid 84,0
)
)
)
*104 (CptPort
uid 2230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,69625,36750,70375"
)
tg (CPTG
uid 2232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2233,0
va (VaSet
)
xt "27300,69500,35000,70500"
st "led_rx_overflow_o"
ju 2
blo "35000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 85,0
)
)
)
*105 (CptPort
uid 2234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,70625,36750,71375"
)
tg (CPTG
uid 2236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2237,0
va (VaSet
)
xt "27300,70500,35000,71500"
st "led_tx_overflow_o"
ju 2
blo "35000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 86,0
)
)
)
]
shape (Rectangle
uid 2239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,50000,36000,79000"
)
oxt "15000,7000,36000,36000"
ttg (MlTextGroup
uid 2240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 2241,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,51000,26250,52000"
st "ethernet_v4"
blo "22850,51800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 2242,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,52000,30350,53000"
st "marvell_loopback"
blo "22850,52800"
tm "CptNameMgr"
)
*108 (Text
uid 2243,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,53000,24750,54000"
st "Udut"
blo "22850,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2245,0
text (MLText
uid 2246,0
va (VaSet
)
xt "0,55000,0,55000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*109 (Wire
uid 137,0
shape (OrthoPolyLine
uid 138,0
va (VaSet
vasetType 3
)
xt "1750,70000,14250,70000"
pts [
"1750,70000"
"14250,70000"
]
)
end &83
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "3000,69000,9300,70000"
st "gmii_gtx_clk_o"
blo "3000,69800"
tm "WireNameMgr"
)
)
on &1
)
*110 (Wire
uid 145,0
shape (OrthoPolyLine
uid 146,0
va (VaSet
vasetType 3
)
xt "750,74000,14250,74000"
pts [
"750,74000"
"14250,74000"
]
)
end &84
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "2000,73000,7100,74000"
st "eth_coma_o"
blo "2000,73800"
tm "WireNameMgr"
)
)
on &2
)
*111 (Wire
uid 153,0
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
)
xt "1750,73000,14250,73000"
pts [
"1750,73000"
"14250,73000"
]
)
end &85
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
)
xt "3000,72000,8500,73000"
st "eth_reset_no"
blo "3000,72800"
tm "WireNameMgr"
)
)
on &3
)
*112 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "2750,76000,14250,76000"
pts [
"2750,76000"
"14250,76000"
]
)
end &87
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "4000,75000,8200,76000"
st "eth_mdc_o"
blo "4000,75800"
tm "WireNameMgr"
)
)
on &4
)
*113 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "2750,77000,14250,77000"
pts [
"2750,77000"
"14250,77000"
]
)
end &88
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "4000,76000,8000,77000"
st "eth_md_io"
blo "4000,76800"
tm "WireNameMgr"
)
)
on &5
)
*114 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,72000,14250,72000"
pts [
"1750,72000"
"14250,72000"
]
)
end &89
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "3000,71000,10200,72000"
st "gmii_txd_o : (7:0)"
blo "3000,71800"
tm "WireNameMgr"
)
)
on &6
)
*115 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "1750,71000,14250,71000"
pts [
"1750,71000"
"14250,71000"
]
)
end &90
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "3000,70000,8700,71000"
st "gmii_tx_en_o"
blo "3000,70800"
tm "WireNameMgr"
)
)
on &7
)
*116 (Wire
uid 193,0
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
)
xt "4750,59000,14250,59000"
pts [
"4750,59000"
"14250,59000"
]
)
end &91
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
)
xt "6000,58000,11500,59000"
st "gmii_tx_er_o"
blo "6000,58800"
tm "WireNameMgr"
)
)
on &8
)
*117 (Wire
uid 217,0
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
)
xt "36750,61000,48000,61000"
pts [
"36750,61000"
"48000,61000"
]
)
start &95
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 222,0
va (VaSet
)
xt "38000,60000,46100,61000"
st "led_tx_retransmit_o"
blo "38000,60800"
tm "WireNameMgr"
)
)
on &10
)
*118 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "36750,62000,48000,62000"
pts [
"36750,62000"
"48000,62000"
]
)
start &96
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "38000,61000,45500,62000"
st "led_tx_collision_o"
blo "38000,61800"
tm "WireNameMgr"
)
)
on &11
)
*119 (Wire
uid 233,0
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
)
xt "36750,63000,48000,63000"
pts [
"36750,63000"
"48000,63000"
]
)
start &97
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "38000,62000,43600,63000"
st "led_tx_ack_o"
blo "38000,62800"
tm "WireNameMgr"
)
)
on &12
)
*120 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "36750,66000,48000,66000"
pts [
"36750,66000"
"48000,66000"
]
)
start &98
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "38000,65000,46200,66000"
st "led_rx_framedrop_o"
blo "38000,65800"
tm "WireNameMgr"
)
)
on &13
)
*121 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
)
xt "36750,67000,48000,67000"
pts [
"36750,67000"
"48000,67000"
]
)
start &99
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
)
xt "38000,66000,46300,67000"
st "led_rx_data_valid_o"
blo "38000,66800"
tm "WireNameMgr"
)
)
on &14
)
*122 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
)
xt "5000,51000,14250,51000"
pts [
"5000,51000"
"14250,51000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
)
xt "6000,50000,8500,51000"
st "clk125"
blo "6000,50800"
tm "WireNameMgr"
)
)
on &15
)
*123 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "5000,52000,14250,52000"
pts [
"5000,52000"
"14250,52000"
]
)
end &78
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "6000,51000,8500,52000"
st "clk200"
blo "6000,51800"
tm "WireNameMgr"
)
)
on &16
)
*124 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "5000,53000,14250,53000"
pts [
"5000,53000"
"14250,53000"
]
)
end &79
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "6000,52000,7000,53000"
st "rst"
blo "6000,52800"
tm "WireNameMgr"
)
)
on &17
)
*125 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-20250,58000,-11000,58000"
pts [
"-20250,58000"
"-11000,58000"
]
)
start &47
es 0
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "-20000,57000,-13100,58000"
st "gmii_rxd_i : (7:0)"
blo "-20000,57800"
tm "WireNameMgr"
)
)
on &18
)
*126 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "-20250,59000,-11000,59000"
pts [
"-20250,59000"
"-11000,59000"
]
)
start &48
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "-20000,58000,-14500,59000"
st "gmii_rx_dv_i"
blo "-20000,58800"
tm "WireNameMgr"
)
)
on &19
)
*127 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
)
xt "-20250,60000,-11000,60000"
pts [
"-20250,60000"
"-11000,60000"
]
)
start &49
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "-20000,59000,-14800,60000"
st "gmii_rx_er_i"
blo "-20000,59800"
tm "WireNameMgr"
)
)
on &20
)
*128 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "5000,61000,14250,61000"
pts [
"5000,61000"
"14250,61000"
]
)
end &86
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "6000,60000,10400,61000"
st "eth_int_ni"
blo "6000,60800"
tm "WireNameMgr"
)
)
on &21
)
*129 (Wire
uid 329,0
shape (OrthoPolyLine
uid 330,0
va (VaSet
vasetType 3
)
xt "-20250,61000,-11000,61000"
pts [
"-20250,61000"
"-11000,61000"
]
)
start &50
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
)
xt "-20000,60000,-14500,61000"
st "gmii_rx_clk_i"
blo "-20000,60800"
tm "WireNameMgr"
)
)
on &22
)
*130 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "-20250,64000,-11000,64000"
pts [
"-20250,64000"
"-11000,64000"
]
)
start &53
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
)
xt "-20000,63000,-15000,64000"
st "mii_tx_clk_i"
blo "-20000,63800"
tm "WireNameMgr"
)
)
on &23
)
*131 (Wire
uid 345,0
shape (OrthoPolyLine
uid 346,0
va (VaSet
vasetType 3
)
xt "-20250,62000,-11000,62000"
pts [
"-20250,62000"
"-11000,62000"
]
)
start &51
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "-20000,61000,-15700,62000"
st "gmii_col_i"
blo "-20000,61800"
tm "WireNameMgr"
)
)
on &24
)
*132 (Wire
uid 353,0
shape (OrthoPolyLine
uid 354,0
va (VaSet
vasetType 3
)
xt "-20250,63000,-11000,63000"
pts [
"-20250,63000"
"-11000,63000"
]
)
start &52
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "-20000,62000,-15700,63000"
st "gmii_crs_i"
blo "-20000,62800"
tm "WireNameMgr"
)
)
on &25
)
*133 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "5000,66000,14250,66000"
pts [
"5000,66000"
"14250,66000"
]
)
end &100
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "6000,65000,8000,66000"
st "clk50"
blo "6000,65800"
tm "WireNameMgr"
)
)
on &26
)
*134 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "59000,52000,68250,52000"
pts [
"68250,52000"
"59000,52000"
]
)
start &62
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "61000,51000,63500,52000"
st "clk125"
blo "61000,51800"
tm "WireNameMgr"
)
)
on &15
)
*135 (Wire
uid 456,0
shape (OrthoPolyLine
uid 457,0
va (VaSet
vasetType 3
)
xt "59000,62000,68250,62000"
pts [
"68250,62000"
"59000,62000"
]
)
start &66
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 463,0
va (VaSet
)
xt "60000,61000,64400,62000"
st "eth_int_ni"
blo "60000,61800"
tm "WireNameMgr"
)
)
on &21
)
*136 (Wire
uid 520,0
shape (OrthoPolyLine
uid 521,0
va (VaSet
vasetType 3
)
xt "59000,67000,68250,67000"
pts [
"68250,67000"
"59000,67000"
]
)
start &64
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "60000,66000,62000,67000"
st "clk50"
blo "60000,66800"
tm "WireNameMgr"
)
)
on &26
)
*137 (Wire
uid 536,0
shape (OrthoPolyLine
uid 537,0
va (VaSet
vasetType 3
)
xt "59000,54000,68250,54000"
pts [
"68250,54000"
"59000,54000"
]
)
start &68
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "61000,53000,62000,54000"
st "rst"
blo "61000,53800"
tm "WireNameMgr"
)
)
on &17
)
*138 (Wire
uid 560,0
shape (OrthoPolyLine
uid 561,0
va (VaSet
vasetType 3
)
xt "90750,56000,102000,56000"
pts [
"90750,56000"
"102000,56000"
]
)
start &67
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "92000,55000,96000,56000"
st "eth_md_io"
blo "92000,55800"
tm "WireNameMgr"
)
)
on &5
)
*139 (Wire
uid 600,0
shape (OrthoPolyLine
uid 601,0
va (VaSet
vasetType 3
)
xt "59000,53000,68250,53000"
pts [
"68250,53000"
"59000,53000"
]
)
start &63
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 607,0
va (VaSet
)
xt "61000,52000,63500,53000"
st "clk200"
blo "61000,52800"
tm "WireNameMgr"
)
)
on &16
)
*140 (Wire
uid 1009,0
shape (OrthoPolyLine
uid 1010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,55000,14250,55000"
pts [
"5000,55000"
"14250,55000"
]
)
end &80
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
)
xt "6000,54000,12900,55000"
st "gmii_rxd_i : (7:0)"
blo "6000,54800"
tm "WireNameMgr"
)
)
on &18
)
*141 (Wire
uid 1015,0
shape (OrthoPolyLine
uid 1016,0
va (VaSet
vasetType 3
)
xt "5000,56000,14250,56000"
pts [
"5000,56000"
"14250,56000"
]
)
end &81
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1020,0
va (VaSet
)
xt "6000,55000,11500,56000"
st "gmii_rx_dv_i"
blo "6000,55800"
tm "WireNameMgr"
)
)
on &19
)
*142 (Wire
uid 1021,0
shape (OrthoPolyLine
uid 1022,0
va (VaSet
vasetType 3
)
xt "5000,57000,14250,57000"
pts [
"5000,57000"
"14250,57000"
]
)
end &82
ss 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1026,0
va (VaSet
)
xt "6000,56000,11200,57000"
st "gmii_rx_er_i"
blo "6000,56800"
tm "WireNameMgr"
)
)
on &20
)
*143 (Wire
uid 1027,0
shape (OrthoPolyLine
uid 1028,0
va (VaSet
vasetType 3
)
xt "5000,62000,14250,62000"
pts [
"5000,62000"
"14250,62000"
]
)
end &92
ss 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1032,0
va (VaSet
)
xt "5750,61000,11250,62000"
st "gmii_rx_clk_i"
blo "5750,61800"
tm "WireNameMgr"
)
)
on &22
)
*144 (Wire
uid 1033,0
shape (OrthoPolyLine
uid 1034,0
va (VaSet
vasetType 3
)
xt "5000,63000,14250,63000"
pts [
"5000,63000"
"14250,63000"
]
)
end &101
ss 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1038,0
va (VaSet
)
xt "5750,62000,10750,63000"
st "mii_tx_clk_i"
blo "5750,62800"
tm "WireNameMgr"
)
)
on &23
)
*145 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "5000,58000,14250,58000"
pts [
"5000,58000"
"14250,58000"
]
)
end &93
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "5750,57000,10050,58000"
st "gmii_col_i"
blo "5750,57800"
tm "WireNameMgr"
)
)
on &24
)
*146 (Wire
uid 1045,0
shape (OrthoPolyLine
uid 1046,0
va (VaSet
vasetType 3
)
xt "4000,65000,14250,65000"
pts [
"4000,65000"
"14250,65000"
]
)
end &94
ss 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1050,0
va (VaSet
)
xt "4750,64000,9050,65000"
st "gmii_crs_i"
blo "4750,64800"
tm "WireNameMgr"
)
)
on &25
)
*147 (Wire
uid 1051,0
shape (OrthoPolyLine
uid 1052,0
va (VaSet
vasetType 3
)
xt "-52250,61000,-41750,61000"
pts [
"-52250,61000"
"-41750,61000"
]
)
end &46
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "-51000,60000,-45200,61000"
st "gmii_tx_clk_o"
blo "-51000,60800"
tm "WireNameMgr"
)
)
on &9
)
*148 (Wire
uid 1059,0
shape (OrthoPolyLine
uid 1060,0
va (VaSet
vasetType 3
)
xt "-52250,59000,-41750,59000"
pts [
"-52250,59000"
"-41750,59000"
]
)
end &44
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1066,0
va (VaSet
)
xt "-51000,58000,-45300,59000"
st "gmii_tx_en_o"
blo "-51000,58800"
tm "WireNameMgr"
)
)
on &7
)
*149 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "-52250,60000,-41750,60000"
pts [
"-52250,60000"
"-41750,60000"
]
)
end &45
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1074,0
va (VaSet
)
xt "-51000,59000,-45500,60000"
st "gmii_tx_er_o"
blo "-51000,59800"
tm "WireNameMgr"
)
)
on &8
)
*150 (Wire
uid 1075,0
shape (OrthoPolyLine
uid 1076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52250,58000,-41750,58000"
pts [
"-52250,58000"
"-41750,58000"
]
)
end &43
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1082,0
va (VaSet
)
xt "-51000,57000,-43800,58000"
st "gmii_txd_o : (7:0)"
blo "-51000,57800"
tm "WireNameMgr"
)
)
on &6
)
*151 (Wire
uid 1125,0
shape (OrthoPolyLine
uid 1126,0
va (VaSet
vasetType 3
)
xt "-20250,65000,-9000,65000"
pts [
"-20250,65000"
"-9000,65000"
]
)
start &55
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1130,0
va (VaSet
)
xt "-19000,64000,-10600,65000"
st "monitor_finished_1g"
blo "-19000,64800"
tm "WireNameMgr"
)
)
on &38
)
*152 (Wire
uid 1133,0
shape (OrthoPolyLine
uid 1134,0
va (VaSet
vasetType 3
)
xt "-20250,66000,-9000,66000"
pts [
"-20250,66000"
"-9000,66000"
]
)
start &56
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1138,0
va (VaSet
)
xt "-19000,65000,-9500,66000"
st "monitor_finished_100m"
blo "-19000,65800"
tm "WireNameMgr"
)
)
on &39
)
*153 (Wire
uid 1141,0
shape (OrthoPolyLine
uid 1142,0
va (VaSet
vasetType 3
)
xt "-20250,67000,-9000,67000"
pts [
"-20250,67000"
"-9000,67000"
]
)
start &57
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1146,0
va (VaSet
)
xt "-19000,66000,-10000,67000"
st "monitor_finished_10m"
blo "-19000,66800"
tm "WireNameMgr"
)
)
on &40
)
*154 (Wire
uid 1281,0
shape (OrthoPolyLine
uid 1282,0
va (VaSet
vasetType 3
)
xt "-52000,62000,-41750,62000"
pts [
"-52000,62000"
"-41750,62000"
]
)
end &54
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
va (VaSet
)
xt "-51000,61000,-43300,62000"
st "configuration_busy"
blo "-51000,61800"
tm "WireNameMgr"
)
)
on &41
)
*155 (Wire
uid 1287,0
shape (OrthoPolyLine
uid 1288,0
va (VaSet
vasetType 3
)
xt "59000,73000,68250,73000"
pts [
"59000,73000"
"68250,73000"
]
)
end &65
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1294,0
va (VaSet
)
xt "60000,72000,67700,73000"
st "configuration_busy"
blo "60000,72800"
tm "WireNameMgr"
)
)
on &41
)
*156 (Wire
uid 2084,0
shape (OrthoPolyLine
uid 2085,0
va (VaSet
vasetType 3
)
xt "36750,70000,47000,70000"
pts [
"36750,70000"
"47000,70000"
]
)
start &104
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2089,0
va (VaSet
)
xt "38000,69000,45700,70000"
st "led_rx_overflow_o"
blo "38000,69800"
tm "WireNameMgr"
)
)
on &72
)
*157 (Wire
uid 2092,0
shape (OrthoPolyLine
uid 2093,0
va (VaSet
vasetType 3
)
xt "36750,71000,47000,71000"
pts [
"36750,71000"
"47000,71000"
]
)
start &105
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2097,0
va (VaSet
)
xt "38000,70000,45700,71000"
st "led_tx_overflow_o"
blo "38000,70800"
tm "WireNameMgr"
)
)
on &73
)
*158 (Wire
uid 2100,0
shape (OrthoPolyLine
uid 2101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,68000,47000,68000"
pts [
"36750,68000"
"47000,68000"
]
)
start &102
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2105,0
va (VaSet
)
xt "38000,67000,46400,68000"
st "rx_fifo_stat_o : (3:0)"
blo "38000,67800"
tm "WireNameMgr"
)
)
on &74
)
*159 (Wire
uid 2108,0
shape (OrthoPolyLine
uid 2109,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,69000,47000,69000"
pts [
"36750,69000"
"47000,69000"
]
)
start &103
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2113,0
va (VaSet
)
xt "38000,68000,46400,69000"
st "tx_fifo_stat_o : (3:0)"
blo "38000,68800"
tm "WireNameMgr"
)
)
on &75
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *160 (PackageList
uid 698,0
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 699,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*162 (MLText
uid 700,0
va (VaSet
isHidden 1
)
xt "0,900,12900,5900"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 701,0
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 702,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*164 (Text
uid 703,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*165 (MLText
uid 704,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*166 (Text
uid 705,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*167 (MLText
uid 706,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*168 (Text
uid 707,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*169 (MLText
uid 708,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1595,2,3204,1200"
viewArea "-2729,33993,49997,73063"
cachedDiagramExtent "-52650,0,102400,81000"
hasePageBreakOrigin 1
pageBreakOrigin "-69000,0"
lastUid 2246,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*171 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*172 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*174 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*175 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*177 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*178 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*180 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*181 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*183 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*184 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*186 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*188 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*190 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 37,0
usingSuid 1
emptyRow *191 (LEmptyRow
)
uid 711,0
optionalChildren [
*192 (RefLabelRowHdr
)
*193 (TitleRowHdr
)
*194 (FilterRowHdr
)
*195 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*196 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*197 (GroupColHdr
tm "GroupColHdrMgr"
)
*198 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*199 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*200 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*201 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*202 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*203 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 640,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 642,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 644,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eth_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 646,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 648,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 650,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 652,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 654,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 9
suid 9,0
)
)
uid 656,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tx_retransmit_o"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 660,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tx_collision_o"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 662,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tx_ack_o"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 664,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rx_framedrop_o"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 670,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rx_data_valid_o"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 672,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 674,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk200"
t "std_logic"
o 19
suid 19,0
)
)
uid 676,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 20
suid 20,0
)
)
uid 678,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 680,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 682,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 684,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 686,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 25
suid 25,0
)
)
uid 688,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
eolc "--*** missing on HSIO"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 690,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 692,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 694,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk50"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 696,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor_finished_1g"
t "boolean"
o 30
suid 30,0
)
)
uid 1147,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor_finished_100m"
t "boolean"
o 31
suid 31,0
)
)
uid 1149,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor_finished_10m"
t "boolean"
o 32
suid 32,0
)
)
uid 1151,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "configuration_busy"
t "boolean"
o 33
suid 33,0
)
)
uid 1295,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 34,0
)
)
uid 2114,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 35,0
)
)
uid 2116,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 33
suid 36,0
)
)
uid 2118,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 34
suid 37,0
)
)
uid 2120,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 724,0
optionalChildren [
*238 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *239 (MRCItem
litem &191
pos 34
dimension 20
)
uid 726,0
optionalChildren [
*240 (MRCItem
litem &192
pos 0
dimension 20
uid 727,0
)
*241 (MRCItem
litem &193
pos 1
dimension 23
uid 728,0
)
*242 (MRCItem
litem &194
pos 2
hidden 1
dimension 20
uid 729,0
)
*243 (MRCItem
litem &204
pos 0
dimension 20
uid 641,0
)
*244 (MRCItem
litem &205
pos 1
dimension 20
uid 643,0
)
*245 (MRCItem
litem &206
pos 2
dimension 20
uid 645,0
)
*246 (MRCItem
litem &207
pos 3
dimension 20
uid 647,0
)
*247 (MRCItem
litem &208
pos 4
dimension 20
uid 649,0
)
*248 (MRCItem
litem &209
pos 5
dimension 20
uid 651,0
)
*249 (MRCItem
litem &210
pos 6
dimension 20
uid 653,0
)
*250 (MRCItem
litem &211
pos 7
dimension 20
uid 655,0
)
*251 (MRCItem
litem &212
pos 8
dimension 20
uid 657,0
)
*252 (MRCItem
litem &213
pos 9
dimension 20
uid 661,0
)
*253 (MRCItem
litem &214
pos 10
dimension 20
uid 663,0
)
*254 (MRCItem
litem &215
pos 11
dimension 20
uid 665,0
)
*255 (MRCItem
litem &216
pos 12
dimension 20
uid 671,0
)
*256 (MRCItem
litem &217
pos 13
dimension 20
uid 673,0
)
*257 (MRCItem
litem &218
pos 14
dimension 20
uid 675,0
)
*258 (MRCItem
litem &219
pos 15
dimension 20
uid 677,0
)
*259 (MRCItem
litem &220
pos 16
dimension 20
uid 679,0
)
*260 (MRCItem
litem &221
pos 17
dimension 20
uid 681,0
)
*261 (MRCItem
litem &222
pos 18
dimension 20
uid 683,0
)
*262 (MRCItem
litem &223
pos 19
dimension 20
uid 685,0
)
*263 (MRCItem
litem &224
pos 20
dimension 20
uid 687,0
)
*264 (MRCItem
litem &225
pos 21
dimension 20
uid 689,0
)
*265 (MRCItem
litem &226
pos 22
dimension 20
uid 691,0
)
*266 (MRCItem
litem &227
pos 23
dimension 20
uid 693,0
)
*267 (MRCItem
litem &228
pos 24
dimension 20
uid 695,0
)
*268 (MRCItem
litem &229
pos 25
dimension 20
uid 697,0
)
*269 (MRCItem
litem &230
pos 26
dimension 20
uid 1148,0
)
*270 (MRCItem
litem &231
pos 27
dimension 20
uid 1150,0
)
*271 (MRCItem
litem &232
pos 28
dimension 20
uid 1152,0
)
*272 (MRCItem
litem &233
pos 29
dimension 20
uid 1296,0
)
*273 (MRCItem
litem &234
pos 30
dimension 20
uid 2115,0
)
*274 (MRCItem
litem &235
pos 31
dimension 20
uid 2117,0
)
*275 (MRCItem
litem &236
pos 32
dimension 20
uid 2119,0
)
*276 (MRCItem
litem &237
pos 33
dimension 20
uid 2121,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 730,0
optionalChildren [
*277 (MRCItem
litem &195
pos 0
dimension 20
uid 731,0
)
*278 (MRCItem
litem &197
pos 1
dimension 50
uid 732,0
)
*279 (MRCItem
litem &198
pos 2
dimension 100
uid 733,0
)
*280 (MRCItem
litem &199
pos 3
dimension 50
uid 734,0
)
*281 (MRCItem
litem &200
pos 4
dimension 100
uid 735,0
)
*282 (MRCItem
litem &201
pos 5
dimension 100
uid 736,0
)
*283 (MRCItem
litem &202
pos 6
dimension 50
uid 737,0
)
*284 (MRCItem
litem &203
pos 7
dimension 80
uid 738,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 725,0
vaOverrides [
]
)
]
)
uid 710,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *285 (LEmptyRow
)
uid 740,0
optionalChildren [
*286 (RefLabelRowHdr
)
*287 (TitleRowHdr
)
*288 (FilterRowHdr
)
*289 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*290 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*291 (GroupColHdr
tm "GroupColHdrMgr"
)
*292 (NameColHdr
tm "GenericNameColHdrMgr"
)
*293 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*294 (InitColHdr
tm "GenericValueColHdrMgr"
)
*295 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*296 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 752,0
optionalChildren [
*297 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *298 (MRCItem
litem &285
pos 0
dimension 20
)
uid 754,0
optionalChildren [
*299 (MRCItem
litem &286
pos 0
dimension 20
uid 755,0
)
*300 (MRCItem
litem &287
pos 1
dimension 23
uid 756,0
)
*301 (MRCItem
litem &288
pos 2
hidden 1
dimension 20
uid 757,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 758,0
optionalChildren [
*302 (MRCItem
litem &289
pos 0
dimension 20
uid 759,0
)
*303 (MRCItem
litem &291
pos 1
dimension 50
uid 760,0
)
*304 (MRCItem
litem &292
pos 2
dimension 100
uid 761,0
)
*305 (MRCItem
litem &293
pos 3
dimension 100
uid 762,0
)
*306 (MRCItem
litem &294
pos 4
dimension 50
uid 763,0
)
*307 (MRCItem
litem &295
pos 5
dimension 50
uid 764,0
)
*308 (MRCItem
litem &296
pos 6
dimension 80
uid 765,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 753,0
vaOverrides [
]
)
]
)
uid 739,0
type 1
)
activeModelName "BlockDiag"
)
