0.6
2018.2
Jun 14 2018
20:41:02
F:/Machine-Learning/vivado_labs/Lab_1/solution1/sim/verilog/divide.autotb.v,1688902954,systemVerilog,,,,apatb_divide_top,C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Machine-Learning/vivado_labs/Lab_1/solution1/sim/verilog/divide.v,1688902924,systemVerilog,,,,divide,C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
