Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 31 15:51:12 2025
| Host         : kyungho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mod10_counter_sb_timing_summary_routed.rpt -pb mod10_counter_sb_timing_summary_routed.pb -rpx mod10_counter_sb_timing_summary_routed.rpx -warn_on_violation
| Design       : mod10_counter_sb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/tmp_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/tmp_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   86          inf        0.000                      0                   86           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.121ns (49.636%)  route 4.181ns (50.364%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[1]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/count_reg[1]/Q
                         net (fo=11, routed)          4.181     4.600    count_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.702     8.302 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.302    count[1]
    E19                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.933ns  (logic 3.961ns (49.926%)  route 3.972ns (50.074%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/count_reg[0]/Q
                         net (fo=12, routed)          3.972     4.428    count_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.933 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.933    count[0]
    U16                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 4.103ns (53.620%)  route 3.549ns (46.380%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[3]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/count_reg[3]/Q
                         net (fo=10, routed)          3.549     3.968    count_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684     7.652 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.652    count[3]
    V19                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.314ns (56.649%)  route 3.302ns (43.351%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/FSM_onehot_segment_state_reg[1]/Q
                         net (fo=12, routed)          1.443     1.899    U2/seg_out[4][0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.150     2.049 r  U2/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859     3.908    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708     7.616 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.616    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 4.481ns (59.931%)  route 2.996ns (40.069%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[3]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/count_reg[3]/Q
                         net (fo=10, routed)          1.071     1.490    U2/Q[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.327     1.817 r  U2/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924     3.742    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735     7.476 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.476    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 3.957ns (52.989%)  route 3.511ns (47.011%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[2]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/count_reg[2]/Q
                         net (fo=11, routed)          3.511     3.967    count_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.468 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.468    count[2]
    U19                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.111ns (55.419%)  route 3.307ns (44.581%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/FSM_onehot_segment_state_reg[1]/Q
                         net (fo=12, routed)          1.433     1.889    U2/seg_out[4][0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.124     2.013 r  U2/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     3.887    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.419 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.419    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 4.115ns (55.871%)  route 3.250ns (44.129%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/FSM_onehot_segment_state_reg[1]/Q
                         net (fo=12, routed)          1.443     1.899    U2/seg_out[4][0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.124     2.023 r  U2/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.830    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.365 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.365    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 4.484ns (62.025%)  route 2.745ns (37.975%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[3]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U2/count_reg[3]/Q
                         net (fo=10, routed)          1.081     1.500    U2/Q[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.325     1.825 r  U2/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.489    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     7.229 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.229    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.109ns (57.528%)  route 3.034ns (42.472%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/FSM_onehot_segment_state_reg[1]/Q
                         net (fo=12, routed)          1.226     1.682    U2/seg_out[4][0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.806 r  U2/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.614    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.143 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.143    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/FSM_onehot_segment_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.230ns (69.610%)  route 0.100ns (30.390%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[4]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U3/FSM_onehot_segment_state_reg[4]/Q
                         net (fo=4, routed)           0.100     0.228    U3/FSM_onehot_segment_state_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.102     0.330 r  U3/__0/i_/O
                         net (fo=1, routed)           0.000     0.330    U3/__0/i__n_0
    SLICE_X65Y27         FDCE                                         r  U3/FSM_onehot_segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/FSM_onehot_segment_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.389%)  route 0.200ns (58.611%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[3]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/FSM_onehot_segment_state_reg[3]/Q
                         net (fo=5, routed)           0.200     0.341    U3/FSM_onehot_segment_state_reg_n_0_[3]
    SLICE_X65Y27         FDCE                                         r  U3/FSM_onehot_segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_onehot_segment_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/FSM_onehot_segment_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.734%)  route 0.223ns (61.266%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U3/FSM_onehot_segment_state_reg[2]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/FSM_onehot_segment_state_reg[2]/Q
                         net (fo=5, routed)           0.223     0.364    U3/FSM_onehot_segment_state_reg_n_0_[2]
    SLICE_X65Y27         FDCE                                         r  U3/FSM_onehot_segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.168%)  route 0.182ns (49.832%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[2]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[2]/Q
                         net (fo=11, routed)          0.182     0.323    U2/Q[2]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.042     0.365 r  U2/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U2/p_0_in[3]
    SLICE_X63Y20         FDCE                                         r  U2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U2/count_reg[2]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[2]/Q
                         net (fo=11, routed)          0.182     0.323    U2/Q[2]
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.045     0.368 r  U2/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    U2/p_0_in[2]
    SLICE_X63Y20         FDCE                                         r  U2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  U1/tmp_reg[10]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[8]_i_1_n_5
    SLICE_X64Y25         FDCE                                         r  U1/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U1/tmp_reg[14]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[12]_i_1_n_5
    SLICE_X64Y26         FDCE                                         r  U1/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U1/tmp_reg[22]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[22]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[20]_i_1_n_5
    SLICE_X64Y28         FDCE                                         r  U1/tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  U1/tmp_reg[2]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[0]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  U1/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE                         0.000     0.000 r  U1/tmp_reg[6]/C
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/tmp_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    U1/tmp_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  U1/tmp_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    U1/tmp_reg[4]_i_1_n_5
    SLICE_X64Y24         FDCE                                         r  U1/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------





