##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC1_IntClock
		4.2::Critical Path Report for Clock2
		4.3::Critical Path Report for Clock_QENC
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
		5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC1_IntClock              | Frequency: 25.36 MHz  | Target: 1.00 MHz   | 
Clock: ADC1_IntClock(routed)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock2                     | Frequency: 46.11 MHz  | Target: 1.00 MHz   | 
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 31.04 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 68.41 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UART_IntClock              | Frequency: 47.17 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC1_IntClock  ADC1_IntClock  1e+006           960570      N/A              N/A         N/A              N/A         N/A              N/A         
ADC1_IntClock  CyBUS_CLK      16666.7          9602        N/A              N/A         N/A              N/A         N/A              N/A         
Clock2         Clock2         1e+006           978315      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QENC     Clock_QENC     83333.3          51116       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ADC1_IntClock  16666.7          9304        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     16666.7          8459        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      16666.7          9205        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  16666.7          2050        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2145467     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_IN1(0)_PAD  21182         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD  31765         Clock_PWM(fixed-function):R  
M2_IN1(0)_PAD  25090         Clock_PWM(fixed-function):R  
M2_IN2(0)_PAD  34734         Clock_PWM(fixed-function):R  
Tx_1(0)_PAD    29030         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC1_IntClock
*******************************************
Clock: ADC1_IntClock
Frequency: 25.36 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 960570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell96  12664  35920  960570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock2
************************************
Clock: Clock2
Frequency: 46.11 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17455
-------------------------------------   ----- 
End-of-path arrival time (ps)           17455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4315   9025  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  17455  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  17455  978315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 31.04 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 51116p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27987
-------------------------------------   ----- 
End-of-path arrival time (ps)           27987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8405  11905  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15255  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7603  22857  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  27987  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  27987  51116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 68.41 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2050p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2326   4376   2050  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   7726   2050  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    3381  11107   2050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 47.17 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2145467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20699
-------------------------------------   ----- 
End-of-path arrival time (ps)           20699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2145467  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell21     7610  11190  2145467  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell21     3350  14540  2145467  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell6    6160  20699  2145467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:Sync:genblk1[0]:INST\/out
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:Sync:genblk1[0]:INST\/clock                           synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   9205  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell159   2932   3952   9205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 8459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   8459  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   3678   4698   8459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 9304p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9304  RISE       1
Net_4670/main_0                    macrocell158   2602   3852   9304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2050p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2326   4376   2050  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   7726   2050  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    3381  11107   2050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1


5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 51116p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27987
-------------------------------------   ----- 
End-of-path arrival time (ps)           27987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8405  11905  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15255  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7603  22857  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  27987  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  27987  51116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9602p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell158   1250   1250   9602  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell159   2305   3555   9602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1


5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 960570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell96  12664  35920  960570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1


5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2145467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20699
-------------------------------------   ----- 
End-of-path arrival time (ps)           20699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2145467  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell21     7610  11190  2145467  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell21     3350  14540  2145467  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell6    6160  20699  2145467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1


5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
*****************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17455
-------------------------------------   ----- 
End-of-path arrival time (ps)           17455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4315   9025  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  17455  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  17455  978315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2050p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2326   4376   2050  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   7726   2050  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    3381  11107   2050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2050p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2326   4376   2050  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   7726   2050  RISE       1
\UART:BUART:rx_status_3\/main_3         macrocell86    3381  11107   2050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2842p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4     2050   2050   2050  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24      2326   4376   2050  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24      3350   7726   2050  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2628  10354   2842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 5504p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2764  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell80   6633   7653   5504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 6985p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:rx_state_2\/main_9          macrocell80    4122   6172   6985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7815p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2765  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell80   4321   5341   7815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 7856p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:pollcount_1\/main_4         macrocell83    3251   5301   7856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 7856p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:pollcount_0\/main_3         macrocell84    3251   5301   7856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   2050  RISE       1
\UART:BUART:rx_last\/main_0             macrocell87    3202   5252   7905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 8459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   8459  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   3678   4698   8459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8567p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2765  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell83   3569   4589   8567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8567p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2765  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell84   3569   4589   8567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8570p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2764  RISE       1
\UART:BUART:pollcount_1\/main_6  macrocell83   3567   4587   8570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8570p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2764  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell84   3567   4587   8570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8731p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020   2765  RISE       1
\UART:BUART:rx_last\/main_1  macrocell87   3405   4425   8731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8744p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out             synccell      1020   1020   2764  RISE       1
\UART:BUART:rx_last\/main_2  macrocell87   3392   4412   8744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:Sync:genblk1[0]:INST\/out
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:Sync:genblk1[0]:INST\/clock                           synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   9205  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell159   2932   3952   9205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9303  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2834   3854   9303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell159   1250   1250   9304  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell159   2603   3853   9304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 9304p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9304  RISE       1
Net_4670/main_0                    macrocell158   2602   3852   9304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9304p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9304  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/main_0     macrocell160   2602   3852   9304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9602p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell158   1250   1250   9602  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell159   2305   3555   9602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3339
-------------------------------------   ---- 
End-of-path arrival time (ps)           3339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)_SYNC/out                              synccell      1020   1020   9818  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell36   2319   3339   9818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9867p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3290
-------------------------------------   ---- 
End-of-path arrival time (ps)           3290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   9867  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   2270   3290   9867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 51116p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27987
-------------------------------------   ----- 
End-of-path arrival time (ps)           27987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8405  11905  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15255  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7603  22857  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  27987  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  27987  51116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53861p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23412
-------------------------------------   ----- 
End-of-path arrival time (ps)           23412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8405  11905  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15255  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   8158  23412  53861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 54416p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22857
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8405  11905  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15255  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7603  22857  54416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59103p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18171
-------------------------------------   ----- 
End-of-path arrival time (ps)           18171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  56349  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_0          macrocell15     4531   5741  56349  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   9091  56349  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   9080  18171  59103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 59649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17624
-------------------------------------   ----- 
End-of-path arrival time (ps)           17624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  56349  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_0          macrocell15     4531   5741  56349  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   9091  56349  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   8533  17624  59649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 59997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22837
-------------------------------------   ----- 
End-of-path arrival time (ps)           22837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     9749  13249  59997  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  16599  59997  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    6238  22837  59997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60889p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18214
-------------------------------------   ----- 
End-of-path arrival time (ps)           18214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      4978   6228  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   9578  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3506  13084  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18214  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18214  60889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 63195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16628
-------------------------------------   ----- 
End-of-path arrival time (ps)           16628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:Net_1251_split\/main_4  macrocell85   7638   8888  63195  RISE       1
\QuadDec_M2:Net_1251_split\/q       macrocell85   3350  12238  63195  RISE       1
\QuadDec_M2:Net_1251\/main_7        macrocell56   4391  16628  63195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63672p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13601
-------------------------------------   ----- 
End-of-path arrival time (ps)           13601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      4978   6228  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   9578  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   4023  13601  63672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64189p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      4978   6228  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   9578  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3506  13084  64189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 64333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15490
-------------------------------------   ----- 
End-of-path arrival time (ps)           15490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  63191  RISE       1
\QuadDec_M1:Net_1251_split\/main_1  macrocell61   7980   9230  64333  RISE       1
\QuadDec_M1:Net_1251_split\/q       macrocell61   3350  12580  64333  RISE       1
\QuadDec_M1:Net_1251\/main_7        macrocell42   2910  15490  64333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 65140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17694
-------------------------------------   ----- 
End-of-path arrival time (ps)           17694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  63230  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16   10188  11438  65140  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350  14788  65140  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   2906  17694  65140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 65145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17688
-------------------------------------   ----- 
End-of-path arrival time (ps)           17688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  63230  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17   10188  11438  65145  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350  14788  65145  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   2900  17688  65145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65458p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11815
-------------------------------------   ----- 
End-of-path arrival time (ps)           11815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      2244   5744  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350   9094  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2722  11815  65458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11811
-------------------------------------   ----- 
End-of-path arrival time (ps)           11811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      2244   5744  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350   9094  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2717  11811  65463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 65668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14155
-------------------------------------   ----- 
End-of-path arrival time (ps)           14155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:Net_1203_split\/main_6  macrocell1    7270   8520  65668  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell1    3350  11870  65668  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell49   2285  14155  65668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65850p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  63230  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4  10173  11423  65850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66530p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  63230  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   9493  10743  66530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 66575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     9749  13249  66575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell58         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15780
-------------------------------------   ----- 
End-of-path arrival time (ps)           15780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2842   6472  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9822  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5958  15780  67054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 67407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12416
-------------------------------------   ----- 
End-of-path arrival time (ps)           12416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q             macrocell63   1250   1250  56507  RISE       1
\QuadDec_M2:Net_1203_split\/main_1  macrocell70   4893   6143  67407  RISE       1
\QuadDec_M2:Net_1203_split\/q       macrocell70   3350   9493  67407  RISE       1
\QuadDec_M2:Net_1203\/main_5        macrocell63   2923  12416  67407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15075
-------------------------------------   ----- 
End-of-path arrival time (ps)           15075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5326   8826  67758  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12176  67758  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2900  15075  67758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14402
-------------------------------------   ----- 
End-of-path arrival time (ps)           14402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     4011   7401  68432  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350  10751  68432  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    3650  14402  68432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 68486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  63191  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell42  10087  11337  68486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 68486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  63191  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell55  10087  11337  68486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13913
-------------------------------------   ----- 
End-of-path arrival time (ps)           13913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66048  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     4879   6129  68920  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350   9479  68920  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   4434  13913  68920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13901
-------------------------------------   ----- 
End-of-path arrival time (ps)           13901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66048  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     4879   6129  68933  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350   9479  68933  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   4422  13901  68933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 69348p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66048  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   6675   7925  69348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 69352p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66048  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   6671   7921  69352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 69467p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell67    1250   1250  63195  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4  12116  13366  69467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 69983p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12850
-------------------------------------   ----- 
End-of-path arrival time (ps)           12850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell52    1250   1250  63191  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2  11600  12850  69983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70630p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12203
-------------------------------------   ----- 
End-of-path arrival time (ps)           12203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     2320   5950  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350   9300  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2903  12203  70630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell49   7839   9089  70734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 70827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell52   7747   8997  70827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 70827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell53   7747   8997  70827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 70947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  66254  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell42   7627   8877  70947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  66254  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell55   7627   8877  70947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70974p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11859
-------------------------------------   ----- 
End-of-path arrival time (ps)           11859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2248   5638  70974  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   8988  70974  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2871  11859  70974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 71022p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65679  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell42   7551   8801  71022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71022p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  65679  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell55   7551   8801  71022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 71461p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  71461  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell64   7112   8362  71461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 71525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  63191  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell54   7049   8299  71525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 71818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  67474  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell52   6756   8006  71818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 71818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  67474  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell53   6756   8006  71818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 71843p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10990
-------------------------------------   ----- 
End-of-path arrival time (ps)           10990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell66    1250   1250  55653  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   9740  10990  71843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 71866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  65679  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell54   6707   7957  71866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 71914p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell59     4409   7909  71914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 71917p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  71917  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   6656   7906  71917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 71917p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  71917  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell65   6656   7906  71917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 71976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  66634  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell42   6597   7847  71976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  66634  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell55   6597   7847  71976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71982p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     4342   7842  71982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 72371p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  71461  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   6202   7452  72371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell66    1250   1250  55653  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9705  10955  72378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     4011   7401  72422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell57         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 72422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  53053  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  53053  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell59     4011   7401  72422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51116  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6721  10221  72613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 72798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  67607  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell56   5775   7025  72798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  67607  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell68   5775   7025  72798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72959p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell54   5615   6865  72959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 72960p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell53    1250   1250  66254  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2   8623   9873  72960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 73062p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell49   1250   1250  60889  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   5511   6761  73062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  67474  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell42   5448   6698  73125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  67474  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell55   5448   6698  73125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65679  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell53   5388   6638  73185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73352p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  67054  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     2842   6472  73352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 73408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  67474  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell49   5165   6415  73408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 73434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  66254  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell54   5139   6389  73434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73508p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5825   9325  73508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73554p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell67   5019   6269  73554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 73681p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  67607  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell66   4893   6143  73681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 73831p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  66634  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell54   4743   5993  73831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73873p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70630  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     2320   5950  73873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  55653  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell67   4676   5926  73897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 73929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  67474  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell54   4644   5894  73929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73978p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  55653  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell56   4595   5845  73978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73978p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  55653  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell68   4595   5845  73978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74024p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell63   4550   5800  74024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74024p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell69   4550   5800  74024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  65679  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell50   4512   5762  74061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 74065p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  74065  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   4509   5759  74065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 74080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62158  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62158  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell45     2244   5744  74080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65431  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell63   4482   5732  74092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65431  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell69   4482   5732  74092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell56   4399   5649  74174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell68   4399   5649  74174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     2248   5638  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 74185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62263  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62263  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell45     2248   5638  74185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74254p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  67607  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell67   4319   5569  74254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  55653  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell69   4215   5465  74358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74377p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65718  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell63   4196   5446  74377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74377p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  65718  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell69   4196   5446  74377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74394p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65718  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell56   4180   5430  74394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74394p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  65718  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell68   4180   5430  74394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  66634  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell53   4165   5415  74408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  63191  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell52   3995   5245  74578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  63191  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell53   3995   5245  74578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  74613  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell51   3960   5210  74613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74864p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66204  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell63   3710   4960  74864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74864p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  66204  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell69   3710   4960  74864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66204  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell56   3707   4957  74866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  66204  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell68   3707   4957  74866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  74925  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell51   3649   4899  74925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 74938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  63195  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell66   3635   4885  74938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75004p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65431  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell66   3569   4819  75004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68   1250   1250  65431  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell67   3556   4806  75017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75044p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65679  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell49   3529   4779  75044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75087p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  66254  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell49   3486   4736  75087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75144p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  66634  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell49   3429   4679  75144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75272p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  55653  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell66   3302   4552  75272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  66634  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell51   3297   4547  75276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75304p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  65718  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell64   3270   4520  75304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75327p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65718  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell67   3246   4496  75327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75663p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  75663  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2910   4160  75663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75663p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  75663  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell64   2910   4160  75663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell52    1250   1250  63191  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   6398   7648  75685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75710p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  74065  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell51   2863   4113  75710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75774p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  66204  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell65   2800   4050  75774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75774p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66204  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell67   2800   4050  75774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell56   1250   1250  63230  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell56   2648   3898  75925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell63   1250   1250  56507  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   2629   3879  75944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell62         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65431  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell56   2623   3873  75950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65431  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell68   2623   3873  75950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  75967  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell65   2606   3856  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  75967  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2606   3856  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 76034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  66254  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell52   2539   3789  76034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 76034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  66254  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell53   2539   3789  76034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 76252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  67607  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell63   2321   3571  76252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 76252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  67607  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell69   2321   3571  76252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  76260  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell65   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76269  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell50   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  76273  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2300   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  76273  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell50   2300   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  76275  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  76275  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell50   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  74613  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  76286  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell64   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell42   1250   1250  66048  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell42   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 76290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell42   2284   3534  76290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 76290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  65668  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell55   2284   3534  76290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 960570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell96  12664  35920  960570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 960570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell98  12664  35920  960570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 960570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell119  12664  35920  960570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 960570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35920
-------------------------------------   ----- 
End-of-path arrival time (ps)           35920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell151  12664  35920  960570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 960588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35902
-------------------------------------   ----- 
End-of-path arrival time (ps)           35902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell101  12646  35902  960588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 960588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35902
-------------------------------------   ----- 
End-of-path arrival time (ps)           35902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell143  12646  35902  960588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 960588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35902
-------------------------------------   ----- 
End-of-path arrival time (ps)           35902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell157  12646  35902  960588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 962796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33694
-------------------------------------   ----- 
End-of-path arrival time (ps)           33694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell97  10438  33694  962796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 962796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33694
-------------------------------------   ----- 
End-of-path arrival time (ps)           33694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell99  10438  33694  962796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 962796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33694
-------------------------------------   ----- 
End-of-path arrival time (ps)           33694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell132  10438  33694  962796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 963360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33130
-------------------------------------   ----- 
End-of-path arrival time (ps)           33130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell115   9874  33130  963360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 963360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33130
-------------------------------------   ----- 
End-of-path arrival time (ps)           33130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell127   9874  33130  963360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 963360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33130
-------------------------------------   ----- 
End-of-path arrival time (ps)           33130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell130   9874  33130  963360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 963360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33130
-------------------------------------   ----- 
End-of-path arrival time (ps)           33130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell136   9874  33130  963360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 963558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32932
-------------------------------------   ----- 
End-of-path arrival time (ps)           32932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell106   9676  32932  963558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 963558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32932
-------------------------------------   ----- 
End-of-path arrival time (ps)           32932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell110   9676  32932  963558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 963558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32932
-------------------------------------   ----- 
End-of-path arrival time (ps)           32932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell113   9676  32932  963558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 963558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32932
-------------------------------------   ----- 
End-of-path arrival time (ps)           32932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell155   9676  32932  963558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 963581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32909
-------------------------------------   ----- 
End-of-path arrival time (ps)           32909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell102   9653  32909  963581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 963581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32909
-------------------------------------   ----- 
End-of-path arrival time (ps)           32909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell112   9653  32909  963581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 963581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32909
-------------------------------------   ----- 
End-of-path arrival time (ps)           32909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell120   9653  32909  963581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 963581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32909
-------------------------------------   ----- 
End-of-path arrival time (ps)           32909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell149   9653  32909  963581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 964019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32471
-------------------------------------   ----- 
End-of-path arrival time (ps)           32471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell104   9216  32471  964019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 964019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32471
-------------------------------------   ----- 
End-of-path arrival time (ps)           32471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell116   9216  32471  964019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 964019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32471
-------------------------------------   ----- 
End-of-path arrival time (ps)           32471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell121   9216  32471  964019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 964019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32471
-------------------------------------   ----- 
End-of-path arrival time (ps)           32471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell146   9216  32471  964019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 964432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32058
-------------------------------------   ----- 
End-of-path arrival time (ps)           32058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell117   8802  32058  964432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 964432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32058
-------------------------------------   ----- 
End-of-path arrival time (ps)           32058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell122   8802  32058  964432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 964432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32058
-------------------------------------   ----- 
End-of-path arrival time (ps)           32058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell135   8802  32058  964432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 964622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31868
-------------------------------------   ----- 
End-of-path arrival time (ps)           31868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell103   8612  31868  964622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 964622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31868
-------------------------------------   ----- 
End-of-path arrival time (ps)           31868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell137   8612  31868  964622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 964622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31868
-------------------------------------   ----- 
End-of-path arrival time (ps)           31868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell147   8612  31868  964622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 965478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31012
-------------------------------------   ----- 
End-of-path arrival time (ps)           31012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell124   7756  31012  965478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 965478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31012
-------------------------------------   ----- 
End-of-path arrival time (ps)           31012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell126   7756  31012  965478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 965478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31012
-------------------------------------   ----- 
End-of-path arrival time (ps)           31012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell156   7756  31012  965478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 965487p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31003
-------------------------------------   ----- 
End-of-path arrival time (ps)           31003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell152   7747  31003  965487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 965608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30882
-------------------------------------   ----- 
End-of-path arrival time (ps)           30882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell95   7626  30882  965608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 965608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30882
-------------------------------------   ----- 
End-of-path arrival time (ps)           30882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell107   7626  30882  965608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 965608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30882
-------------------------------------   ----- 
End-of-path arrival time (ps)           30882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell139   7626  30882  965608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 965608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30882
-------------------------------------   ----- 
End-of-path arrival time (ps)           30882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell148   7626  30882  965608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 965961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30529
-------------------------------------   ----- 
End-of-path arrival time (ps)           30529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell108   7273  30529  965961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 965961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30529
-------------------------------------   ----- 
End-of-path arrival time (ps)           30529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell138   7273  30529  965961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 965961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30529
-------------------------------------   ----- 
End-of-path arrival time (ps)           30529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell141   7273  30529  965961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 965961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30529
-------------------------------------   ----- 
End-of-path arrival time (ps)           30529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell145   7273  30529  965961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 966391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30099
-------------------------------------   ----- 
End-of-path arrival time (ps)           30099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell94   6843  30099  966391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 966391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30099
-------------------------------------   ----- 
End-of-path arrival time (ps)           30099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell105   6843  30099  966391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 966391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30099
-------------------------------------   ----- 
End-of-path arrival time (ps)           30099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell150   6843  30099  966391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 966391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30099
-------------------------------------   ----- 
End-of-path arrival time (ps)           30099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell153   6843  30099  966391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 966863p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29627
-------------------------------------   ----- 
End-of-path arrival time (ps)           29627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell118   6371  29627  966863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 966863p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29627
-------------------------------------   ----- 
End-of-path arrival time (ps)           29627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell140   6371  29627  966863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 966863p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29627
-------------------------------------   ----- 
End-of-path arrival time (ps)           29627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell142   6371  29627  966863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 966865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29625
-------------------------------------   ----- 
End-of-path arrival time (ps)           29625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell123   6369  29625  966865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 966865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29625
-------------------------------------   ----- 
End-of-path arrival time (ps)           29625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell128   6369  29625  966865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 966865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29625
-------------------------------------   ----- 
End-of-path arrival time (ps)           29625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell133   6369  29625  966865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 966865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29625
-------------------------------------   ----- 
End-of-path arrival time (ps)           29625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell134   6369  29625  966865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 970158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26332
-------------------------------------   ----- 
End-of-path arrival time (ps)           26332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell111   3076  26332  970158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 970158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26332
-------------------------------------   ----- 
End-of-path arrival time (ps)           26332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell125   3076  26332  970158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 970158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26332
-------------------------------------   ----- 
End-of-path arrival time (ps)           26332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell129   3076  26332  970158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26332
-------------------------------------   ----- 
End-of-path arrival time (ps)           26332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell154   3076  26332  970158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 970162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26328
-------------------------------------   ----- 
End-of-path arrival time (ps)           26328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell109   3072  26328  970162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 970162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26328
-------------------------------------   ----- 
End-of-path arrival time (ps)           26328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell144   3072  26328  970162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 970270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26220
-------------------------------------   ----- 
End-of-path arrival time (ps)           26220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell100   2964  26220  970270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 970270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26220
-------------------------------------   ----- 
End-of-path arrival time (ps)           26220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell114   2964  26220  970270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 970270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26220
-------------------------------------   ----- 
End-of-path arrival time (ps)           26220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   12459  13709  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  17059  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    2847  19906  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23256  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell131   2964  26220  970270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 970301p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26189
-------------------------------------   ----- 
End-of-path arrival time (ps)           26189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell117  24939  26189  970301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 970301p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26189
-------------------------------------   ----- 
End-of-path arrival time (ps)           26189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell122  24939  26189  970301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 970301p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26189
-------------------------------------   ----- 
End-of-path arrival time (ps)           26189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell135  24939  26189  970301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 971630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24860
-------------------------------------   ----- 
End-of-path arrival time (ps)           24860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell102  23610  24860  971630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 971630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24860
-------------------------------------   ----- 
End-of-path arrival time (ps)           24860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell112  23610  24860  971630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 971630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24860
-------------------------------------   ----- 
End-of-path arrival time (ps)           24860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell120  23610  24860  971630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 971630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24860
-------------------------------------   ----- 
End-of-path arrival time (ps)           24860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell149  23610  24860  971630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 974016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell106  21224  22474  974016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 974016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell110  21224  22474  974016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 974016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell113  21224  22474  974016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 974016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell155  21224  22474  974016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 974587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21903
-------------------------------------   ----- 
End-of-path arrival time (ps)           21903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell94  20653  21903  974587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 974587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21903
-------------------------------------   ----- 
End-of-path arrival time (ps)           21903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell105  20653  21903  974587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 974587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21903
-------------------------------------   ----- 
End-of-path arrival time (ps)           21903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell150  20653  21903  974587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 974587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21903
-------------------------------------   ----- 
End-of-path arrival time (ps)           21903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell153  20653  21903  974587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 974906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21584
-------------------------------------   ----- 
End-of-path arrival time (ps)           21584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell117  20334  21584  974906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 974906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21584
-------------------------------------   ----- 
End-of-path arrival time (ps)           21584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell122  20334  21584  974906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 974906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21584
-------------------------------------   ----- 
End-of-path arrival time (ps)           21584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell135  20334  21584  974906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 975506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20984
-------------------------------------   ----- 
End-of-path arrival time (ps)           20984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell118  19734  20984  975506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 975506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20984
-------------------------------------   ----- 
End-of-path arrival time (ps)           20984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell140  19734  20984  975506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 975506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20984
-------------------------------------   ----- 
End-of-path arrival time (ps)           20984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell142  19734  20984  975506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 975510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20980
-------------------------------------   ----- 
End-of-path arrival time (ps)           20980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell123  19730  20980  975510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 975510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20980
-------------------------------------   ----- 
End-of-path arrival time (ps)           20980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell128  19730  20980  975510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 975510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20980
-------------------------------------   ----- 
End-of-path arrival time (ps)           20980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell133  19730  20980  975510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 975510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20980
-------------------------------------   ----- 
End-of-path arrival time (ps)           20980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell134  19730  20980  975510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 976228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20262
-------------------------------------   ----- 
End-of-path arrival time (ps)           20262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell102  19012  20262  976228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 976228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20262
-------------------------------------   ----- 
End-of-path arrival time (ps)           20262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell112  19012  20262  976228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 976228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20262
-------------------------------------   ----- 
End-of-path arrival time (ps)           20262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell120  19012  20262  976228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 976228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20262
-------------------------------------   ----- 
End-of-path arrival time (ps)           20262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell149  19012  20262  976228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 976524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19966
-------------------------------------   ----- 
End-of-path arrival time (ps)           19966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell106  18716  19966  976524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 976524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19966
-------------------------------------   ----- 
End-of-path arrival time (ps)           19966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell110  18716  19966  976524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 976524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19966
-------------------------------------   ----- 
End-of-path arrival time (ps)           19966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell113  18716  19966  976524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 976524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19966
-------------------------------------   ----- 
End-of-path arrival time (ps)           19966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell155  18716  19966  976524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 977026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19464
-------------------------------------   ----- 
End-of-path arrival time (ps)           19464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell108  18214  19464  977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 977026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19464
-------------------------------------   ----- 
End-of-path arrival time (ps)           19464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell138  18214  19464  977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 977026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19464
-------------------------------------   ----- 
End-of-path arrival time (ps)           19464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell141  18214  19464  977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 977026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19464
-------------------------------------   ----- 
End-of-path arrival time (ps)           19464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell145  18214  19464  977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 977259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19231
-------------------------------------   ----- 
End-of-path arrival time (ps)           19231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell101  17981  19231  977259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 977259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19231
-------------------------------------   ----- 
End-of-path arrival time (ps)           19231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell143  17981  19231  977259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 977259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19231
-------------------------------------   ----- 
End-of-path arrival time (ps)           19231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell157  17981  19231  977259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 977815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell96  17425  18675  977815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 977815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell98  17425  18675  977815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 977815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell119  17425  18675  977815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 977815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell151  17425  18675  977815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17455
-------------------------------------   ----- 
End-of-path arrival time (ps)           17455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4315   9025  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  17455  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  17455  978315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 978585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell115  16655  17905  978585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 978585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell127  16655  17905  978585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 978585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell130  16655  17905  978585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 978585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell136  16655  17905  978585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 978604p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell97  16636  17886  978604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978604p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell99  16636  17886  978604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 978604p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell132  16636  17886  978604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 978833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17657
-------------------------------------   ----- 
End-of-path arrival time (ps)           17657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell117  16407  17657  978833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 978833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17657
-------------------------------------   ----- 
End-of-path arrival time (ps)           17657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell122  16407  17657  978833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 978833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17657
-------------------------------------   ----- 
End-of-path arrival time (ps)           17657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell135  16407  17657  978833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 979126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell96  16114  17364  979126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 979126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell98  16114  17364  979126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 979126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell119  16114  17364  979126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 979126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell151  16114  17364  979126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 979724p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16766
-------------------------------------   ----- 
End-of-path arrival time (ps)           16766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell101  15516  16766  979724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979724p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16766
-------------------------------------   ----- 
End-of-path arrival time (ps)           16766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell143  15516  16766  979724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 979724p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16766
-------------------------------------   ----- 
End-of-path arrival time (ps)           16766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell157  15516  16766  979724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 980246p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16244
-------------------------------------   ----- 
End-of-path arrival time (ps)           16244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell97  14994  16244  980246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 980246p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16244
-------------------------------------   ----- 
End-of-path arrival time (ps)           16244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell99  14994  16244  980246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 980246p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16244
-------------------------------------   ----- 
End-of-path arrival time (ps)           16244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell132  14994  16244  980246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 980264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16226
-------------------------------------   ----- 
End-of-path arrival time (ps)           16226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell115  14976  16226  980264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 980264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16226
-------------------------------------   ----- 
End-of-path arrival time (ps)           16226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell127  14976  16226  980264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 980264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16226
-------------------------------------   ----- 
End-of-path arrival time (ps)           16226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell130  14976  16226  980264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 980264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16226
-------------------------------------   ----- 
End-of-path arrival time (ps)           16226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell136  14976  16226  980264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 980320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16170
-------------------------------------   ----- 
End-of-path arrival time (ps)           16170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell96  14920  16170  980320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 980320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16170
-------------------------------------   ----- 
End-of-path arrival time (ps)           16170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell98  14920  16170  980320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 980320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16170
-------------------------------------   ----- 
End-of-path arrival time (ps)           16170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell119  14920  16170  980320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 980320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16170
-------------------------------------   ----- 
End-of-path arrival time (ps)           16170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell151  14920  16170  980320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16035
-------------------------------------   ----- 
End-of-path arrival time (ps)           16035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell104  14785  16035  980455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16035
-------------------------------------   ----- 
End-of-path arrival time (ps)           16035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell116  14785  16035  980455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16035
-------------------------------------   ----- 
End-of-path arrival time (ps)           16035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell121  14785  16035  980455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 980455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16035
-------------------------------------   ----- 
End-of-path arrival time (ps)           16035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell146  14785  16035  980455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell104  14424  15674  980816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell116  14424  15674  980816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell121  14424  15674  980816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 980816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell146  14424  15674  980816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 980851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell117  14389  15639  980851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 980851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell122  14389  15639  980851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 980851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell135  14389  15639  980851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 980875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15615
-------------------------------------   ----- 
End-of-path arrival time (ps)           15615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell101  14365  15615  980875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 980875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15615
-------------------------------------   ----- 
End-of-path arrival time (ps)           15615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell143  14365  15615  980875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 980875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15615
-------------------------------------   ----- 
End-of-path arrival time (ps)           15615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell157  14365  15615  980875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15590
-------------------------------------   ----- 
End-of-path arrival time (ps)           15590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell104  14340  15590  980900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15590
-------------------------------------   ----- 
End-of-path arrival time (ps)           15590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell116  14340  15590  980900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15590
-------------------------------------   ----- 
End-of-path arrival time (ps)           15590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell121  14340  15590  980900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 980900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15590
-------------------------------------   ----- 
End-of-path arrival time (ps)           15590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell146  14340  15590  980900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 981113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -4060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  981113  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/main_1      macrocell28    4278   5488  981113  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/q           macrocell28    3350   8838  981113  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/enable  count7cell     5989  14827  981113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 981615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14155
-------------------------------------   ----- 
End-of-path arrival time (ps)           14155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4315   9025  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14155  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14155  981615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell101  13094  14344  982146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 982146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell143  13094  14344  982146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 982146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell157  13094  14344  982146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell96  13054  14304  982186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell98  13054  14304  982186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell119  13054  14304  982186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 982186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell151  13054  14304  982186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 982202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14288
-------------------------------------   ----- 
End-of-path arrival time (ps)           14288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell109  13038  14288  982202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14288
-------------------------------------   ----- 
End-of-path arrival time (ps)           14288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell144  13038  14288  982202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell95  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell107  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell139  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell148  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 982436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell108  12804  14054  982436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 982436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell138  12804  14054  982436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 982436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell141  12804  14054  982436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 982436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell145  12804  14054  982436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 982447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell117  12793  14043  982447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell122  12793  14043  982447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell135  12793  14043  982447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 982730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13760
-------------------------------------   ----- 
End-of-path arrival time (ps)           13760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell117  12510  13760  982730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13760
-------------------------------------   ----- 
End-of-path arrival time (ps)           13760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell122  12510  13760  982730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13760
-------------------------------------   ----- 
End-of-path arrival time (ps)           13760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell135  12510  13760  982730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13748
-------------------------------------   ----- 
End-of-path arrival time (ps)           13748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell103  12498  13748  982742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13748
-------------------------------------   ----- 
End-of-path arrival time (ps)           13748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell137  12498  13748  982742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 982742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13748
-------------------------------------   ----- 
End-of-path arrival time (ps)           13748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell147  12498  13748  982742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13721
-------------------------------------   ----- 
End-of-path arrival time (ps)           13721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell152  12471  13721  982769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 982782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13708
-------------------------------------   ----- 
End-of-path arrival time (ps)           13708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell95  12458  13708  982782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13708
-------------------------------------   ----- 
End-of-path arrival time (ps)           13708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell107  12458  13708  982782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13708
-------------------------------------   ----- 
End-of-path arrival time (ps)           13708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell139  12458  13708  982782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13708
-------------------------------------   ----- 
End-of-path arrival time (ps)           13708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell148  12458  13708  982782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13511
-------------------------------------   ----- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell152  12261  13511  982979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell111  12044  13294  983196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 983196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell125  12044  13294  983196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 983196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell129  12044  13294  983196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell154  12044  13294  983196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13287
-------------------------------------   ----- 
End-of-path arrival time (ps)           13287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell124  12037  13287  983203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13287
-------------------------------------   ----- 
End-of-path arrival time (ps)           13287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell126  12037  13287  983203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13287
-------------------------------------   ----- 
End-of-path arrival time (ps)           13287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell156  12037  13287  983203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13135
-------------------------------------   ----- 
End-of-path arrival time (ps)           13135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell97  11885  13135  983355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13135
-------------------------------------   ----- 
End-of-path arrival time (ps)           13135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell99  11885  13135  983355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13135
-------------------------------------   ----- 
End-of-path arrival time (ps)           13135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell132  11885  13135  983355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983363p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell102  11877  13127  983363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 983363p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell112  11877  13127  983363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983363p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell120  11877  13127  983363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983363p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell149  11877  13127  983363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 983375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell106  11865  13115  983375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell110  11865  13115  983375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell113  11865  13115  983375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell155  11865  13115  983375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell115  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell127  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell130  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell136  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 983471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell106  11769  13019  983471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell110  11769  13019  983471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell113  11769  13019  983471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell155  11769  13019  983471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell102  11731  12981  983509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 983509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell112  11731  12981  983509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell120  11731  12981  983509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell149  11731  12981  983509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_TS:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15839
-------------------------------------   ----- 
End-of-path arrival time (ps)           15839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:status_tc\/main_1         macrocell18     4882   9592  983661  RISE       1
\Timer_TS:TimerUDB:status_tc\/q              macrocell18     3350  12942  983661  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2897  15839  983661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12649
-------------------------------------   ----- 
End-of-path arrival time (ps)           12649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell103  11399  12649  983841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12649
-------------------------------------   ----- 
End-of-path arrival time (ps)           12649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell137  11399  12649  983841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12649
-------------------------------------   ----- 
End-of-path arrival time (ps)           12649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell147  11399  12649  983841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12648
-------------------------------------   ----- 
End-of-path arrival time (ps)           12648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell109  11398  12648  983842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12648
-------------------------------------   ----- 
End-of-path arrival time (ps)           12648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell144  11398  12648  983842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell111  11383  12633  983857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 983857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell125  11383  12633  983857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 983857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell129  11383  12633  983857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell154  11383  12633  983857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12496
-------------------------------------   ----- 
End-of-path arrival time (ps)           12496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell124  11246  12496  983994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12496
-------------------------------------   ----- 
End-of-path arrival time (ps)           12496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell126  11246  12496  983994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12496
-------------------------------------   ----- 
End-of-path arrival time (ps)           12496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell156  11246  12496  983994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell100  10551  11801  984689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell114  10551  11801  984689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell131  10551  11801  984689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 984694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell123  10546  11796  984694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell128  10546  11796  984694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell133  10546  11796  984694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell134  10546  11796  984694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 984915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4315   9025  984915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 984976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell118  10264  11514  984976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell140  10264  11514  984976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell142  10264  11514  984976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11493
-------------------------------------   ----- 
End-of-path arrival time (ps)           11493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell97  10243  11493  984997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11493
-------------------------------------   ----- 
End-of-path arrival time (ps)           11493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell99  10243  11493  984997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11493
-------------------------------------   ----- 
End-of-path arrival time (ps)           11493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell132  10243  11493  984997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell115  10230  11480  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell127  10230  11480  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell130  10230  11480  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell136  10230  11480  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell102  10131  11381  985109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell112  10131  11381  985109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell120  10131  11381  985109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell149  10131  11381  985109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell106  10122  11372  985118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell110  10122  11372  985118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell113  10122  11372  985118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell155  10122  11372  985118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell96   9992  11242  985248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell98   9992  11242  985248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell119   9992  11242  985248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell151   9992  11242  985248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell108   9950  11200  985290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell138   9950  11200  985290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell141   9950  11200  985290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell145   9950  11200  985290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8618
-------------------------------------   ---- 
End-of-path arrival time (ps)           8618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3908   8618  985322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell100   9498  10748  985742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell114   9498  10748  985742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell131   9498  10748  985742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell101   9418  10668  985822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell143   9418  10668  985822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell157   9418  10668  985822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell108   9157  10407  986083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell138   9157  10407  986083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell141   9157  10407  986083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell145   9157  10407  986083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell118   9053  10303  986187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell140   9053  10303  986187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell142   9053  10303  986187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell94   8841  10091  986399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell105   8841  10091  986399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 986399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell150   8841  10091  986399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell153   8841  10091  986399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 986409p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  981113  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/load  count7cell     7021   8231  986409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell102   8676   9926  986564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell112   8676   9926  986564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell120   8676   9926  986564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell149   8676   9926  986564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell106   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell110   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell113   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell155   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7017
-------------------------------------   ---- 
End-of-path arrival time (ps)           7017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978315  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2307   7017  986923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell96   8304   9554  986936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell98   8304   9554  986936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 986936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell119   8304   9554  986936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell151   8304   9554  986936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell101   8293   9543  986947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell143   8293   9543  986947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 986947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell157   8293   9543  986947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell118   8254   9504  986986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell140   8254   9504  986986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell142   8254   9504  986986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell123   8253   9503  986987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell128   8253   9503  986987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell133   8253   9503  986987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell134   8253   9503  986987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell123   8222   9472  987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell128   8222   9472  987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell133   8222   9472  987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell134   8222   9472  987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell94   8146   9396  987094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell105   8146   9396  987094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell150   8146   9396  987094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell153   8146   9396  987094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell123   8105   9355  987135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell128   8105   9355  987135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell133   8105   9355  987135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell134   8105   9355  987135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell94   8032   9282  987208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell105   8032   9282  987208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell150   8032   9282  987208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell153   8032   9282  987208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell104   7823   9073  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell116   7823   9073  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell121   7823   9073  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell146   7823   9073  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell100   7698   8948  987542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell114   7698   8948  987542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell131   7698   8948  987542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell95   7659   8909  987581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell107   7659   8909  987581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell139   7659   8909  987581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell148   7659   8909  987581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell124   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell126   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell156   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell104   7483   8733  987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell116   7483   8733  987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell121   7483   8733  987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell146   7483   8733  987757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 987802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  969779  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell90   6748   8688  987802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell104   7405   8655  987835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell116   7405   8655  987835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell121   7405   8655  987835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell146   7405   8655  987835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell108   7309   8559  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell138   7309   8559  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell141   7309   8559  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell145   7309   8559  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 987960p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  969489  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell91   6590   8530  987960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell100   7270   8520  987970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell114   7270   8520  987970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell131   7270   8520  987970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell109   7261   8511  987979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell144   7261   8511  987979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell103   7259   8509  987981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell137   7259   8509  987981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell147   7259   8509  987981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell123   7182   8432  988058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell128   7182   8432  988058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell133   7182   8432  988058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell134   7182   8432  988058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8392
-------------------------------------   ---- 
End-of-path arrival time (ps)           8392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell109   7142   8392  988098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8392
-------------------------------------   ---- 
End-of-path arrival time (ps)           8392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell144   7142   8392  988098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell118   7114   8364  988126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell140   7114   8364  988126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell142   7114   8364  988126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell109   6828   8078  988412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell144   6828   8078  988412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell100   6805   8055  988435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell114   6805   8055  988435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell131   6805   8055  988435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell103   6733   7983  988507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell137   6733   7983  988507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell147   6733   7983  988507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell111   6666   7916  988574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell125   6666   7916  988574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell129   6666   7916  988574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell154   6666   7916  988574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 988638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  988638  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     8052   9262  988638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell94   6592   7842  988648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell105   6592   7842  988648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell150   6592   7842  988648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell153   6592   7842  988648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7694
-------------------------------------   ---- 
End-of-path arrival time (ps)           7694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell103   6444   7694  988796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7694
-------------------------------------   ---- 
End-of-path arrival time (ps)           7694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell137   6444   7694  988796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7694
-------------------------------------   ---- 
End-of-path arrival time (ps)           7694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell147   6444   7694  988796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell115   6382   7632  988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell127   6382   7632  988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell130   6382   7632  988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell136   6382   7632  988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell94   6379   7629  988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell105   6379   7629  988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell150   6379   7629  988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell153   6379   7629  988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell108   6278   7528  988962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell138   6278   7528  988962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell141   6278   7528  988962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell145   6278   7528  988962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 989164p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  982568  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   3566   4776  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 989168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  982568  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3562   4772  989168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell152   5748   6998  989492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell111   5679   6929  989561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell125   5679   6929  989561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell129   5679   6929  989561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell154   5679   6929  989561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell118   5674   6924  989566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell140   5674   6924  989566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell142   5674   6924  989566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell103   5463   6713  989777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell137   5463   6713  989777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 989777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell147   5463   6713  989777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell111   5443   6693  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell125   5443   6693  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell129   5443   6693  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell154   5443   6693  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell152   5070   6320  990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell95   5052   6302  990188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell107   5052   6302  990188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 990188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell139   5052   6302  990188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell148   5052   6302  990188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 990225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell111   5015   6265  990225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 990225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell125   5015   6265  990225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell129   5015   6265  990225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell154   5015   6265  990225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 990399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  982568  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   2331   3541  990399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell124   4734   5984  990506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell126   4734   5984  990506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell156   4734   5984  990506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell152   4731   5981  990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell97   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell99   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  960570  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell132   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell97   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell99   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell132   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell115   4681   5931  990559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 990559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell127   4681   5931  990559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell130   4681   5931  990559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961229  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell136   4681   5931  990559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell124   4662   5912  990578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell126   4662   5912  990578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell156   4662   5912  990578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell124   4388   5638  990852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell126   4388   5638  990852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  967815  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell156   4388   5638  990852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell109   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell144   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell100   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell114   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  965374  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell131   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 991261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  969793  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell88   3289   5229  991261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell152   3954   5204  991286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell95   3953   5203  991287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell107   3953   5203  991287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell139   3953   5203  991287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  968378  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell148   3953   5203  991287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell95   3799   5049  991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell107   3799   5049  991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell139   3799   5049  991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  968304  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell148   3799   5049  991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  969766  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell89   2564   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  969767  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell92   2563   4503  991987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 992003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  969783  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell93   2547   4487  992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 992331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  988638  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4359   5569  992331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 992804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
Net_4670/q                       macrocell158   1250   1250  992804  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/status_0  statuscell1    5446   6696  992804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4670/main_1
Capture Clock  : Net_4670/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:nrq_reg\/q  macrocell160   1250   1250  992939  RISE       1
Net_4670/main_1            macrocell158   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4670/clk_en
Capture Clock  : Net_4670/clock_0
Path slack     : 993258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  988638  RISE       1
Net_4670/clk_en                    macrocell158   3432   4642  993258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 993258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  988638  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clk_en     macrocell160   3432   4642  993258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2145467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20699
-------------------------------------   ----- 
End-of-path arrival time (ps)           20699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2145467  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell21     7610  11190  2145467  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell21     3350  14540  2145467  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell6    6160  20699  2145467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           13944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell72     1250   1250  2146533  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell20     5684   6934  2146533  RISE       1
\UART:BUART:counter_load_not\/q                macrocell20     3350  10284  2146533  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   3660  13944  2146533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell23   4475   5725  2149334  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350   9075  2149334  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2897  11973  2149334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2150421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12735
-------------------------------------   ----- 
End-of-path arrival time (ps)           12735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2150421  RISE       1
\UART:BUART:txn\/main_3                macrocell71     8365  12735  2150421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2149320  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   9387   9577  2151079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2151967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11190
-------------------------------------   ----- 
End-of-path arrival time (ps)           11190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2145467  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell73     7610  11190  2151967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2152126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2152126  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell25      2890   6470  2152126  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell25      3350   9820  2152126  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell7     4221  14041  2152126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell73     1250   1250  2146862  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   7215   8465  2152191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152850p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell72     1250   1250  2146533  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   6557   7807  2152850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell76      1250   1250  2150162  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   6513   7763  2152894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2149320  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell72     8052   8242  2154914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2154914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2149320  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell74     8052   8242  2154914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell73   1250   1250  2146862  RISE       1
\UART:BUART:txn\/main_2    macrocell71   6688   7938  2155219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7849
-------------------------------------   ---- 
End-of-path arrival time (ps)           7849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell72   1250   1250  2146533  RISE       1
\UART:BUART:txn\/main_1    macrocell71   6599   7849  2155307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell74   1250   1250  2147424  RISE       1
\UART:BUART:txn\/main_4    macrocell71   6113   7363  2155794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2149320  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell73     7147   7337  2155820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2155820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2149320  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell75     7147   7337  2155820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell77      1250   1250  2149513  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   3413   4663  2155994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell81   1250   1250  2156003  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell78   5904   7154  2156003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156003  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell79   5904   7154  2156003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156003  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell80   5904   7154  2156003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156013  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell81   5204   7144  2156013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell77   5824   7074  2156083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell82   5824   7074  2156083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell86   5824   7074  2156083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell78      1250   1250  2153330  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   6028   7278  2156259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell81      1250   1250  2156003  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   2912   4162  2156494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2156580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156013  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell83   4637   6577  2156580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2156580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156013  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell84   4637   6577  2156580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell75   1250   1250  2156746  RISE       1
\UART:BUART:txn\/main_6   macrocell71   5161   6411  2156746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell78   5061   6311  2156846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell79   5061   6311  2156846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2149334  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell80   5061   6311  2156846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2150164  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell77   4986   6236  2156921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell80   1250   1250  2150164  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell82   4986   6236  2156921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell80   1250   1250  2150164  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell86   4986   6236  2156921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2150162  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell77   4975   6225  2156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell76   1250   1250  2150162  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell82   4975   6225  2156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2150162  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell86   4975   6225  2156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell77   1250   1250  2149513  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell78   4865   6115  2157041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2149513  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell79   4865   6115  2157041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2149513  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell80   4865   6115  2157041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2146862  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell72   4778   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2146862  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell74   4778   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2146533  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell73   4756   6006  2157150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell72   1250   1250  2146533  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell75   4756   6006  2157150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157359  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell83   3857   5797  2157359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157359  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell84   3857   5797  2157359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2156746  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell73   4543   5793  2157364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157359  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell81   3844   5784  2157373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2157549  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell81   3668   5608  2157549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156003  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell77   4311   5561  2157595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156003  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell86   4311   5561  2157595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2157678  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell72     5289   5479  2157678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2157678  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell74     5289   5479  2157678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell78   3373   5313  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell79   3373   5313  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell80   3373   5313  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell78   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell79   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell80   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158020  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell78   3197   5137  2158020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158020  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell79   3197   5137  2158020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158020  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell80   3197   5137  2158020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2156746  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell72   3861   5111  2158045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2156746  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell74   3861   5111  2158045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2146533  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell72   3816   5066  2158090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2146533  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell74   3816   5066  2158090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2146862  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell73   3791   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell73   1250   1250  2146862  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell75   3791   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell77   2648   4588  2158569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2147424  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell73   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell74   1250   1250  2147424  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell75   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell80   1250   1250  2150164  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell78   3113   4363  2158794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2150164  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell79   3113   4363  2158794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2150164  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell80   3113   4363  2158794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2150162  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell78   3111   4361  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2150162  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell79   3111   4361  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2150162  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell80   3111   4361  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell77   2321   4261  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158020  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell77   2313   4253  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell87   1250   1250  2158991  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell80   2916   4166  2158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2149513  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell77   2639   3889  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell77   1250   1250  2149513  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell82   2639   3889  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell77   1250   1250  2149513  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell86   2639   3889  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell84   1250   1250  2151964  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell83   2318   3568  2159589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell84   1250   1250  2151964  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell84   2318   3568  2159589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell83   1250   1250  2151976  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell83   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2147424  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell72   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2147424  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell74   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell71   1250   1250  2159612  RISE       1
\UART:BUART:txn\/main_0  macrocell71   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2160068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3089
-------------------------------------   ---- 
End-of-path arrival time (ps)           3089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2157678  RISE       1
\UART:BUART:txn\/main_5                      macrocell71     2899   3089  2160068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2160713p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell86    1250   1250  2160713  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell7   4204   5454  2160713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

