{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.962961,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0582506,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.137039,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.119287,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0565512,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.119287,
	"finish__timing__setup__tns": -86.5259,
	"finish__timing__setup__ws": -0.163788,
	"finish__clock__skew__setup": 2.71228,
	"finish__clock__skew__hold": 0.246836,
	"finish__timing__drv__max_slew_limit": -0.0158814,
	"finish__timing__drv__max_slew": 1,
	"finish__timing__drv__max_cap_limit": -0.195677,
	"finish__timing__drv__max_cap": 211,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1361,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.204633,
	"finish__power__switching__total": 0.0945684,
	"finish__power__leakage__total": 0.0304253,
	"finish__power__total": 0.329626,
	"finish__design__io": 495,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06342e+06,
	"finish__design__instance__count": 173022,
	"finish__design__instance__area": 772723,
	"finish__design__instance__count__stdcell": 172890,
	"finish__design__instance__area__stdcell": 356260,
	"finish__design__instance__count__macros": 132,
	"finish__design__instance__area__macros": 416463,
	"finish__design__instance__utilization": 0.374488,
	"finish__design__instance__utilization__stdcell": 0.216315
}