Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: current_state_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 635.0
Slack: 825.6
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    71,   36                       
current_state_reg[0]/CK->Q
                         DFFR_X2#*               rr    169.4    169.4    169.4      0.0      0.0      4.5     66.0      8    36,   36  /PD_TOP        (1.10)
rt_shieldBuf__1__1__1/A->Z
                         BUF_X1#*                rr    265.4     96.0     95.9      0.1     15.3      3.1     45.0      5    36,   36  /PD_TOP        (1.10)
i_0_7_24/A2->ZN          NOR2_X4                 rf    279.2     13.8     13.7      0.1     15.3      1.3      9.3      2    36,   36  /PD_TOP        (1.10)
i_0_7_23/A2->ZN          NAND2_X4*               fr    314.1     34.9     34.9      0.0      6.8      2.0     35.3      3    36,   36  /PD_TOP        (1.10)
i_0_7_19/A->ZN           OAI21_X4*               rf    348.0     33.9     33.9      0.0     15.3      1.3     28.8      2    36,   36  /PD_TOP        (1.10)
i_0_7_16/A1->ZN          AND2_X4                 ff    376.4     28.4     28.4      0.0     15.3      0.8      2.4      1    36,   36  /PD_TOP        (1.10)
i_0_7_11/B3->ZN          OAI33_X1                fr    649.6    273.2    273.2      0.0      5.1      0.8     26.2      1    36,   36  /PD_TOP        (1.10)
i_0_7_10/A->ZN           INV_X8                  rf    635.0    -14.6    -14.6      0.0    244.0      0.7      1.8      1    36,   36  /PD_TOP        (1.10)
current_state_reg[1]/D   DFFR_X2#                 f    635.0      0.0               0.0      3.2                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[3]
    (Clocked by rtDefaultClock R)
Endpoint: current_state_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 1175.1
Slack: 285.5
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[3]                    {set_input_delay}        f    700.0    700.0    700.0                        5.3     11.4      2    35,    0                       
i_0_7_27/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_7_26/B2->ZN          OAI21_X4*               fr    866.2     64.7     64.7      0.0     12.0      1.4     30.7      2    36,   36  /PD_TOP        (1.10)
i_0_7_17/A->ZN           OAI21_X4                rf    888.1     21.9     21.9      0.0     15.3      1.4      7.7      2    36,   36  /PD_TOP        (1.10)
i_0_7_16/A2->ZN          AND2_X4                 ff    916.5     28.4     28.4      0.0     10.8      0.8      2.4      1    36,   36  /PD_TOP        (1.10)
i_0_7_11/B3->ZN          OAI33_X1                fr   1189.7    273.2    273.2      0.0      5.1      0.8     26.2      1    36,   36  /PD_TOP        (1.10)
i_0_7_10/A->ZN           INV_X8                  rf   1175.1    -14.6    -14.6      0.0    244.0      0.7      1.8      1    36,   36  /PD_TOP        (1.10)
current_state_reg[1]/D   DFFR_X2#                 f   1175.1      0.0               0.0      3.2                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 228.9
Slack: -17728.9
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    71,   36                       
current_state_reg[0]/CK->Q
                         DFFR_X2#*               rr    169.4    169.4    169.4      0.0      0.0      4.5     66.0      8    36,   36  /PD_TOP        (1.10)
i_0_6_1/A3->ZN           NAND3_X4                rf    208.3     38.9     38.8      0.1     15.3      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_6_0/A->ZN            INV_X8                  fr    228.5     20.2     20.2      0.0     24.6      4.7     14.7      1    36,   36  /PD_TOP        (1.10)
fdoor                                             r    228.9      0.4               0.4      7.9                             36,   71                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
