{
    "Citedpaper": [], 
    "Bibilometrics": {
        "Downloads_12Months": 12, 
        "Downloads_6Weeks": 3, 
        "Downloads_cumulative": 12, 
        "CitationCount": 0
    }, 
    "Title": "CANDY: enabling coherent DRAM caches for multi-node systems", 
    "Abstract": "This paper investigates the use of DRAM caches for multi-node systems. Current systems architect the DRAM cache as Memory-Side Cache (MSC), restricting the DRAM cache to cache only the local data, and relying on only the small on-die caches for the remote data. As MSC keeps only the local data, it is implicitly coherent and obviates the need of any coherence support. Unfortunately, as accessing the data in the remote node incurs a significant inter-node network latency, MSC suffers from such latency overhead on every on-die cache miss to the remote data. A desirable alternative is to allow the DRAM cache to cache both the local and the remote data. However, as data blocks can be cached in multiple DRAM caches, this design requires coherence support for DRAM caches to ensure correctness, and is termed Coherent DRAM Cache (CDC). We identify two key challenges in architecting giga-scale CDC. First, the coherence directory can be as large as few tens of MB. Second, cache misses to the read-write shared data in CDC cause longer delay due to the need to access the DRAM cache. To address both problems, this paper proposes CANDY, a low-cost and scalable solution that consists of two techniques for these challenges. First, CANDY places the coherence directory in 3D DRAM to avoid SRAM storage overhead, and re-purposes the existing on-die coherence directory as a DRAM-cache Coherence Buffer to cache recently accessed directory entries. Second, we propose Sharing-Aware Bypass, which dynamically detects the read-write shared data at run-time and enforces such data to bypass the DRAM cache. Our experiment on a 4-node system with 1GB DRAM cache per node shows that CANDY outperforms MSC by 25%, while incurring a negligible overhead of 8KB per node. CANDY is within 5% of an impractical system that has a 64MB SRAM directory per node, and zero cache latency to access the read-write shared data.", 
    "Published": 2016, 
    "References": [
        {
            "ArticleName": "HMC Specification 1.0, 2013."
        }, 
        {
            "ArticleName": "JEDEC, High Bandwidth Memory (HBM) DRAM (JESD235), JEDEC, 2013."
        }, 
        {
            "ArticleName": "Micron, HMC Gen2, Micron, 2014."
        }, 
        {
            "ArticleName": "JEDEC, WIDE I/O SINGLE DATA RATE (WIDE I/O SDR), JEDEC, 2011."
        }, 
        {
            "ArticleName": "1Gb_DDR3_SDRAM, Micron, 2010."
        }, 
        {
            "ArticleName": "DDR4 SPEC (JESD79-4), JEDEC, 2013."
        }, 
        {
            "ArticleName": "Intel Xeon Phi, Intel, 2014."
        }, 
        {
            "ArticleName": "Avinash Sodani , Roger Gramunt , Jesus Corbal , Ho-Seop Kim , Krishna Vinod , Sundaram Chinthamani , Steven Hutsell , Rajat Agarwal , Yen-Chen Liu, Knights Landing: Second-Generation Intel Xeon Phi Product, IEEE Micro, v.36 n.2, p.34-46, March 2016", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2016.25", 
            "DOIname": "10.1109/MM.2016.25", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2927563"
        }, 
        {
            "ArticleName": "AMD Radeon R9, AMD, 2015."
        }, 
        {
            "ArticleName": "NVIDIA Updates GPU Roadmap; Announces Pascal, NVIDIA, 2015."
        }, 
        {
            "ArticleName": "Gabriel H. Loh , Mark D. Hill, Efficiently enabling conventional block sizes for very large die-stacked DRAM caches, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155673", 
            "DOIname": "10.1145/2155620.2155673", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155673"
        }, 
        {
            "ArticleName": "Justin Meza , Jichuan Chang , HanBin Yoon , Onur Mutlu , Parthasarathy Ranganathan, Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management, IEEE Computer Architecture Letters, v.11 n.2, p.61-64, July 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/L-CA.2012.2", 
            "DOIname": "10.1109/L-CA.2012.2", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2420697"
        }, 
        {
            "ArticleName": "G. H. Loh et al., \"Challenges in heterogeneous die-stacked and off-chip memory systems,\" in 3rd Workshop on SoCs, Heterogeneous Architectures and Workloads, 2012."
        }, 
        {
            "ArticleName": "Jaewoong Sim , Gabriel H. Loh , Hyesoon Kim , Mike O'Connor , Mithuna Thottethodi, A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.247-257, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.31", 
            "DOIname": "10.1109/MICRO.2012.31", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457503"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Gabe H. Loh, Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.235-246, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.30", 
            "DOIname": "10.1109/MICRO.2012.30", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457502"
        }, 
        {
            "ArticleName": "Djordje Jevdjic , Stavros Volos , Babak Falsafi, Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2485922.2485957", 
            "DOIname": "10.1145/2485922.2485957", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485957"
        }, 
        {
            "ArticleName": "Djordje Jevdjic , Gabriel H. Loh , Cansu Kaynak , Babak Falsafi, Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.51", 
            "DOIname": "10.1109/MICRO.2014.51", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742159"
        }, 
        {
            "ArticleName": "Chiachen Chou , Aamer Jaleel , Moinuddin K. Qureshi, CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.63", 
            "DOIname": "10.1109/MICRO.2014.63", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742157"
        }, 
        {
            "ArticleName": "Jaewoong Sim , Alaa R. Alameldeen , Zeshan Chishti , Chris Wilkerson , Hyesoon Kim, Transparent Hardware Management of Stacked DRAM as Part of Memory, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.56", 
            "DOIname": "10.1109/MICRO.2014.56", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742158"
        }, 
        {
            "ArticleName": "Cheng-Chieh Huang , Vijay Nagarajan, ATCache: reducing DRAM cache latency via a small SRAM tag cache, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/2628071.2628089", 
            "DOIname": "10.1145/2628071.2628089", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2628089"
        }, 
        {
            "ArticleName": "Nagendra Gulur , Mahesh Mehendale , R. Manikantan , R. Govindarajan, Bi-Modal DRAM Cache: A Scalable and Effective Die-Stacked DRAM Cache, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.36", 
            "DOIname": "10.1109/MICRO.2014.36", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742160"
        }, 
        {
            "ArticleName": "Chiachen Chou , Aamer Jaleel , Moinuddin K. Qureshi, BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750387", 
            "DOIname": "10.1145/2749469.2750387", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750387"
        }, 
        {
            "ArticleName": "A. Gupta et al., \"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes,\" in In International Conference on Parallel Processing, 1990, pp. 312--321."
        }, 
        {
            "ArticleName": "A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52432"
        }, 
        {
            "ArticleName": "Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Anoop Gupta , John Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor, Proceedings of the 17th annual international symposium on Computer Architecture, p.148-159, May 28-31, 1990, Seattle, Washington, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/325164.325132", 
            "DOIname": "10.1145/325164.325132", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=325132"
        }, 
        {
            "ArticleName": "Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , Bill Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, v.30 n.2, p.16-29, March 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2010.31", 
            "DOIname": "10.1109/MM.2010.31", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1804052"
        }, 
        {
            "ArticleName": "Daniel J. Sorin , Mark D. Hill , David A. Wood, A Primer on Memory Consistency and Cache Coherence, Morgan & Claypool Publishers, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2028905"
        }, 
        {
            "ArticleName": "Michael Ferdman , Pejman Lotfi-Kamran , Ken Balet , Babak Falsafi, Cuckoo directory: A scalable directory for many-core systems, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.169-180, February 12-16, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2014856"
        }, 
        {
            "ArticleName": "Blas A. Cuesta , Alberto Ros , Mar\u00eda E. G\u00f3mez , Antonio Robles , Jos\u00e9 F. Duato, Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000076", 
            "DOIname": "10.1145/2000064.2000076", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000076"
        }, 
        {
            "ArticleName": "Daniel Sanchez , Christos Kozyrakis, SCD: A scalable coherence directory with flexible sharer set encoding, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2012.6168950", 
            "DOIname": "10.1109/HPCA.2012.6168950", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2192678"
        }, 
        {
            "ArticleName": "S. Demetriades and S. Cho, \"Stash directory: A scalable directory for many-core coherence,\" in High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on, Feb 2014."
        }, 
        {
            "ArticleName": "Introduction to Magny-Cours, AMD, 2010."
        }, 
        {
            "ArticleName": "Trevor E. Carlson , Wim Heirman , Stijn Eyerman , Ibrahim Hur , Lieven Eeckhout, An Evaluation of High-Level Mechanistic Core Models, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.3, p.1-25, October 2014", 
            "DOIhref": "http://doi.acm.org/10.1145/2629677", 
            "DOIname": "10.1145/2629677", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2629677"
        }, 
        {
            "ArticleName": "Intel QuickPath Interconnect, Intel, 2009."
        }, 
        {
            "ArticleName": "AMD HyperTransport, AMD, 2001."
        }, 
        {
            "ArticleName": "Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984", 
            "DOIhref": "http://doi.acm.org/10.1145/800015.808204", 
            "DOIname": "10.1145/800015.808204", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=808204"
        }, 
        {
            "ArticleName": "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy", 
            "DOIhref": "http://doi.acm.org/10.1145/223982.223990", 
            "DOIname": "10.1145/223982.223990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=223990"
        }, 
        {
            "ArticleName": "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/1454115.1454128", 
            "DOIname": "10.1145/1454115.1454128", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1454128"
        }, 
        {
            "ArticleName": "D. H. Bailey , E. Barszcz , J. T. Barton , D. S. Browning , R. L. Carter , L. Dagum , R. A. Fatoohi , P. O. Frederickson , T. A. Lasinski , R. S. Schreiber , H. D. Simon , V. Venkatakrishnan , S. K. Weeratunga, The NAS parallel benchmarks\u2014summary and preliminary results, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.158-165, November 18-22, 1991, Albuquerque, New Mexico, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/125826.125925", 
            "DOIname": "10.1145/125826.125925", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=125925"
        }, 
        {
            "ArticleName": "J. Pisharath et al., \"Nu-minebench 2.0,\" Center for Ultra-Scale Computing and Information Security, Northwestern University, Tech. Rep. CUCIS-2005-08-01, August 2005."
        }, 
        {
            "ArticleName": "Wim Heirman , Souradip Sarkar , Trevor E. Carlson , Ibrahim Hur , Lieven Eeckhout, Power-aware multi-core simulation for early design stage hardware/software co-optimization, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2370816.2370820", 
            "DOIname": "10.1145/2370816.2370820", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2370820"
        }, 
        {
            "ArticleName": "Peter J. Denning , Stuart C. Schwartz, Properties of the working-set model, Communications of the ACM, v.15 n.3, p.191-198, March 1972", 
            "DOIhref": "http://doi.acm.org/10.1145/361268.361281", 
            "DOIname": "10.1145/361268.361281", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=361281"
        }, 
        {
            "ArticleName": "Teresa L. Johnson , Matthew C. Merten , Wen-Mei W. Hwu, Run-time spatial locality detection and optimization, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.57-64, December 01-03, 1997, Research Triangle Park, North Carolina, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=266806"
        }, 
        {
            "ArticleName": "Jonathan Weinberg , Michael O. McCracken , Erich Strohmaier , Allan Snavely, Quantifying Locality In The Memory Access Patterns of HPC Applications, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, p.50, November 12-18, 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/SC.2005.59", 
            "DOIname": "10.1109/SC.2005.59", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1105815"
        }, 
        {
            "ArticleName": "Guowei Zhang , Webb Horn , Daniel Sanchez, Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830774", 
            "DOIname": "10.1145/2830772.2830774", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830774"
        }, 
        {
            "ArticleName": "C. H. Chi and H. Dietz, \"Improving cache performance by selective cache bypass,\" in System Sciences, 1989. Vol.I: Architecture Track, Proceedings of the Twenty-Second Annual Hawaii International Conference on, vol. 1, Jan 1989, pp. 277--285 vol.1."
        }, 
        {
            "ArticleName": "Amitabha Roy , Timothy M. Jones, ALLARM: optimizing sparse directories for thread-local data, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2616703"
        }, 
        {
            "ArticleName": "Per Stenstr\u00f6m , Truman Joe , Anoop Gupta, Comparative performance evaluation of cache-coherent NUMA and COMA architectures, Proceedings of the 19th annual international symposium on Computer architecture, p.80-91, May 19-21, 1992, Queensland, Australia", 
            "DOIhref": "http://doi.acm.org/10.1145/139669.139705", 
            "DOIname": "10.1145/139669.139705", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=139705"
        }, 
        {
            "ArticleName": "Babak Falsafi , David A. Wood, Reactive NUMA: a design for unifying S-COMA and CC-NUMA, Proceedings of the 24th annual international symposium on Computer architecture, p.229-240, June 01-04, 1997, Denver, Colorado, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/264107.264205", 
            "DOIname": "10.1145/264107.264205", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=264205"
        }, 
        {
            "ArticleName": "Fredrik Dahlgren , Josep Torrellas, Cache-Only Memory Architectures, Computer, v.32 n.6, p.72-79, June 1999", 
            "DOIhref": "https://dx.doi.org/10.1109/2.769448", 
            "DOIname": "10.1109/2.769448", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=621257"
        }, 
        {
            "ArticleName": "Linux 3.8 Automatic NUMA balancing, Linux, 2013."
        }, 
        {
            "ArticleName": "Microsoft Windows NUMA Support, Microsoft."
        }, 
        {
            "ArticleName": "Fabien Gaud , Baptiste Lepers , Justin Funston , Mohammad Dashti , Alexandra Fedorova , Vivien Qu\u00e9ma , Renaud Lachaize , Mark Roth, Challenges of memory management on modern NUMA systems, Communications of the ACM, v.58 n.12, December 2015", 
            "DOIhref": "http://doi.acm.org/10.1145/2814328", 
            "DOIname": "10.1145/2814328", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2814328"
        }, 
        {
            "ArticleName": "Milo M. K. Martin , Mark D. Hill , Daniel J. Sorin, Why on-chip cache coherence is here to stay, Communications of the ACM, v.55 n.7, July 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2209249.2209269", 
            "DOIname": "10.1145/2209249.2209269", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2209269"
        }, 
        {
            "ArticleName": "Andreas Moshovos, RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence, Proceedings of the 32nd annual international symposium on Computer Architecture, p.234-245, June 04-08, 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2005.42", 
            "DOIname": "10.1109/ISCA.2005.42", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1069990"
        }, 
        {
            "ArticleName": "Jason F. Cantin , Mikko H. Lipasti , James E. Smith, Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking, Proceedings of the 32nd annual international symposium on Computer Architecture, p.246-257, June 04-08, 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2005.31", 
            "DOIname": "10.1109/ISCA.2005.31", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1069991"
        }, 
        {
            "ArticleName": "V. Salapura et al., \"Design and implementation of the blue gene/p snoop filter,\" in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, Feb 2008, pp. 5--14."
        }, 
        {
            "ArticleName": "Jason Zebchuk , Vijayalakshmi Srinivasan , Moinuddin K. Qureshi , Andreas Moshovos, A tagless coherence directory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York", 
            "DOIhref": "http://doi.acm.org/10.1145/1669112.1669166", 
            "DOIname": "10.1145/1669112.1669166", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1669166"
        }, 
        {
            "ArticleName": "Luiz Andr\u00e9 Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer , Barton Sano , Scott Smith , Robert Stets , Ben Verghese, Piranha: a scalable architecture based on single-chip multiprocessing, Proceedings of the 27th annual international symposium on Computer architecture, p.282-293, June 2000, Vancouver, British Columbia, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/339647.339696", 
            "DOIname": "10.1145/339647.339696", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=339696"
        }, 
        {
            "ArticleName": "OpenSPARC T2 Overview, Oracle, 2013."
        }, 
        {
            "ArticleName": "Manuel E. Acacio , Jose Gonzalez , Jose M. Garcia , Jose Duato, A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.16 n.1, p.67-79, January 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/TPDS.2005.4", 
            "DOIname": "10.1109/TPDS.2005.4", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1038198"
        }, 
        {
            "ArticleName": "Guoteng Pan , Qiang Dou , Lunguo Xie, A two-level directory organization solution for CC-NUMA systems, Proceedings of the 7th international conference on Algorithms and architectures for parallel processing, June 11-14, 2007, Hangzhou, China", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1769132"
        }, 
        {
            "ArticleName": "Joan J. Valls , Alberto Ros , Julio Sahuquillo , Mar\u00eda E. G\u00f3mez, PS directory: a scalable multilevel directory cache for CMPs, The Journal of Supercomputing, v.71 n.8, p.2847-2876, August 2015", 
            "DOIhref": "https://dx.doi.org/10.1007/s11227-014-1332-5", 
            "DOIname": "10.1007/s11227-014-1332-5", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2812718"
        }, 
        {
            "ArticleName": "L. Zhang et al., \"Highly efficient synchronization based on active memory operations,\" in Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International, April 2004, pp. 58-."
        }, 
        {
            "ArticleName": "Jung Ho Ahn , Mattan Erez , William J. Dally, Scatter-Add in Data Parallel Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.132-142, February 12-16, 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2005.30", 
            "DOIname": "10.1109/HPCA.2005.30", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1043410"
        }, 
        {
            "ArticleName": "Henry Hoffmann , David Wentzlaff , Anant Agarwal, Remote store programming: a memory model for embedded multicore, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-11515-8_3", 
            "DOIname": "10.1007/978-3-642-11515-8_3", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2174829"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Georgia Institute of Technology", 
            "Name": "Chiachen Chou"
        }, 
        {
            "Affiliation": "NVIDIA", 
            "Name": "Aamer Jaleel"
        }, 
        {
            "Affiliation": "Georgia Institute of Technology", 
            "Name": "Moinuddin K. Qureshi"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3195680&preflayout=flat"
}