--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml debug_processor_toplevel.twx debug_processor_toplevel.ncd
-o debug_processor_toplevel.twr debug_processor_toplevel.pcf

Design file:              debug_processor_toplevel.ncd
Physical constraint file: debug_processor_toplevel.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
30 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! dataBus<0>                        SLICE_X18Y38.X    SLICE_X27Y43.G2  !
 ! UKM901_1/alunit/alop<1>           SLICE_X28Y49.X    SLICE_X28Y47.F1  !
 ! UKM901_1/alunit/alop<2>           SLICE_X30Y47.X    SLICE_X26Y43.G2  !
 ! UKM901_1/alunit/alop<3>           SLICE_X27Y46.X    SLICE_X26Y43.F3  !
 ! UKM901_1/alunit/alop<4>           SLICE_X26Y42.X    SLICE_X22Y41.G3  !
 ! UKM901_1/alunit/alop<5>           SLICE_X22Y40.X    SLICE_X22Y41.F1  !
 ! UKM901_1/alunit/alop<6>           SLICE_X20Y46.X    SLICE_X19Y45.G1  !
 ! UKM901_1/alunit/alop<7>           SLICE_X18Y48.X    SLICE_X19Y45.F1  !
 ! UKM901_1/alunit/alop<8>           SLICE_X19Y44.X    SLICE_X16Y48.G2  !
 ! UKM901_1/alunit/alop<9>           SLICE_X17Y48.X    SLICE_X16Y48.F3  !
 ! UKM901_1/alunit/alop<10>          SLICE_X17Y49.X    SLICE_X20Y48.G2  !
 ! UKM901_1/alunit/alop<11>          SLICE_X24Y49.X    SLICE_X20Y48.F4  !
 ! UKM901_1/alunit/alop<12>          SLICE_X21Y48.X    SLICE_X22Y50.G2  !
 ! UKM901_1/alunit/alop<13>          SLICE_X22Y53.X    SLICE_X22Y50.F2  !
 ! UKM901_1/alunit/alop<14>          SLICE_X23Y51.X    SLICE_X23Y50.G1  !
 ! UKM901_1/alunit/alop<15>          SLICE_X24Y51.X    SLICE_X23Y50.F3  !
 ! UKM901_1/alunit/AdderBin<14>      SLICE_X23Y54.Y    SLICE_X22Y48.F3  !
 ! UKM901_1/alunit/AdderBin<13>      SLICE_X27Y50.Y    SLICE_X22Y48.G4  !
 ! UKM901_1/alunit/AdderBin<12>      SLICE_X21Y49.Y    SLICE_X18Y45.F4  !
 ! UKM901_1/alunit/AdderBin<11>      SLICE_X24Y48.Y    SLICE_X18Y45.G2  !
 ! UKM901_1/alunit/AdderBin<10>      SLICE_X18Y44.Y    SLICE_X18Y44.F4  !
 ! UKM901_1/alunit/AdderBin<9>       SLICE_X16Y53.Y    SLICE_X22Y37.F1  !
 ! UKM901_1/alunit/AdderBin<8>       SLICE_X17Y42.Y    SLICE_X22Y37.G2  !
 ! UKM901_1/alunit/AdderBin<7>       SLICE_X19Y48.Y    SLICE_X22Y36.F3  !
 ! UKM901_1/alunit/AdderBin<6>       SLICE_X18Y47.Y    SLICE_X22Y36.G1  !
 ! UKM901_1/alunit/AdderBin<5>       SLICE_X25Y38.Y    SLICE_X23Y36.F4  !
 ! UKM901_1/alunit/AdderBin<4>       SLICE_X26Y39.Y    SLICE_X23Y36.G2  !
 ! UKM901_1/alunit/AdderBin<3>       SLICE_X29Y46.Y    SLICE_X29Y46.F2  !
 ! UKM901_1/alunit/AdderBin<2>       SLICE_X30Y46.Y    SLICE_X24Y43.F2  !
 ! UKM901_1/alunit/AdderBin<1>       SLICE_X25Y49.Y    SLICE_X24Y43.G2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 966462419489 paths analyzed, 927 endpoints analyzed, 201 failing endpoints
 201 timing errors detected. (201 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 150.169ns.
--------------------------------------------------------------------------------

Paths for end point memory_1/mem/Mram_data1.A (RAMB16_X0Y4.DIA0), 45302939096 paths
--------------------------------------------------------------------------------
Slack (setup path):     -130.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          memory_1/mem/Mram_data1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      150.169ns (Levels of Logic = 145)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to memory_1/mem/Mram_data1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X27Y43.BX      net (fanout=4)        0.700   UKM901_1/control/selB<1>46
    SLICE_X27Y43.F5      Tbxf5                 0.589   UKM901_1/aluBinMux/Mmux_outp_7_f5
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X18Y38.G3      net (fanout=10)       1.253   UKM901_1/aluOutp<0>
    SLICE_X18Y38.Y       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst_SW0
    SLICE_X18Y38.F4      net (fanout=1)        0.023   N106
    SLICE_X18Y38.X       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst
    RAMB16_X0Y4.DIA0     net (fanout=2)        0.908   dataBus<0>
    RAMB16_X0Y4.CLKA     Tbdck                 0.227   memory_1/mem/Mram_data1
                                                       memory_1/mem/Mram_data1.A
    -------------------------------------------------  ---------------------------
    Total                                    150.169ns (115.716ns logic, 34.453ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -130.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          memory_1/mem/Mram_data1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      150.169ns (Levels of Logic = 145)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to memory_1/mem/Mram_data1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X27Y42.BX      net (fanout=4)        0.700   UKM901_1/control/selB<1>46
    SLICE_X27Y42.F5      Tbxf5                 0.589   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_6_f5
    SLICE_X27Y42.FXINA   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_6_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X18Y38.G3      net (fanout=10)       1.253   UKM901_1/aluOutp<0>
    SLICE_X18Y38.Y       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst_SW0
    SLICE_X18Y38.F4      net (fanout=1)        0.023   N106
    SLICE_X18Y38.X       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst
    RAMB16_X0Y4.DIA0     net (fanout=2)        0.908   dataBus<0>
    RAMB16_X0Y4.CLKA     Tbdck                 0.227   memory_1/mem/Mram_data1
                                                       memory_1/mem/Mram_data1.A
    -------------------------------------------------  ---------------------------
    Total                                    150.169ns (115.716ns logic, 34.453ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -130.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          memory_1/mem/Mram_data1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      150.102ns (Levels of Logic = 145)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to memory_1/mem/Mram_data1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X24Y47.F3      net (fanout=4)        0.051   UKM901_1/control/selB<1>46
    SLICE_X24Y47.X       Tilo                  0.759   N110
                                                       UKM901_1/selB<3>_SW0_SW0
    SLICE_X23Y42.G3      net (fanout=1)        0.593   N110
    SLICE_X23Y42.Y       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>_SW0
    SLICE_X23Y42.F3      net (fanout=1)        0.023   UKM901_1/selB<3>_SW0/O
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X18Y38.G3      net (fanout=10)       1.253   UKM901_1/aluOutp<0>
    SLICE_X18Y38.Y       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst_SW0
    SLICE_X18Y38.F4      net (fanout=1)        0.023   N106
    SLICE_X18Y38.X       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst
    RAMB16_X0Y4.DIA0     net (fanout=2)        0.908   dataBus<0>
    RAMB16_X0Y4.CLKA     Tbdck                 0.227   memory_1/mem/Mram_data1
                                                       memory_1/mem/Mram_data1.A
    -------------------------------------------------  ---------------------------
    Total                                    150.102ns (116.069ns logic, 34.033ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point debug_module_inst/led_state_0 (SLICE_X18Y38.F4), 45302939087 paths
--------------------------------------------------------------------------------
Slack (setup path):     -129.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          debug_module_inst/led_state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      149.167ns (Levels of Logic = 145)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to debug_module_inst/led_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X27Y43.BX      net (fanout=4)        0.700   UKM901_1/control/selB<1>46
    SLICE_X27Y43.F5      Tbxf5                 0.589   UKM901_1/aluBinMux/Mmux_outp_7_f5
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X18Y38.G3      net (fanout=10)       1.253   UKM901_1/aluOutp<0>
    SLICE_X18Y38.Y       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst_SW0
    SLICE_X18Y38.F4      net (fanout=1)        0.023   N106
    SLICE_X18Y38.CLK     Tfck                  0.892   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst
                                                       debug_module_inst/led_state_0
    -------------------------------------------------  ---------------------------
    Total                                    149.167ns (115.622ns logic, 33.545ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -129.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          debug_module_inst/led_state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      149.167ns (Levels of Logic = 145)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to debug_module_inst/led_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X27Y42.BX      net (fanout=4)        0.700   UKM901_1/control/selB<1>46
    SLICE_X27Y42.F5      Tbxf5                 0.589   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_6_f5
    SLICE_X27Y42.FXINA   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_6_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X18Y38.G3      net (fanout=10)       1.253   UKM901_1/aluOutp<0>
    SLICE_X18Y38.Y       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst_SW0
    SLICE_X18Y38.F4      net (fanout=1)        0.023   N106
    SLICE_X18Y38.CLK     Tfck                  0.892   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst
                                                       debug_module_inst/led_state_0
    -------------------------------------------------  ---------------------------
    Total                                    149.167ns (115.622ns logic, 33.545ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -129.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/PSW/q_0 (FF)
  Destination:          debug_module_inst/led_state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      149.078ns (Levels of Logic = 145)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.035ns (0.087 - 0.122)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/PSW/q_0 to debug_module_inst/led_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.XQ      Tcko                  0.591   UKM901_1/PSW/q<0>
                                                       UKM901_1/PSW/q_0
    SLICE_X24Y44.G4      net (fanout=2)        1.253   UKM901_1/PSW/q<0>
    SLICE_X24Y44.Y       Tilo                  0.759   UKM901_1/control/N10
                                                       UKM901_1/control/selB<1>9
    SLICE_X24Y44.F4      net (fanout=3)        0.065   UKM901_1/control/ALUFunc<2>2119
    SLICE_X24Y44.X       Tilo                  0.759   UKM901_1/control/N10
                                                       UKM901_1/control/ALUFunc<2>21
    SLICE_X26Y41.F4      net (fanout=13)       0.929   UKM901_1/control/N10
    SLICE_X26Y41.X       Tilo                  0.759   UKM901_1/control/selB<0>30
                                                       UKM901_1/control/selB<0>30_1
    SLICE_X27Y43.G4      net (fanout=2)        0.321   UKM901_1/control/selB<0>30
    SLICE_X27Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f5
                                                       UKM901_1/aluBinMux/Mmux_outp_9
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X18Y38.G3      net (fanout=10)       1.253   UKM901_1/aluOutp<0>
    SLICE_X18Y38.Y       Tilo                  0.759   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst_SW0
    SLICE_X18Y38.F4      net (fanout=1)        0.023   N106
    SLICE_X18Y38.CLK     Tfck                  0.892   debug_module_inst/led_state<0>
                                                       dataBus<0>LogicTrst
                                                       debug_module_inst/led_state_0
    -------------------------------------------------  ---------------------------
    Total                                    149.078ns (115.908ns logic, 33.170ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point UKM901_1/IFLAGREG/q_0 (SLICE_X33Y53.G1), 45302939080 paths
--------------------------------------------------------------------------------
Slack (setup path):     -128.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          UKM901_1/IFLAGREG/q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      148.817ns (Levels of Logic = 144)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to UKM901_1/IFLAGREG/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X27Y43.BX      net (fanout=4)        0.700   UKM901_1/control/selB<1>46
    SLICE_X27Y43.F5      Tbxf5                 0.589   UKM901_1/aluBinMux/Mmux_outp_7_f5
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X33Y53.G1      net (fanout=10)       1.740   UKM901_1/aluOutp<0>
    SLICE_X33Y53.CLK     Tgck                  0.837   UKM901_1/IFLAGREG/q<1>
                                                       UKM901_1/intMux/outp<0>1
                                                       UKM901_1/IFLAGREG/q_0
    -------------------------------------------------  ---------------------------
    Total                                    148.817ns (114.808ns logic, 34.009ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -128.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          UKM901_1/IFLAGREG/q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      148.817ns (Levels of Logic = 144)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to UKM901_1/IFLAGREG/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X27Y42.BX      net (fanout=4)        0.700   UKM901_1/control/selB<1>46
    SLICE_X27Y42.F5      Tbxf5                 0.589   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_6_f5
    SLICE_X27Y42.FXINA   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_6_f5
    SLICE_X27Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f6
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.F2      net (fanout=1)        0.387   UKM901_1/aluBinMux/Mmux_outp_5_f6
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X33Y53.G1      net (fanout=10)       1.740   UKM901_1/aluOutp<0>
    SLICE_X33Y53.CLK     Tgck                  0.837   UKM901_1/IFLAGREG/q<1>
                                                       UKM901_1/intMux/outp<0>1
                                                       UKM901_1/IFLAGREG/q_0
    -------------------------------------------------  ---------------------------
    Total                                    148.817ns (114.808ns logic, 34.009ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -128.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UKM901_1/control/state_FSM_FFd12 (FF)
  Destination:          UKM901_1/IFLAGREG/q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      148.750ns (Levels of Logic = 144)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UKM901_1/control/state_FSM_FFd12 to UKM901_1/IFLAGREG/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.XQ      Tcko                  0.591   UKM901_1/control/state_FSM_FFd12
                                                       UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.G4      net (fanout=4)        1.257   UKM901_1/control/state_FSM_FFd12
    SLICE_X26Y40.Y       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/enSP1_SW0
    SLICE_X26Y40.F4      net (fanout=2)        0.024   N2
    SLICE_X26Y40.X       Tilo                  0.759   UKM901_1/control/N5
                                                       UKM901_1/control/selB<0>1
    SLICE_X24Y47.G3      net (fanout=7)        0.962   UKM901_1/control/N5
    SLICE_X24Y47.Y       Tilo                  0.759   N110
                                                       UKM901_1/control/selB<1>46_1
    SLICE_X24Y47.F3      net (fanout=4)        0.051   UKM901_1/control/selB<1>46
    SLICE_X24Y47.X       Tilo                  0.759   N110
                                                       UKM901_1/selB<3>_SW0_SW0
    SLICE_X23Y42.G3      net (fanout=1)        0.593   N110
    SLICE_X23Y42.Y       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>_SW0
    SLICE_X23Y42.F3      net (fanout=1)        0.023   UKM901_1/selB<3>_SW0/O
    SLICE_X23Y42.X       Tilo                  0.704   UKM901_1/aluBin<0>
                                                       UKM901_1/selB<3>
    SLICE_X24Y42.G3      net (fanout=3)        0.383   UKM901_1/aluBin<0>
    SLICE_X24Y42.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1
    SLICE_X24Y42.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<0>
    SLICE_X24Y42.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<1>
                                                       UKM901_1/alunit/FullAdder/FA0/cout1
    SLICE_X24Y43.G1      net (fanout=2)        0.143   UKM901_1/alunit/FullAdder/c<1>
    SLICE_X24Y43.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA1/cout1
    SLICE_X24Y43.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<2>
    SLICE_X24Y43.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<3>
                                                       UKM901_1/alunit/FullAdder/FA2/cout1
    SLICE_X29Y46.F3      net (fanout=2)        0.578   UKM901_1/alunit/FullAdder/c<3>
    SLICE_X29Y46.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/FullAdder/FA3/cout1
    SLICE_X23Y36.G3      net (fanout=2)        1.018   UKM901_1/alunit/FullAdder/c<4>
    SLICE_X23Y36.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA4/cout1
    SLICE_X23Y36.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<5>
    SLICE_X23Y36.X       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<6>
                                                       UKM901_1/alunit/FullAdder/FA5/cout1
    SLICE_X22Y36.G3      net (fanout=2)        0.036   UKM901_1/alunit/FullAdder/c<6>
    SLICE_X22Y36.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA6/cout1
    SLICE_X22Y36.F4      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<7>
    SLICE_X22Y36.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<8>
                                                       UKM901_1/alunit/FullAdder/FA7/cout1
    SLICE_X22Y37.G1      net (fanout=2)        0.137   UKM901_1/alunit/FullAdder/c<8>
    SLICE_X22Y37.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA8/cout1
    SLICE_X22Y37.F3      net (fanout=2)        0.024   UKM901_1/alunit/FullAdder/c<9>
    SLICE_X22Y37.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<10>
                                                       UKM901_1/alunit/FullAdder/FA9/cout1
    SLICE_X18Y44.F3      net (fanout=2)        0.821   UKM901_1/alunit/FullAdder/c<10>
    SLICE_X18Y44.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/FullAdder/FA10/cout1
    SLICE_X18Y45.G1      net (fanout=2)        0.124   UKM901_1/alunit/FullAdder/c<11>
    SLICE_X18Y45.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA11/cout1
    SLICE_X18Y45.F3      net (fanout=2)        0.044   UKM901_1/alunit/FullAdder/c<12>
    SLICE_X18Y45.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<13>
                                                       UKM901_1/alunit/FullAdder/FA12/cout1
    SLICE_X22Y48.G3      net (fanout=2)        0.573   UKM901_1/alunit/FullAdder/c<13>
    SLICE_X22Y48.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA13/cout1
    SLICE_X22Y48.F4      net (fanout=2)        0.045   UKM901_1/alunit/FullAdder/c<14>
    SLICE_X22Y48.X       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<15>
                                                       UKM901_1/alunit/FullAdder/FA14/cout1
    SLICE_X22Y49.F1      net (fanout=3)        0.120   UKM901_1/alunit/FullAdder/c<15>
    SLICE_X22Y49.X       Tilo                  0.759   UKM901_1/alunit/opAdder<15>
                                                       UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1
    SLICE_X24Y51.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<15>
    SLICE_X24Y51.X       Tif5x                 1.152   UKM901_1/alunit/alop<15>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_36
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5
    SLICE_X23Y50.G3      net (fanout=3)        0.380   UKM901_1/alunit/alop<15>
    SLICE_X23Y50.Y       Tilo                  0.704   UKM901_1/SP/q<15>
                                                       UKM901_1/alunit/logicshifter/unsignedA<14>1
    SLICE_X22Y51.F2      net (fanout=10)       0.088   UKM901_1/aluOutp<14>
    SLICE_X22Y51.X       Tilo                  0.759   N102
                                                       dataBus<14>LogicTrst_SW0
    SLICE_X22Y55.G3      net (fanout=1)        0.272   N102
    SLICE_X22Y55.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       dataBus<14>LogicTrst
    SLICE_X22Y55.F3      net (fanout=2)        0.024   dataBus<14>
    SLICE_X22Y55.X       Tilo                  0.759   debug_module_inst/led_toggle_en<6>
                                                       UKM901_1/selB<1>21
    SLICE_X22Y54.G2      net (fanout=1)        0.110   UKM901_1/selB<1>3
    SLICE_X22Y54.X       Tif5x                 1.152   UKM901_1/aluBin<14>
                                                       UKM901_1/aluBinMux/Mmux_outp_42
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_1
    SLICE_X23Y54.G4      net (fanout=3)        0.039   UKM901_1/aluBin<14>
    SLICE_X23Y54.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<14>1
    SLICE_X23Y54.F3      net (fanout=2)        0.038   UKM901_1/alunit/AdderBin<14>
    SLICE_X23Y54.X       Tilo                  0.704   UKM901_1/alunit/opAdder<14>
                                                       UKM901_1/alunit/FullAdder/FA14/Mxor_C_xo<0>1
    SLICE_X23Y51.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<14>
    SLICE_X23Y51.X       Tif5x                 1.025   UKM901_1/alunit/alop<14>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_35
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4
    SLICE_X22Y50.F4      net (fanout=3)        0.067   UKM901_1/alunit/alop<14>
    SLICE_X22Y50.X       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<13>1
    SLICE_X22Y51.G1      net (fanout=10)       0.167   UKM901_1/aluOutp<13>
    SLICE_X22Y51.Y       Tilo                  0.759   N102
                                                       dataBus<13>LogicTrst_SW0
    SLICE_X26Y51.G3      net (fanout=1)        0.307   N104
    SLICE_X26Y51.Y       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       dataBus<13>LogicTrst
    SLICE_X26Y51.F3      net (fanout=2)        0.024   dataBus<13>
    SLICE_X26Y51.X       Tilo                  0.759   debug_module_inst/led_toggle_en<5>
                                                       UKM901_1/selB<1>11
    SLICE_X26Y50.G2      net (fanout=1)        0.110   UKM901_1/selB<1>2
    SLICE_X26Y50.X       Tif5x                 1.152   UKM901_1/aluBin<13>
                                                       UKM901_1/aluBinMux/Mmux_outp_41
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5_0
    SLICE_X27Y50.G4      net (fanout=3)        0.066   UKM901_1/aluBin<13>
    SLICE_X27Y50.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<13>1
    SLICE_X27Y50.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<13>
    SLICE_X27Y50.X       Tilo                  0.704   UKM901_1/alunit/opAdder<13>
                                                       UKM901_1/alunit/FullAdder/FA13/Mxor_C_xo<0>1
    SLICE_X22Y53.F3      net (fanout=1)        0.563   UKM901_1/alunit/opAdder<13>
    SLICE_X22Y53.X       Tif5x                 1.152   UKM901_1/alunit/alop<13>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_34
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3
    SLICE_X22Y50.G3      net (fanout=3)        0.300   UKM901_1/alunit/alop<13>
    SLICE_X22Y50.Y       Tilo                  0.759   UKM901_1/SP/q<13>
                                                       UKM901_1/alunit/logicshifter/unsignedA<12>1
    SLICE_X23Y53.F3      net (fanout=10)       0.326   UKM901_1/aluOutp<12>
    SLICE_X23Y53.X       Tif5x                 1.025   debug_module_inst/led_toggle_en<4>
                                                       dataBus<12>LogicTrst1
                                                       dataBus<12>LogicTrst_f5
    SLICE_X22Y52.F4      net (fanout=2)        0.024   dataBus<12>
    SLICE_X22Y52.X       Tilo                  0.759   UKM901_1/selB<1>1
                                                       UKM901_1/selB<1>1
    SLICE_X23Y52.G4      net (fanout=1)        0.024   UKM901_1/selB<1>1
    SLICE_X23Y52.X       Tif5x                 1.025   UKM901_1/aluBin<12>
                                                       UKM901_1/aluBinMux/Mmux_outp_4
                                                       UKM901_1/aluBinMux/Mmux_outp_2_f5
    SLICE_X21Y49.G4      net (fanout=3)        0.610   UKM901_1/aluBin<12>
    SLICE_X21Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<12>1
    SLICE_X21Y49.F4      net (fanout=2)        0.045   UKM901_1/alunit/AdderBin<12>
    SLICE_X21Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<12>
                                                       UKM901_1/alunit/FullAdder/FA12/Mxor_C_xo<0>1
    SLICE_X21Y48.F1      net (fanout=1)        0.156   UKM901_1/alunit/opAdder<12>
    SLICE_X21Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<12>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_33
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2
    SLICE_X20Y48.F3      net (fanout=3)        0.065   UKM901_1/alunit/alop<12>
    SLICE_X20Y48.X       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<11>1
    SLICE_X20Y49.F1      net (fanout=10)       0.128   UKM901_1/aluOutp<11>
    SLICE_X20Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<3>
                                                       dataBus<11>LogicTrst1
                                                       dataBus<11>LogicTrst_f5
    SLICE_X25Y53.G3      net (fanout=2)        0.598   dataBus<11>
    SLICE_X25Y53.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f52
                                                       UKM901_1/aluBinMux/Mmux_outp_92
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_1
    SLICE_X25Y52.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f52
    SLICE_X25Y52.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f62
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_1
    SLICE_X25Y48.G3      net (fanout=1)        0.306   UKM901_1/aluBinMux/Mmux_outp_5_f62
    SLICE_X25Y48.Y       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>2
    SLICE_X24Y48.G2      net (fanout=3)        0.151   UKM901_1/aluBin<11>
    SLICE_X24Y48.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<11>1
    SLICE_X24Y48.F4      net (fanout=2)        0.030   UKM901_1/alunit/AdderBin<11>
    SLICE_X24Y48.X       Tilo                  0.759   UKM901_1/alunit/opAdder<11>
                                                       UKM901_1/alunit/FullAdder/FA11/Mxor_C_xo<0>1
    SLICE_X24Y49.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<11>
    SLICE_X24Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<11>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_32
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1
    SLICE_X20Y48.G4      net (fanout=3)        0.405   UKM901_1/alunit/alop<11>
    SLICE_X20Y48.Y       Tilo                  0.759   UKM901_1/SP/q<11>
                                                       UKM901_1/alunit/logicshifter/unsignedA<10>1
    SLICE_X16Y46.F3      net (fanout=10)       0.596   UKM901_1/aluOutp<10>
    SLICE_X16Y46.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<2>
                                                       dataBus<10>LogicTrst1
                                                       dataBus<10>LogicTrst_f5
    SLICE_X17Y47.G4      net (fanout=2)        0.026   dataBus<10>
    SLICE_X17Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f51
                                                       UKM901_1/aluBinMux/Mmux_outp_91
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_0
    SLICE_X17Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f51
    SLICE_X17Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f61
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_0
    SLICE_X16Y42.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f61
    SLICE_X16Y42.X       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>1
    SLICE_X18Y44.G1      net (fanout=3)        0.665   UKM901_1/aluBin<10>
    SLICE_X18Y44.Y       Tilo                  0.759   UKM901_1/alunit/FullAdder/c<11>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<10>1
    SLICE_X16Y45.F4      net (fanout=2)        0.326   UKM901_1/alunit/AdderBin<10>
    SLICE_X16Y45.X       Tilo                  0.759   UKM901_1/alunit/opAdder<10>
                                                       UKM901_1/alunit/FullAdder/FA10/Mxor_C_xo<0>1
    SLICE_X17Y49.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<10>
    SLICE_X17Y49.X       Tif5x                 1.025   UKM901_1/alunit/alop<10>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_31
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0
    SLICE_X16Y48.F4      net (fanout=3)        0.056   UKM901_1/alunit/alop<10>
    SLICE_X16Y48.X       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<9>1
    SLICE_X16Y49.F1      net (fanout=10)       0.156   UKM901_1/aluOutp<9>
    SLICE_X16Y49.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<1>
                                                       dataBus<9>LogicTrst1
                                                       dataBus<9>LogicTrst_f5
    SLICE_X17Y57.G4      net (fanout=2)        0.530   dataBus<9>
    SLICE_X17Y57.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f511
                                                       UKM901_1/aluBinMux/Mmux_outp_915
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_10
    SLICE_X17Y56.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f511
    SLICE_X17Y56.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f611
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_10
    SLICE_X16Y52.F3      net (fanout=1)        0.273   UKM901_1/aluBinMux/Mmux_outp_5_f611
    SLICE_X16Y52.X       Tilo                  0.759   UKM901_1/aluBin<9>
                                                       UKM901_1/selB<3>11
    SLICE_X16Y53.G1      net (fanout=3)        0.137   UKM901_1/aluBin<9>
    SLICE_X16Y53.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<9>1
    SLICE_X16Y53.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<9>
    SLICE_X16Y53.X       Tilo                  0.759   UKM901_1/alunit/opAdder<9>
                                                       UKM901_1/alunit/FullAdder/FA9/Mxor_C_xo<0>1
    SLICE_X17Y48.F2      net (fanout=1)        0.351   UKM901_1/alunit/opAdder<9>
    SLICE_X17Y48.X       Tif5x                 1.025   UKM901_1/alunit/alop<9>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_315
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14
    SLICE_X16Y48.G3      net (fanout=3)        0.068   UKM901_1/alunit/alop<9>
    SLICE_X16Y48.Y       Tilo                  0.759   UKM901_1/SP/q<9>
                                                       UKM901_1/alunit/logicshifter/unsignedA<8>1
    SLICE_X16Y44.F4      net (fanout=10)       0.316   UKM901_1/aluOutp<8>
    SLICE_X16Y44.X       Tif5x                 1.152   debug_module_inst/led_toggle_en<0>
                                                       dataBus<8>LogicTrst1
                                                       dataBus<8>LogicTrst_f5
    SLICE_X17Y45.G4      net (fanout=2)        0.026   dataBus<8>
    SLICE_X17Y45.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f510
                                                       UKM901_1/aluBinMux/Mmux_outp_914
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_9
    SLICE_X17Y44.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f510
    SLICE_X17Y44.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f610
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_9
    SLICE_X16Y42.G3      net (fanout=1)        0.268   UKM901_1/aluBinMux/Mmux_outp_5_f610
    SLICE_X16Y42.Y       Tilo                  0.759   UKM901_1/aluBin<10>
                                                       UKM901_1/selB<3>10
    SLICE_X17Y42.G1      net (fanout=3)        0.216   UKM901_1/aluBin<8>
    SLICE_X17Y42.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<8>1
    SLICE_X17Y42.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<8>
    SLICE_X17Y42.X       Tilo                  0.704   UKM901_1/alunit/opAdder<8>
                                                       UKM901_1/alunit/FullAdder/FA8/Mxor_C_xo<0>1
    SLICE_X19Y44.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<8>
    SLICE_X19Y44.X       Tif5x                 1.025   UKM901_1/alunit/alop<8>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_314
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13
    SLICE_X19Y45.F2      net (fanout=3)        0.143   UKM901_1/alunit/alop<8>
    SLICE_X19Y45.X       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<7>1
    SLICE_X18Y52.F3      net (fanout=10)       0.552   UKM901_1/aluOutp<7>
    SLICE_X18Y52.X       Tilo                  0.759   N86
                                                       dataBus<7>LogicTrst_SW0
    SLICE_X18Y53.F1      net (fanout=1)        0.119   N86
    SLICE_X18Y53.X       Tilo                  0.759   debug_module_inst/led_state<7>
                                                       dataBus<7>LogicTrst
    SLICE_X19Y55.G4      net (fanout=2)        0.315   dataBus<7>
    SLICE_X19Y55.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f59
                                                       UKM901_1/aluBinMux/Mmux_outp_913
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_8
    SLICE_X19Y54.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f59
    SLICE_X19Y54.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f69
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_8
    SLICE_X18Y46.F4      net (fanout=1)        0.527   UKM901_1/aluBinMux/Mmux_outp_5_f69
    SLICE_X18Y46.X       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>9
    SLICE_X19Y48.G4      net (fanout=3)        0.307   UKM901_1/aluBin<7>
    SLICE_X19Y48.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<7>1
    SLICE_X19Y48.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<7>
    SLICE_X19Y48.X       Tilo                  0.704   UKM901_1/alunit/opAdder<7>
                                                       UKM901_1/alunit/FullAdder/FA7/Mxor_C_xo<0>1
    SLICE_X18Y48.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<7>
    SLICE_X18Y48.X       Tif5x                 1.152   UKM901_1/alunit/alop<7>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_313
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12
    SLICE_X19Y45.G4      net (fanout=3)        0.310   UKM901_1/alunit/alop<7>
    SLICE_X19Y45.Y       Tilo                  0.704   UKM901_1/SP/q<7>
                                                       UKM901_1/alunit/logicshifter/unsignedA<6>1
    SLICE_X18Y51.G3      net (fanout=10)       0.597   UKM901_1/aluOutp<6>
    SLICE_X18Y51.Y       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst_SW0
    SLICE_X18Y51.F3      net (fanout=1)        0.023   N88
    SLICE_X18Y51.X       Tilo                  0.759   debug_module_inst/led_state<6>
                                                       dataBus<6>LogicTrst
    SLICE_X19Y51.G3      net (fanout=2)        0.057   dataBus<6>
    SLICE_X19Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f58
                                                       UKM901_1/aluBinMux/Mmux_outp_912
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_7
    SLICE_X19Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f58
    SLICE_X19Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f68
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_7
    SLICE_X18Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f68
    SLICE_X18Y46.Y       Tilo                  0.759   UKM901_1/aluBin<7>
                                                       UKM901_1/selB<3>8
    SLICE_X18Y47.G4      net (fanout=3)        0.101   UKM901_1/aluBin<6>
    SLICE_X18Y47.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<6>1
    SLICE_X18Y47.F3      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<6>
    SLICE_X18Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<6>
                                                       UKM901_1/alunit/FullAdder/FA6/Mxor_C_xo<0>1
    SLICE_X20Y46.F3      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<6>
    SLICE_X20Y46.X       Tif5x                 1.152   UKM901_1/alunit/alop<6>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_312
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11
    SLICE_X22Y41.F3      net (fanout=3)        0.624   UKM901_1/alunit/alop<6>
    SLICE_X22Y41.X       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<5>1
    SLICE_X24Y40.G3      net (fanout=10)       0.390   UKM901_1/aluOutp<5>
    SLICE_X24Y40.Y       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst_SW0
    SLICE_X24Y40.F4      net (fanout=1)        0.023   N90
    SLICE_X24Y40.X       Tilo                  0.759   debug_module_inst/led_state<5>
                                                       dataBus<5>LogicTrst
    SLICE_X25Y41.G4      net (fanout=2)        0.026   dataBus<5>
    SLICE_X25Y41.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f57
                                                       UKM901_1/aluBinMux/Mmux_outp_911
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_6
    SLICE_X25Y40.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f57
    SLICE_X25Y40.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f67
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_6
    SLICE_X24Y38.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f67
    SLICE_X24Y38.X       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>7
    SLICE_X25Y38.G4      net (fanout=3)        0.045   UKM901_1/aluBin<5>
    SLICE_X25Y38.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<5>1
    SLICE_X25Y38.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<5>
    SLICE_X25Y38.X       Tilo                  0.704   UKM901_1/alunit/opAdder<5>
                                                       UKM901_1/alunit/FullAdder/FA5/Mxor_C_xo<0>1
    SLICE_X22Y40.F4      net (fanout=1)        0.349   UKM901_1/alunit/opAdder<5>
    SLICE_X22Y40.X       Tif5x                 1.152   UKM901_1/alunit/alop<5>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_311
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10
    SLICE_X22Y41.G1      net (fanout=3)        0.165   UKM901_1/alunit/alop<5>
    SLICE_X22Y41.Y       Tilo                  0.759   UKM901_1/SP/q<5>
                                                       UKM901_1/alunit/logicshifter/unsignedA<4>1
    SLICE_X26Y46.G4      net (fanout=10)       0.675   UKM901_1/aluOutp<4>
    SLICE_X26Y46.Y       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst_SW0
    SLICE_X26Y46.F4      net (fanout=1)        0.023   N92
    SLICE_X26Y46.X       Tilo                  0.759   debug_module_inst/led_state<4>
                                                       dataBus<4>LogicTrst
    SLICE_X25Y43.G4      net (fanout=2)        0.591   dataBus<4>
    SLICE_X25Y43.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f56
                                                       UKM901_1/aluBinMux/Mmux_outp_910
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_5
    SLICE_X25Y42.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f56
    SLICE_X25Y42.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f66
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_5
    SLICE_X24Y38.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f66
    SLICE_X24Y38.Y       Tilo                  0.759   UKM901_1/aluBin<5>
                                                       UKM901_1/selB<3>6
    SLICE_X26Y39.G3      net (fanout=3)        0.360   UKM901_1/aluBin<4>
    SLICE_X26Y39.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<4>1
    SLICE_X26Y39.F3      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<4>
    SLICE_X26Y39.X       Tilo                  0.759   UKM901_1/alunit/opAdder<4>
                                                       UKM901_1/alunit/FullAdder/FA4/Mxor_C_xo<0>1
    SLICE_X26Y42.F4      net (fanout=1)        0.273   UKM901_1/alunit/opAdder<4>
    SLICE_X26Y42.X       Tif5x                 1.152   UKM901_1/alunit/alop<4>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_310
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9
    SLICE_X26Y43.F1      net (fanout=3)        0.141   UKM901_1/alunit/alop<4>
    SLICE_X26Y43.X       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<3>1
    SLICE_X28Y48.G3      net (fanout=10)       0.652   UKM901_1/aluOutp<3>
    SLICE_X28Y48.Y       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst_SW0
    SLICE_X28Y48.F4      net (fanout=1)        0.023   N94
    SLICE_X28Y48.X       Tilo                  0.759   debug_module_inst/led_state<3>
                                                       dataBus<3>LogicTrst
    SLICE_X29Y49.G4      net (fanout=2)        0.025   dataBus<3>
    SLICE_X29Y49.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f55
                                                       UKM901_1/aluBinMux/Mmux_outp_99
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_4
    SLICE_X29Y48.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f55
    SLICE_X29Y48.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f65
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_4
    SLICE_X28Y46.F3      net (fanout=1)        0.269   UKM901_1/aluBinMux/Mmux_outp_5_f65
    SLICE_X28Y46.X       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>5
    SLICE_X29Y46.G4      net (fanout=3)        0.053   UKM901_1/aluBin<3>
    SLICE_X29Y46.Y       Tilo                  0.704   UKM901_1/alunit/FullAdder/c<4>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<3>1
    SLICE_X26Y47.F4      net (fanout=2)        0.327   UKM901_1/alunit/AdderBin<3>
    SLICE_X26Y47.X       Tilo                  0.759   UKM901_1/alunit/opAdder<3>
                                                       UKM901_1/alunit/FullAdder/FA3/Mxor_C_xo<0>1
    SLICE_X27Y46.F3      net (fanout=1)        0.023   UKM901_1/alunit/opAdder<3>
    SLICE_X27Y46.X       Tif5x                 1.025   UKM901_1/alunit/alop<3>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_39
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8
    SLICE_X26Y43.G3      net (fanout=3)        0.291   UKM901_1/alunit/alop<3>
    SLICE_X26Y43.Y       Tilo                  0.759   UKM901_1/SP/q<3>
                                                       UKM901_1/alunit/logicshifter/unsignedA<2>1
    SLICE_X28Y50.G3      net (fanout=10)       0.816   UKM901_1/aluOutp<2>
    SLICE_X28Y50.Y       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst_SW0
    SLICE_X28Y50.F4      net (fanout=1)        0.023   N96
    SLICE_X28Y50.X       Tilo                  0.759   debug_module_inst/led_state<2>
                                                       dataBus<2>LogicTrst
    SLICE_X29Y51.G4      net (fanout=2)        0.045   dataBus<2>
    SLICE_X29Y51.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f54
                                                       UKM901_1/aluBinMux/Mmux_outp_98
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_3
    SLICE_X29Y50.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f54
    SLICE_X29Y50.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f64
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_3
    SLICE_X28Y46.G3      net (fanout=1)        0.272   UKM901_1/aluBinMux/Mmux_outp_5_f64
    SLICE_X28Y46.Y       Tilo                  0.759   UKM901_1/aluBin<3>
                                                       UKM901_1/selB<3>4
    SLICE_X30Y46.G3      net (fanout=3)        0.409   UKM901_1/aluBin<2>
    SLICE_X30Y46.Y       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<2>1
    SLICE_X30Y46.F4      net (fanout=2)        0.024   UKM901_1/alunit/AdderBin<2>
    SLICE_X30Y46.X       Tilo                  0.759   UKM901_1/alunit/opAdder<2>
                                                       UKM901_1/alunit/FullAdder/FA2/Mxor_C_xo<0>1
    SLICE_X30Y47.F1      net (fanout=1)        0.119   UKM901_1/alunit/opAdder<2>
    SLICE_X30Y47.X       Tif5x                 1.152   UKM901_1/alunit/alop<2>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_38
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7
    SLICE_X28Y47.F4      net (fanout=3)        0.345   UKM901_1/alunit/alop<2>
    SLICE_X28Y47.X       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<1>1
    SLICE_X29Y47.G3      net (fanout=10)       0.120   UKM901_1/aluOutp<1>
    SLICE_X29Y47.Y       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst_SW0
    SLICE_X29Y47.F4      net (fanout=1)        0.023   N98
    SLICE_X29Y47.X       Tilo                  0.704   debug_module_inst/led_state<1>
                                                       dataBus<1>LogicTrst
    SLICE_X25Y47.G3      net (fanout=2)        0.350   dataBus<1>
    SLICE_X25Y47.F5      Tif5                  0.875   UKM901_1/aluBinMux/Mmux_outp_7_f53
                                                       UKM901_1/aluBinMux/Mmux_outp_97
                                                       UKM901_1/aluBinMux/Mmux_outp_7_f5_2
    SLICE_X25Y46.FXINB   net (fanout=1)        0.000   UKM901_1/aluBinMux/Mmux_outp_7_f53
    SLICE_X25Y46.Y       Tif6y                 0.521   UKM901_1/aluBinMux/Mmux_outp_5_f63
                                                       UKM901_1/aluBinMux/Mmux_outp_5_f6_2
    SLICE_X25Y48.F4      net (fanout=1)        0.313   UKM901_1/aluBinMux/Mmux_outp_5_f63
    SLICE_X25Y48.X       Tilo                  0.704   UKM901_1/aluBin<1>
                                                       UKM901_1/selB<3>3
    SLICE_X25Y49.G2      net (fanout=3)        0.083   UKM901_1/aluBin<1>
    SLICE_X25Y49.Y       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/XORBinv/Mxor_C_Result<1>1
    SLICE_X25Y49.F4      net (fanout=2)        0.044   UKM901_1/alunit/AdderBin<1>
    SLICE_X25Y49.X       Tilo                  0.704   UKM901_1/alunit/opAdder<1>
                                                       UKM901_1/alunit/FullAdder/FA1/Mxor_C_xo<0>1
    SLICE_X28Y49.F4      net (fanout=1)        0.314   UKM901_1/alunit/opAdder<1>
    SLICE_X28Y49.X       Tif5x                 1.152   UKM901_1/alunit/alop<1>
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_37
                                                       UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6
    SLICE_X28Y47.G3      net (fanout=3)        0.420   UKM901_1/alunit/alop<1>
    SLICE_X28Y47.Y       Tilo                  0.759   UKM901_1/SP/q<1>
                                                       UKM901_1/alunit/logicshifter/unsignedA<0>1
    SLICE_X33Y53.G1      net (fanout=10)       1.740   UKM901_1/aluOutp<0>
    SLICE_X33Y53.CLK     Tgck                  0.837   UKM901_1/IFLAGREG/q<1>
                                                       UKM901_1/intMux/outp<0>1
                                                       UKM901_1/IFLAGREG/q_0
    -------------------------------------------------  ---------------------------
    Total                                    148.750ns (115.161ns logic, 33.589ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debug_module_inst/rot_btn_del_1 (SLICE_X49Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module_inst/rot_btn_del_0 (FF)
  Destination:          debug_module_inst/rot_btn_del_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debug_module_inst/rot_btn_del_0 to debug_module_inst/rot_btn_del_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y51.YQ      Tcko                  0.470   debug_module_inst/rot_btn_del<1>
                                                       debug_module_inst/rot_btn_del_0
    SLICE_X49Y51.BX      net (fanout=3)        0.405   debug_module_inst/rot_btn_del<0>
    SLICE_X49Y51.CLK     Tckdi       (-Th)    -0.093   debug_module_inst/rot_btn_del<1>
                                                       debug_module_inst/rot_btn_del_1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point UKM901_1/control/state_FSM_FFd50 (SLICE_X23Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UKM901_1/control/state_FSM_FFd52 (FF)
  Destination:          UKM901_1/control/state_FSM_FFd50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UKM901_1/control/state_FSM_FFd52 to UKM901_1/control/state_FSM_FFd50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.YQ      Tcko                  0.470   UKM901_1/control/state_FSM_FFd51
                                                       UKM901_1/control/state_FSM_FFd52
    SLICE_X23Y46.BX      net (fanout=3)        0.447   UKM901_1/control/state_FSM_FFd52
    SLICE_X23Y46.CLK     Tckdi       (-Th)    -0.093   UKM901_1/control/state_FSM_FFd50
                                                       UKM901_1/control/state_FSM_FFd50
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.563ns logic, 0.447ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point UKM901_1/control/state_FSM_FFd52 (SLICE_X23Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UKM901_1/control/state_FSM_FFd51 (FF)
  Destination:          UKM901_1/control/state_FSM_FFd52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UKM901_1/control/state_FSM_FFd51 to UKM901_1/control/state_FSM_FFd52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.XQ      Tcko                  0.473   UKM901_1/control/state_FSM_FFd51
                                                       UKM901_1/control/state_FSM_FFd51
    SLICE_X23Y47.BY      net (fanout=2)        0.420   UKM901_1/control/state_FSM_FFd51
    SLICE_X23Y47.CLK     Tckdi       (-Th)    -0.135   UKM901_1/control/state_FSM_FFd51
                                                       UKM901_1/control/state_FSM_FFd52
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.608ns logic, 0.420ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debug_module_inst/led_toggle_en<2>/SR
  Logical resource: debug_module_inst/led_toggle_en_2/SR
  Location pin: SLICE_X16Y46.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: debug_module_inst/led_toggle_en<2>/SR
  Logical resource: debug_module_inst/led_toggle_en_2/SR
  Location pin: SLICE_X16Y46.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debug_module_inst/led_toggle_en<1>/SR
  Logical resource: debug_module_inst/led_toggle_en_1/SR
  Location pin: SLICE_X16Y49.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  150.169|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 201  Score: 13489142  (Setup/Max: 13489142, Hold: 0)

Constraints cover 966462419489 paths, 0 nets, and 2609 connections

Design statistics:
   Minimum period: 150.169ns{1}   (Maximum frequency:   6.659MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 19 21:45:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



