#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 21 13:31:42 2019
# Process ID: 1016
# Current directory: D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16600 D:\Users\Nathan\Documents\INF1500\Labo\TP\project_2\project_2.xpr
# Log file: D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/vivado.log
# Journal file: D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Documents/INF1500/Labo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_xup_xor2_0_0/DIV_4_5B_xup_xor2_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_ATAD_SPLIT_5_0_0/DIV_4_5B_ATAD_SPLIT_5_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_xlconcat_0_0/DIV_4_5B_xlconcat_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_xup_xor2_0_0/DIV_4_5B_xup_xor2_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_ATAD_SPLIT_5_0_0/DIV_4_5B_ATAD_SPLIT_5_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_xlconcat_0_0/DIV_4_5B_xlconcat_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_DIV_4_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ipshared/a47a/src/DIV_4_5B.v'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'DIV_4_5B_xup_xor2_0_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'mini_UAL_DIV_4_5B_0_0'. Error during subcore creation.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_MUX_1B_0_0/MUX_5B_MUX_1B_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_ATAD_SPLIT_5_0_0/MUX_5B_ATAD_SPLIT_5_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_MUX_1B_0_1/MUX_5B_MUX_1B_0_1.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_MUX_1B_0_2/MUX_5B_MUX_1B_0_2.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_MUX_1B_0_3/MUX_5B_MUX_1B_0_3.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_MUX_1B_0_4/MUX_5B_MUX_1B_0_4.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_xlconcat_0_0/MUX_5B_xlconcat_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_ATAD_SPLIT_5_0_1/MUX_5B_ATAD_SPLIT_5_0_1.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_ATAD_SPLIT_5_0_2/MUX_5B_ATAD_SPLIT_5_0_2.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_ATAD_SPLIT_2_0_0/MUX_5B_ATAD_SPLIT_2_0_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mini_UAL_MUX_5B_0_0' generated file not found 'd:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0/src/MUX_5B_ATAD_SPLIT_5_0_3/MUX_5B_ATAD_SPLIT_5_0_3.xci'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'MUX_5B_MUX_1B_0_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'mini_UAL_MUX_5B_0_0'. Error during subcore creation.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 740.996 ; gain = 113.387
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/MUX_5B.bd}
Adding component instance block -- xilinx.com:user:MUX_1B:1.0 - MUX_1B_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_0
Adding component instance block -- xilinx.com:user:MUX_1B:1.0 - MUX_1B_1
Adding component instance block -- xilinx.com:user:MUX_1B:1.0 - MUX_1B_2
Adding component instance block -- xilinx.com:user:MUX_1B:1.0 - MUX_1B_3
Adding component instance block -- xilinx.com:user:MUX_1B:1.0 - MUX_1B_4
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_2
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_3
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_2:1.0 - ATAD_SPLIT_2_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_1
Successfully read diagram <MUX_5B> from BD file <D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/MUX_5B.bd>
open_bd_design {D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_3
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_1
Adding component instance block -- xilinx.com:user:MIROIR_5B:1.0 - MIROIR_5B_0
Adding component instance block -- xilinx.com:user:DIV_4_5B:1.0 - DIV_4_5B_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_4
Adding component instance block -- xilinx.com:user:full_adder_4B:1.0 - full_adder_4B_0
Adding component instance block -- xilinx.com:user:MUX_5B:1.0 - MUX_5B_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: mini_UAL_MUX_5B_0_0 
Successfully read diagram <mini_UAL> from BD file <D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ui/bd_be801e78.ui> 
current_bd_design [get_bd_designs MUX_5B]
set_property location {-47 1024} [get_bd_ports R1R0]
set_property location {1 92 1021} [get_bd_cells ATAD_SPLIT_2_0]
set_property location {-18 868} [get_bd_ports MIROIR]
save_bd_design
Wrote  : <D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/ui/bd_bf2498dc.ui> 
ipx::package_project -root_dir D:/Users/Nathan/Documents/INF1500/Labo/ip_repo/MUX_5B -vendor xilinx.com -library user -taxonomy /UserIP -module MUX_5B -import_files -force
INFO: [BD 41-1662] The design 'MUX_5B.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/synth/MUX_5B.v
VHDL Output written to : D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/sim/MUX_5B.v
VHDL Output written to : D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/hdl/MUX_5B_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_1B_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_1B_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_1B_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_1B_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_1B_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_1 .
Exporting to file D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/hw_handoff/MUX_5B.hwh
Generated Block Design Tcl file D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/hw_handoff/MUX_5B_bd.tcl
Generated Hardware Definition File D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_5B/synth/MUX_5B.hwdef
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/MUX_5B.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_file sim/MUX_5B.protoinst [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::find_open_core xilinx.com:user:MUX_5B:1.0]]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:MUX_5B:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:MUX_5B:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:MUX_5B:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:MUX_5B:1.0]
update_ip_catalog -rebuild -repo_path d:/Users/Nathan/Documents/INF1500/Labo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Users/Nathan/Documents/INF1500/Labo/ip_repo'
ipx::unload_core d:/Users/Nathan/Documents/INF1500/Labo/ip_repo/MUX_5B/component.xml
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MUX_5B:1.0 [get_ips  mini_UAL_MUX_5B_0_0] -log ip_upgrade.log
Upgrading 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
INFO: [IP_Flow 19-3420] Updated mini_UAL_MUX_5B_0_0 to use current project options
Wrote  : <D:\Users\Nathan\Documents\INF1500\Labo\TP\project_2\project_2.srcs\sources_1\bd\mini_UAL\mini_UAL.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mini_UAL_MUX_5B_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd]
Wrote  : <D:\Users\Nathan\Documents\INF1500\Labo\TP\project_2\project_2.srcs\sources_1\bd\mini_UAL\mini_UAL.bd> 
VHDL Output written to : D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/sim/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIROIR_5B_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block full_adder_4B_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIV_4_5B_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_5B_0 .
Exporting to file D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL.hwh
Generated Block Design Tcl file D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL_bd.tcl
Generated Hardware Definition File D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.121 ; gain = 42.297
catch { config_ip_cache -export [get_ips -all mini_UAL_full_adder_4B_0_0] }
catch { config_ip_cache -export [get_ips -all mini_UAL_DIV_4_5B_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mini_UAL_DIV_4_5B_0_0, cache-ID = 436415f65c2e615f; cache size = 0.402 MB.
catch { [ delete_ip_run [get_ips -all mini_UAL_DIV_4_5B_0_0] ] }
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'mini_UAL_DIV_4_5B_0_0'. Sub-design: 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0_1/mini_UAL_DIV_4_5B_0_0.xci'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.runs/mini_UAL_DIV_4_5B_0_0_synth_1

catch { config_ip_cache -export [get_ips -all mini_UAL_MUX_5B_0_0] }
export_ip_user_files -of_objects [get_files D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd]
launch_runs -jobs 4 {mini_UAL_DIV_4_5B_0_0_synth_1 mini_UAL_full_adder_4B_0_0_synth_1 mini_UAL_MUX_5B_0_0_synth_1}
[Mon Oct 21 13:35:37 2019] Launched mini_UAL_DIV_4_5B_0_0_synth_1, mini_UAL_full_adder_4B_0_0_synth_1, mini_UAL_MUX_5B_0_0_synth_1...
Run output will be captured here:
mini_UAL_DIV_4_5B_0_0_synth_1: D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.runs/mini_UAL_DIV_4_5B_0_0_synth_1/runme.log
mini_UAL_full_adder_4B_0_0_synth_1: D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.runs/mini_UAL_full_adder_4B_0_0_synth_1/runme.log
mini_UAL_MUX_5B_0_0_synth_1: D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.runs/mini_UAL_MUX_5B_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd] -directory D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files -ipstatic_source_dir D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mini_UAL_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mini_UAL_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_0/sim/mini_UAL_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_1/sim/mini_UAL_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_2_0/sim/mini_UAL_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_2_1/sim/mini_UAL_xlconcat_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_0/sim/MIROIR_5B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_1/sim/MIROIR_5B_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_2/sim/MIROIR_5B_xup_xor2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_3/sim/MIROIR_5B_xup_xor2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_4/sim/MIROIR_5B_xup_xor2_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/ipshared/3146/xup_nor5.srcs/sources_1/new/xup_nor5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_nor5_0_0/sim/MIROIR_5B_xup_nor5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_nor5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xlconcat_0_0/sim/MIROIR_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_5/sim/MIROIR_5B_xup_xor2_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_nor5_0_1/sim/MIROIR_5B_xup_nor5_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_nor5_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xlconcat_0_1/sim/MIROIR_5B_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/522b/sim/MIROIR_5B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/sim/mini_UAL_MIROIR_5B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_MIROIR_5B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_3_0/sim/mini_UAL_xlconcat_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_and2_1_1/sim/full_add_1B_xup_and2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_and2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_and2_2_1/sim/full_add_1B_xup_and2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_and2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_or3_0_1/sim/full_add_1B_xup_or3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_or3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_xor2_0_1/sim/full_add_1B_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_xor2_1_1/sim/full_add_1B_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_and2_0_2/sim/full_add_1B_xup_and2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_and2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/ipshared/c12f/sim/full_add_1B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_0_0/sim/full_adder_4B_full_add_1B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_1_0/sim/full_adder_4B_full_add_1B_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_1_1/sim/full_adder_4B_full_add_1B_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_full_add_1B_1_2/sim/full_adder_4B_full_add_1B_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/ipshared/f156/xup_nor4.srcs/sources_1/new/xup_nor4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xup_nor4_0_0/sim/full_adder_4B_xup_nor4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_nor4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xup_xor2_0_0/sim/full_adder_4B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xup_xor2_0_1/sim/full_adder_4B_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xup_xor2_0_2/sim/full_adder_4B_xup_xor2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xup_xor2_0_3/sim/full_adder_4B_xup_xor2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xlconcat_0_0/sim/full_adder_4B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/src/full_adder_4B_xup_xor2_4_0/sim/full_adder_4B_xup_xor2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/6702/sim/full_adder_4B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_full_adder_4B_0_0/sim/mini_UAL_full_adder_4B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_full_adder_4B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0_1/src/DIV_4_5B_xup_xor2_0_0/sim/DIV_4_5B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_5B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0_1/src/DIV_4_5B_xlconcat_0_0/sim/DIV_4_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/a47a/sim/DIV_4_5B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_5B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0_1/sim/mini_UAL_DIV_4_5B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_DIV_4_5B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_and3_0_0/sim/MUX_1B_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_and3_1_0/sim/MUX_1B_xup_and3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_and3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_and3_2_0/sim/MUX_1B_xup_and3_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_and3_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_and3_3_0/sim/MUX_1B_xup_and3_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_and3_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_or4_0_0/sim/MUX_1B_xup_or4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_or4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_inv_0_0/sim/MUX_1B_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/src/MUX_1B_xup_inv_1_0/sim/MUX_1B_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/ipshared/7fab/sim/MUX_1B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_0/sim/MUX_5B_MUX_1B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B_MUX_1B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_1/sim/MUX_5B_MUX_1B_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B_MUX_1B_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_2/sim/MUX_5B_MUX_1B_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B_MUX_1B_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_3/sim/MUX_5B_MUX_1B_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B_MUX_1B_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_MUX_1B_0_4/sim/MUX_5B_MUX_1B_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B_MUX_1B_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_xlconcat_0_0/sim/MUX_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/a612/sim/MUX_5B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/sim/mini_UAL_MUX_5B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_MUX_5B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_wrapper
"xvhdl --incr --relax -prj mini_UAL_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_ATAD_SPLIT_5_0_0/sim/MUX_5B_ATAD_SPLIT_5_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_5B_ATAD_SPLIT_5_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_ATAD_SPLIT_5_0_1/sim/MUX_5B_ATAD_SPLIT_5_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_5B_ATAD_SPLIT_5_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_ATAD_SPLIT_5_0_2/sim/MUX_5B_ATAD_SPLIT_5_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_5B_ATAD_SPLIT_5_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/ipshared/4947/sim/ATAD_SPLIT_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ATAD_SPLIT_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_ATAD_SPLIT_2_0_0/sim/MUX_5B_ATAD_SPLIT_2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_5B_ATAD_SPLIT_2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MUX_5B_0_0_1/src/MUX_5B_ATAD_SPLIT_5_0_3/sim/MUX_5B_ATAD_SPLIT_5_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_5B_ATAD_SPLIT_5_0_3'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Users/Nathan/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ATAD_SPLIT_5 [atad_split_5_default]
Compiling architecture mini_ual_atad_split_5_0_0_arch of entity xil_defaultlib.mini_UAL_ATAD_SPLIT_5_0_0 [mini_ual_atad_split_5_0_0_defaul...]
Compiling architecture mini_ual_atad_split_5_0_1_arch of entity xil_defaultlib.mini_UAL_ATAD_SPLIT_5_0_1 [mini_ual_atad_split_5_0_1_defaul...]
Compiling architecture div_4_5b_atad_split_5_0_0_arch of entity xil_defaultlib.DIV_4_5B_ATAD_SPLIT_5_0_0 [div_4_5b_atad_split_5_0_0_defaul...]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.DIV_4_5B_xlconcat_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.DIV_4_5B_xup_xor2_0_0
Compiling module xil_defaultlib.DIV_4_5B
Compiling module xil_defaultlib.mini_UAL_DIV_4_5B_0_0
Compiling architecture miroir_5b_atad_split_5_0_2_arch of entity xil_defaultlib.MIROIR_5B_ATAD_SPLIT_5_0_2 [miroir_5b_atad_split_5_0_2_defau...]
Compiling architecture miroir_5b_atad_split_5_1_0_arch of entity xil_defaultlib.MIROIR_5B_ATAD_SPLIT_5_1_0 [miroir_5b_atad_split_5_1_0_defau...]
Compiling module xil_defaultlib.MIROIR_5B_xlconcat_0_1
Compiling module xil_defaultlib.xup_nor5
Compiling module xil_defaultlib.MIROIR_5B_xup_nor5_0_1
Compiling module xil_defaultlib.MIROIR_5B_xup_xor2_0_5
Compiling module xil_defaultlib.MIROIR_5B_xup_xor2_0_1
Compiling module xil_defaultlib.MIROIR_5B_xup_xor2_0_2
Compiling module xil_defaultlib.MIROIR_5B_xup_xor2_0_3
Compiling module xil_defaultlib.MIROIR_5B_xup_xor2_0_4
Compiling module xil_defaultlib.MIROIR_5B
Compiling module xil_defaultlib.mini_UAL_MIROIR_5B_0_0
Compiling architecture behavioral of entity xil_defaultlib.ATAD_SPLIT_2 [atad_split_2_default]
Compiling architecture mux_5b_atad_split_2_0_0_arch of entity xil_defaultlib.MUX_5B_ATAD_SPLIT_2_0_0 [mux_5b_atad_split_2_0_0_default]
Compiling architecture mux_5b_atad_split_5_0_0_arch of entity xil_defaultlib.MUX_5B_ATAD_SPLIT_5_0_0 [mux_5b_atad_split_5_0_0_default]
Compiling architecture mux_5b_atad_split_5_0_3_arch of entity xil_defaultlib.MUX_5B_ATAD_SPLIT_5_0_3 [mux_5b_atad_split_5_0_3_default]
Compiling architecture mux_5b_atad_split_5_0_1_arch of entity xil_defaultlib.MUX_5B_ATAD_SPLIT_5_0_1 [mux_5b_atad_split_5_0_1_default]
Compiling architecture mux_5b_atad_split_5_0_2_arch of entity xil_defaultlib.MUX_5B_ATAD_SPLIT_5_0_2 [mux_5b_atad_split_5_0_2_default]
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.MUX_1B_xup_and3_0_0
Compiling module xil_defaultlib.MUX_1B_xup_and3_1_0
Compiling module xil_defaultlib.MUX_1B_xup_and3_2_0
Compiling module xil_defaultlib.MUX_1B_xup_and3_3_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.MUX_1B_xup_inv_0_0
Compiling module xil_defaultlib.MUX_1B_xup_inv_1_0
Compiling module xil_defaultlib.xup_or4
Compiling module xil_defaultlib.MUX_1B_xup_or4_0_0
Compiling module xil_defaultlib.MUX_1B
Compiling module xil_defaultlib.MUX_5B_MUX_1B_0_0
Compiling module xil_defaultlib.MUX_5B_MUX_1B_0_1
Compiling module xil_defaultlib.MUX_5B_MUX_1B_0_2
Compiling module xil_defaultlib.MUX_5B_MUX_1B_0_3
Compiling module xil_defaultlib.MUX_5B_MUX_1B_0_4
Compiling module xil_defaultlib.MUX_5B_xlconcat_0_0
Compiling module xil_defaultlib.MUX_5B
Compiling module xil_defaultlib.mini_UAL_MUX_5B_0_0
Compiling architecture behavioral of entity xil_defaultlib.ATAD_SPLIT_4 [atad_split_4_default]
Compiling architecture full_adder_4b_atad_split_4_0_0_arch of entity xil_defaultlib.full_adder_4B_ATAD_SPLIT_4_0_0 [full_adder_4b_atad_split_4_0_0_d...]
Compiling architecture full_adder_4b_atad_split_4_0_1_arch of entity xil_defaultlib.full_adder_4B_ATAD_SPLIT_4_0_1 [full_adder_4b_atad_split_4_0_1_d...]
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.full_add_1B_xup_and2_0_2
Compiling module xil_defaultlib.full_add_1B_xup_and2_1_1
Compiling module xil_defaultlib.full_add_1B_xup_and2_2_1
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.full_add_1B_xup_or3_0_1
Compiling module xil_defaultlib.full_add_1B_xup_xor2_0_1
Compiling module xil_defaultlib.full_add_1B_xup_xor2_1_1
Compiling module xil_defaultlib.full_add_1B
Compiling module xil_defaultlib.full_adder_4B_full_add_1B_0_0
Compiling module xil_defaultlib.full_adder_4B_full_add_1B_1_0
Compiling module xil_defaultlib.full_adder_4B_full_add_1B_1_1
Compiling module xil_defaultlib.full_adder_4B_full_add_1B_1_2
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.full_adder_4B_xlconcat_0_0
Compiling module xil_defaultlib.xup_nor4
Compiling module xil_defaultlib.full_adder_4B_xup_nor4_0_0
Compiling module xil_defaultlib.full_adder_4B_xup_xor2_0_0
Compiling module xil_defaultlib.full_adder_4B_xup_xor2_0_1
Compiling module xil_defaultlib.full_adder_4B_xup_xor2_0_2
Compiling module xil_defaultlib.full_adder_4B_xup_xor2_0_3
Compiling module xil_defaultlib.full_adder_4B_xup_xor2_4_0
Compiling module xil_defaultlib.full_adder_4B
Compiling module xil_defaultlib.mini_UAL_full_adder_4B_0_0
Compiling module xil_defaultlib.mini_UAL_xlconcat_0_0
Compiling module xil_defaultlib.mini_UAL_xlconcat_0_1
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat_default
Compiling module xil_defaultlib.mini_UAL_xlconcat_2_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.mini_UAL_xlconcat_2_1
Compiling module xil_defaultlib.mini_UAL_xlconcat_3_0
Compiling module xil_defaultlib.mini_UAL_xup_xor2_0_0
Compiling module xil_defaultlib.mini_UAL
Compiling module xil_defaultlib.mini_UAL_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mini_UAL_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [SIM-utils-60] File does not exist:D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/DIV_4_5B/sim/DIV_4_5B.protoinst
WARNING: [SIM-utils-60] File does not exist:D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/DIV_4_5B/sim/DIV_4_5B.protoinst
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mini_UAL_wrapper_behav -key {Behavioral:sim_1:Functional:mini_UAL_wrapper} -tclbatch {mini_UAL_wrapper.tcl} -protoinst "protoinst_files/MIROIR_5B.protoinst" -protoinst "protoinst_files/mini_UAL.protoinst" -protoinst "protoinst_files/MUX_1B.protoinst" -protoinst "protoinst_files/MUX_5B.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MIROIR_5B.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mini_UAL.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MUX_1B.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MUX_5B.protoinst
Time resolution is 1 ps
source mini_UAL_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mini_UAL_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1212.574 ; gain = 31.078
open_bd_design {D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}
open_bd_design {D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_1B/MUX_1B.bd}
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_2
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_3
Adding component instance block -- xilinx.com:xup:xup_or4:1.0 - xup_or4_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Successfully read diagram <MUX_1B> from BD file <D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_1B/MUX_1B.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <D:/Users/Nathan/Documents/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MUX_1B/ui/bd_50955e0.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 13:58:00 2019...
