{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735966327199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735966327209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 10:22:07 2025 " "Processing started: Sat Jan 04 10:22:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735966327209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966327209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off external -c External " "Command: quartus_map --read_settings_files=on --write_settings_files=off external -c External" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966327210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735966327699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735966327699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_mul_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_mul_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_mul_v2 " "Found entity 1: fpu_sp_mul_v2" {  } { { "fpu_sp_mul_v2.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul_v2.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_div " "Found entity 1: fpu_sp_div" {  } { { "fpu_sp_div.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_div.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiply_24.v(15) " "Verilog HDL information at multiply_24.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735966337484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_24.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_24 " "Found entity 1: multiply_24" {  } { { "multiply_24.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/multiply_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_add " "Found entity 1: fpu_sp_add" {  } { { "fpu_sp_add.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_add.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external.v 1 1 " "Found 1 design units, including 1 entities, in source file external.v" { { "Info" "ISGN_ENTITY_NAME" "1 external " "Found entity 1: external" {  } { { "external.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "In_Buff.v(31) " "Verilog HDL information at In_Buff.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735966337503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file in_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 In_Buff " "Found entity 1: In_Buff" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "buadrate.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_mul " "Found entity 1: fpu_sp_mul" {  } { { "fpu_sp_mul.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/fpu_sp_mul.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal " "Found entity 1: reciprocal" {  } { { "reciprocal.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "product_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file product_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 product_calc " "Found entity 1: product_calc" {  } { { "product_calc.sv" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/product_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735966337520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "external " "Elaborating entity \"external\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735966337585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "external.v" "uart_baud" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966337589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"receiver:uart_Rx\"" {  } { { "external.v" "uart_Rx" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966337591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "In_Buff In_Buff:In_Buff_u " "Elaborating entity \"In_Buff\" for hierarchy \"In_Buff:In_Buff_u\"" {  } { { "external.v" "In_Buff_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966337593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_sub_ready In_Buff.v(19) " "Verilog HDL or VHDL warning at In_Buff.v(19): object \"input_sub_ready\" assigned a value but never read" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735966337602 "|external|In_Buff:In_Buff_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 In_Buff.v(33) " "Verilog HDL assignment warning at In_Buff.v(33): truncated value with size 32 to match size of target (4)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966337602 "|external|In_Buff:In_Buff_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 In_Buff.v(75) " "Verilog HDL assignment warning at In_Buff.v(75): truncated value with size 32 to match size of target (2)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735966337603 "|external|In_Buff:In_Buff_u"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "input_add_ready In_Buff.v(92) " "Can't resolve multiple constant drivers for net \"input_add_ready\" at In_Buff.v(92)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337626 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "In_Buff.v(87) " "Constant driver at In_Buff.v(87)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 87 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337626 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "input_mul_ready In_Buff.v(94) " "Can't resolve multiple constant drivers for net \"input_mul_ready\" at In_Buff.v(94)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337626 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "In_Buff.v(89) " "Constant driver at In_Buff.v(89)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 89 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337626 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "input_div_ready In_Buff.v(95) " "Can't resolve multiple constant drivers for net \"input_div_ready\" at In_Buff.v(95)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 95 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337626 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "In_Buff.v(90) " "Constant driver at In_Buff.v(90)" {  } { { "In_Buff.v" "" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/In_Buff.v" 90 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337626 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "In_Buff:In_Buff_u " "Can't elaborate user hierarchy \"In_Buff:In_Buff_u\"" {  } { { "external.v" "In_Buff_u" { Text "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/external.v" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735966337630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/External.map.smsg " "Generated suppressed messages file D:/Floating-Point-Arithmatic-Unit-Hardware-FPGA/External.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735966337743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 04 10:22:17 2025 " "Processing ended: Sat Jan 04 10:22:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735966337743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735966337743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735966337743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966337743 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735966338369 ""}
