# Power_ISACPU
This project is for my Masters Dissertation. Documentation will be provided in the form of my Dissertation report (essentially a report describing the design, development and operations of the processor) NOTE this project is not going to be in a functional state for a couple of months
TODO:
High priority
New memory controller
Expand functionality of the stall unit (allow load/stores to stall the CPU)
Implement branch unit
Add L1D-cache to the Load/Store unit and implemenent Data memory controller.
Implement All instructions currently supported by the decoders into the functional units (that are possible withought microcode)
