/*
 * Copyright 2014 John Weber, Avnet Electronics Marketing
 * Copyright 2013 Boundary Devices
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};
	};

	sound {
		compatible = "fsl,imx6-wandboard-sgtl5000", 
                             "fsl,imx-audio-sgtl5000";
		model = "imx6-wandboard-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

        sound-spdif {
                compatible = "fsl,imx-audio-spdif";
                model = "imx-spdif";
                spdif-controller = <&spdif>;
                spdif-out;
        };

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

        rfkill {
                compatible = "wand,imx6qdl-wandboard-rfkill";
                pinctrl-names = "default";
                pinctrl-0 = <>;

                bluetooth-on = <&gpio3 13 0>;
                bluetooth-wake = <&gpio3 14 0>;
                bluetooth-host-wake = <&gpio3 15 0>;

                wifi-ref-on = <&gpio2 29 0>;
                wifi-rst-n = <&gpio5 2 0>;
                wifi-reg-on = <&gpio1 26 0>;
                wifi-host-wake = <&gpio1 29 0>;
                wifi-wake = <&gpio1 30 0>;

		/* Rev C1 gpio definitions */
                bluetooth-on-revc1 = <&gpio5 21 0>;
                bluetooth-wake-revc1 = <&gpio5 30 0>;
                bluetooth-host-wake-revc1 = <&gpio5 20 0>;

                wifi-ref-on-revc1 = <&gpio5 31 0>;
                wifi-rst-n-revc1 = <&gpio6 0 0>;

		/* Rev B/C probe gpio */
		wand-rev-gpio = <&gpio2 28 0>;
        };

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

        mxcfb2: fb@1 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "ldb";
                interface_pix_fmt = "RGB666";
                mode_str ="LDB-XGA";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
                status = "disabled";
        };

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};

	backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	backlight_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

};


&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_2>;
	status = "okay";
};


&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_3>;
	phy-mode = "rgmii";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		clocks = <&clks 200>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = <&gpio1 6 1>;
		rst-gpios = <&gpio4 14 0>;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};

	fusion7: fusion7@10 {
		compatible = "touchrev,fusion7";
		reg = <0x10>; /* The reg property describes the address of the device's resources within the address space defined by its parent bus.  */
		pinctrl-0 = <&pinctrl_gpio>;
		pinctrl-names = "default";
		interrupt-parent = <&gpio4>;
		interrupts = <5 0>;
		reset-gpios=<&gpio7 8 0>; /*pin264  SD3_RST GPIO(7, 8)   gpio200   Touchscreen Reset  Output*/
		touch_xmax=<1499>;
		touch_ymax=<899>;
		flip_x=<0>;
		flip_y=<0>;
	};

};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3_3>;
        status = "okay";
};

/*
For reference here, the PAD_CTL bitfield definition from
Documentation/devicetree/bindings/pinctrl/fsl,imx6q-pinctrl.txt

CONFIG bits definition:
PAD_CTL_HYS                     (1 << 16)
PAD_CTL_PUS_100K_DOWN           (0 << 14)
PAD_CTL_PUS_47K_UP              (1 << 14)
PAD_CTL_PUS_100K_UP             (2 << 14)
PAD_CTL_PUS_22K_UP              (3 << 14)
PAD_CTL_PUE                     (1 << 13)
PAD_CTL_PKE                     (1 << 12)
PAD_CTL_ODE                     (1 << 11)
PAD_CTL_SPEED_LOW               (1 << 6)
PAD_CTL_SPEED_MED               (2 << 6)
PAD_CTL_SPEED_HIGH              (3 << 6)
PAD_CTL_DSE_DISABLE             (0 << 3)
PAD_CTL_DSE_240ohm              (1 << 3)
PAD_CTL_DSE_120ohm              (2 << 3)
PAD_CTL_DSE_80ohm               (3 << 3)
PAD_CTL_DSE_60ohm               (4 << 3)
PAD_CTL_DSE_48ohm               (5 << 3)
PAD_CTL_DSE_40ohm               (6 << 3)
PAD_CTL_DSE_34ohm               (7 << 3)
PAD_CTL_SRE_FAST                (1 << 0)
PAD_CTL_SRE_SLOW                (0 << 0)

Example, the Control Pad Setting

    0x0f0b0

corresponds to:

   0b1111000010110000

which is:

   PAD_CTL_PUS_22K_UP | PAD_CTL_PUE | PAD_CTL_PKE |
   PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm

For more information about this, refer to the IOMUXC section of the i.MX6
reference manual.

*/

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	imx6qdl-wandboard {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1     	0x130b0
				MX6QDL_PAD_EIM_D22__USB_OTG_PWR		0x80000000	/* USB Power Enable */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000	/* USDHC1 CD */
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09		0x80000000	/* uSDHC3 CD */
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* SGTL5000 sys_mclk */
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x0b0b0		/* ov5640 mipi powerdown */
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x000b0		/* ov5640 mipi reset */
				MX6QDL_PAD_GPIO_3__CCM_CLKO2		0x000b0		/* ov5640 mclk */
				MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x0f0b0		/* WIFI_ON (reset, active low) */
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x000b0		/* WL_REG_ON (unused) */
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x80000000	/* WL_HOST_WAKE, input */
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29		0x0f0b0		/* EIM_EB1 (Wifi Power Enable) */
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0x80000000	/* WL_WAKE (unused) */
                                MX6QDL_PAD_EIM_D29__GPIO3_IO29   	0x80000000
                                MX6QDL_PAD_EIM_DA13__GPIO3_IO13  	0x80000000 	/* BT_ON */
                                MX6QDL_PAD_EIM_DA14__GPIO3_IO14  	0x80000000 	/* BT_WAKE */
                                MX6QDL_PAD_EIM_DA15__GPIO3_IO15  	0x80000000 	/* BT_HOST_WAKE */
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28		0x1B880         /* Wandboard C1 Revision check */
				/* GPIO used in Wandboard rev C1 */
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	0x0f0b0		/* WIFI_ON (reset, active low) */
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	0x0f0b0		/* GPIO5_IO31 (Wifi Power Enable) */
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	0x80000000	/* BT_ON */
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30	0x80000000	/* BT_WAKE */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x80000000	/*BT_HOST_WAKE */
			>;
		};

	        pinctrl_spdif_wand: spdifgrp {
	                fsl,pins = <
				MX6QDL_PAD_ENET_RXD0__SPDIF_OUT                 0x1b0b0
			>;
	        };
	};
	gpio {
		pinctrl_gpio: gpiogrp {
			fsl,pins = <
                                MX6QDL_PAD_EIM_DA12__GPIO3_IO12   0x1B880 /* GPIO3_12 EDM pin 255 */
                                MX6QDL_PAD_EIM_DA11__GPIO3_IO11   0x1B880 /* GPIO3_11 EDM pin 256 */
                                MX6QDL_PAD_EIM_DA10__GPIO3_IO10   0x1B880 /* GPIO3_10 EDM pin 257 */
                                MX6QDL_PAD_EIM_D27__GPIO3_IO27    0x1B880 /* GPIO3_27 EDM pin 258 */
                                MX6QDL_PAD_EIM_D26__GPIO3_IO26    0x1B880 /* GPIO3_26 EDM pin 259 */
                                MX6QDL_PAD_EIM_BCLK__GPIO6_IO31   0x1B880 /* GPIO6_31 EDM pin 260 */
                                MX6QDL_PAD_EIM_DA8__GPIO3_IO08    0x1B880 /* GPIO3_8  EDM pin 261 */
                                MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x1B880 /* GPIO1_24 EDM pin 262 */
                                MX6QDL_PAD_GPIO_19__GPIO4_IO05    0x1B880 /* GPIO4_5  EDM pin 263 */
                                MX6QDL_PAD_SD3_RST__GPIO7_IO08    0x1B880 /* GPIO7_8  EDM pin 264 */
			>;
		};
	};

	usdhc1 {
                pinctrl_usdhc1_1: usdhc1grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
                                MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
                                MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
                                MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
                                MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
                                MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
                        >;
                };
        };

        usdhc2 {
                pinctrl_usdhc2_1: usdhc2grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
                                MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
                                MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
                                MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
                                MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
                                MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
                                MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
                                MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
                                MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
                                MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
                        >;
                };

                pinctrl_usdhc2_2: usdhc2grp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
                                MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
                                MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
                                MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
                                MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
                                MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
                        >;
                };
        };


        usdhc3 {
                pinctrl_usdhc3_1: usdhc3grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
                                MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
                                MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
                                MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
                                MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
                                MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
                                MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
                                MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
                                MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
                                MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
                        >;
                };

                pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz { /* 100Mhz */
                        fsl,pins = <
                                MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170B9
                                MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100B9
                                MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9
                                MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9
                                MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170B9
                                MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9
                                MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170B9
                                MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170B9
                                MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170B9
                                MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170B9
                        >;
                };

                pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz { /* 200Mhz */
                        fsl,pins = <
                                MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9
                                MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9
                                MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
                                MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
                                MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
                                MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
                                MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170F9
                                MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170F9
                                MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170F9
                                MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170F9
                        >;
                };

                pinctrl_usdhc3_2: usdhc3grp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
                                MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
                                MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
                                MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
                                MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
                                MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
                        >;
                };
        };


	enet {
                pinctrl_enet_1: enetgrp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
                                MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
                                MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
                        >;
                };

                pinctrl_enet_2: enetgrp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL1__ENET_MDIO        0x1b0b0
                                MX6QDL_PAD_KEY_COL2__ENET_MDC         0x1b0b0
                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
                                MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
                        >;
                };

                pinctrl_enet_3: enetgrp-3 {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
                                MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
                                MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
                        >;
                };
        };


        usbotg {
                pinctrl_usbotg_1: usbotggrp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
                        >;
                };

                pinctrl_usbotg_2: usbotggrp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
                        >;
                };
        };

        i2c1 {
                pinctrl_i2c1_1: i2c1grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
                                MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c1_2: i2c1grp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
                                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
                        >;
                };
        };

        i2c2 {
                pinctrl_i2c2_1: i2c2grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
                                MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c2_2: i2c2grp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
                                MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c2_3: i2c2grp-3 {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_EB2__I2C2_SCL  0x4001b8b1
                                MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
                        >;
                };
        };



        i2c3 {
                pinctrl_i2c3_1: i2c3grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
                                MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c3_2: i2c3grp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
                                MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c3_3: i2c3grp-3 {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
                                MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
                        >;
                };

                pinctrl_i2c3_4: i2c3grp-4 {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_3__I2C3_SCL  0x4001b8b1
                                MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
                        >;
                };
        };


        ipu1 {
                pinctrl_ipu1_1: ipu1grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
                                MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
                                MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
                                MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
                                MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
                                MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
                                MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
                                MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
                                MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
                                MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
                                MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
                                MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
                                MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
                                MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
                                MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
                                MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
                                MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
                                MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
                                MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
                                MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
                                MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
                                MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
                                MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
                                MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
                                MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
                                MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
                                MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
                                MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
                                MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
                        >;
                };

                pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
                                MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
                                MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
                                MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
                                MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
                                MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
                                MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
                                MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
                                MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
                                MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
                                MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
                                MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
                        >;
                };

                pinctrl_ipu1_3: ipu1grp-3 { /* parallel port 16-bit */
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04   0x80000000
                                MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05   0x80000000
                                MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06   0x80000000
                                MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07   0x80000000
                                MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08   0x80000000
                                MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09   0x80000000
                                MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10  0x80000000
                                MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11  0x80000000
                                MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12  0x80000000
                                MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13  0x80000000
                                MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14  0x80000000
                                MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15  0x80000000
                                MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16  0x80000000
                                MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17  0x80000000
                                MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18  0x80000000
                                MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19  0x80000000
                                MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
                                MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC    0x80000000
                                MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC   0x80000000
                        >;
                };
        };


       audmux {
                pinctrl_audmux_1: audmux-1 {
                        fsl,pins = <
                                MX6QDL_PAD_SD2_DAT0__AUD4_RXD  0x130b0
                                MX6QDL_PAD_SD2_DAT3__AUD4_TXC  0x130b0
                                MX6QDL_PAD_SD2_DAT2__AUD4_TXD  0x110b0
                                MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
                        >;
                };

                pinctrl_audmux_2: audmux-2 {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
                                MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
                                MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
                                MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
                        >;
                };

                pinctrl_audmux_3: audmux-3 {
                        fsl,pins = <
                                MX6QDL_PAD_DISP0_DAT16__AUD5_TXC  0x130b0
                                MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS 0x130b0
                                MX6QDL_PAD_DISP0_DAT19__AUD5_RXD  0x130b0
                        >;
                };
        };


	uart1 {
                pinctrl_uart1_1: uart1grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
                                MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
                        >;
                };
        };

        uart2 {
                pinctrl_uart2_1: uart2grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
                                MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
                        >;
                };

                pinctrl_uart2_2: uart2grp-2 { /* DTE mode */
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D26__UART2_RX_DATA   0x1b0b1
                                MX6QDL_PAD_EIM_D27__UART2_TX_DATA   0x1b0b1
                                MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B 0x1b0b1
                                MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B 0x1b0b1
                        >;
                };
        };

        uart3 {
                pinctrl_uart3_1: uart3grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b1
                                MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b1
                                MX6QDL_PAD_EIM_D30__UART3_CTS_B   0x1b0b1
                                MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
                        >;
                };
        };

        uart4 {
                pinctrl_uart4_1: uart4grp-1 {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
                                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
                        >;
                };
        };

};


#if 0
&ldb {
	ipu_id = <0>;
	disp_id = <1>;
	ext_ref = <1>;
	mode = "sin0";
	sec_ipu_id = <1>;
	sec_disp_id = <1>;
	status = "okay";
};
#endif

&mipi_csi {
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <2>;
	status = "okay";
};

&pcie {
	status = "okay";
};

#if 0
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_1>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_2>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4_2>;
	status = "okay";
};
#endif

&spdif {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spdif_wand>;
        status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3_2>;
        fsl,uart-has-rtscts;
        status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_1>;
	disable-over-current;
	dr_mode = "otg";
	status = "okay";
};

&usdhc1 {  /* Baseboard microSD slot */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_1>;
	bus-width = <4>;
	vmmc-supply = <&reg_3p3v>;
	cd-gpios = <&gpio1 2 0>;
	status = "okay";
};

&usdhc2 {  /* Broadcom Wifi/BT  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	bus-width = <4>;
	//non-removable;
	vmmc-supply = <&reg_3p3v>;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc3 { /* Module microSD slot */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_2>;
	vmmc-supply = <&reg_3p3v>;
        cd-gpios = <&gpio3 9 0>;
	status = "okay";
};
