# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:44:03 on Sep 10,2025
# vlog -reportprogress 300 sr_l.v "+acc" 
# -- Compiling module sr
# -- Compiling module sr_l_tb
# 
# Top level modules:
# 	sr_l_tb
# End time: 12:44:03 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim sr_l_tb 
# Start time: 12:44:04 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.sr_l_tb(fast)
# Loading work.sr(fast)
# clk=0 rst=0 s=0 r=1 q=0 qbar=1 $time=0
# clk=1 rst=0 s=0 r=1 q=0 qbar=1 $time=5
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=10
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=15
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=20
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=25
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=30
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=35
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=40
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=45
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=50
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=55
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=60
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=65
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=70
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=75
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=80
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=85
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=90
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=95
# ** Note: $stop    : sr_l.v(73)
#    Time: 100 ns  Iteration: 0  Instance: /sr_l_tb
# Break in Module sr_l_tb at sr_l.v line 73
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:45:53 on Sep 10,2025
# vlog -reportprogress 300 sr_l.v "+acc" 
# -- Compiling module sr
# -- Compiling module sr_l_tb
# 
# Top level modules:
# 	sr_l_tb
# End time: 12:45:53 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:45:54 on Sep 10,2025, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim sr_l_tb 
# Start time: 12:45:54 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sr_l_tb(fast)
# Loading work.sr(fast)
# clk=0 rst=0 s=x r=x q=0 qbar=1 $time=0
# clk=1 rst=0 s=x r=x q=0 qbar=1 $time=5
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=10
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=15
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=20
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=25
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=30
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=35
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=40
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=45
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=50
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=55
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=60
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=65
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=70
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=75
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=80
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=85
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=90
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=95
# ** Note: $stop    : sr_l.v(72)
#    Time: 100 ns  Iteration: 0  Instance: /sr_l_tb
# Break in Module sr_l_tb at sr_l.v line 72
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:47:09 on Sep 10,2025
# vlog -reportprogress 300 sr_l.v "+acc" 
# -- Compiling module sr
# -- Compiling module sr_l_tb
# 
# Top level modules:
# 	sr_l_tb
# End time: 12:47:10 on Sep 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:47:10 on Sep 10,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim sr_l_tb 
# Start time: 12:47:10 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sr_l_tb(fast)
# Loading work.sr(fast)
# clk=0 rst=0 s=x r=x q=0 qbar=1 $time=0
# clk=1 rst=0 s=x r=x q=0 qbar=1 $time=5
# clk=0 rst=1 s=x r=x q=0 qbar=1 $time=10
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=12
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=15
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=20
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=24
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=25
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=30
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=35
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=40
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=45
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=48
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=50
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=55
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=60
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=65
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=70
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=72
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=75
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=80
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=84
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=85
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=90
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=95
# ** Note: $stop    : sr_l.v(73)
#    Time: 100 ns  Iteration: 0  Instance: /sr_l_tb
# Break in Module sr_l_tb at sr_l.v line 73
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:51:19 on Sep 10,2025
# vlog -reportprogress 300 sr_l.v "+acc" 
# -- Compiling module sr
# -- Compiling module sr_l_tb
# 
# Top level modules:
# 	sr_l_tb
# End time: 12:51:19 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:51:21 on Sep 10,2025, Elapsed time: 0:04:11
# Errors: 0, Warnings: 0
# vsim sr_l_tb 
# Start time: 12:51:22 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sr_l_tb(fast)
# Loading work.sr(fast)
# clk=0 rst=0 s=x r=x q=0 qbar=1 $time=0
# clk=1 rst=0 s=x r=x q=0 qbar=1 $time=5
# clk=0 rst=1 s=0 r=0 q=0 qbar=1 $time=10
# clk=1 rst=1 s=0 r=0 q=0 qbar=1 $time=15
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=20
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=25
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=30
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=35
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=40
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=45
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=50
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=55
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=60
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=65
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=70
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=75
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=80
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=85
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=90
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=95
# ** Note: $stop    : sr_l.v(75)
#    Time: 100 ns  Iteration: 0  Instance: /sr_l_tb
# Break in Module sr_l_tb at sr_l.v line 75
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:53:01 on Sep 10,2025
# vlog -reportprogress 300 sr_l.v "+acc" 
# -- Compiling module sr
# -- Compiling module sr_l_tb
# 
# Top level modules:
# 	sr_l_tb
# End time: 12:53:01 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:53:03 on Sep 10,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim sr_l_tb 
# Start time: 12:53:03 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sr_l_tb(fast)
# Loading work.sr(fast)
# clk=0 rst=0 s=x r=x q=0 qbar=1 $time=0
# clk=1 rst=0 s=x r=x q=0 qbar=1 $time=5
# clk=0 rst=1 s=0 r=0 q=0 qbar=1 $time=10
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=13
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=15
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=16
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=19
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=20
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=22
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=25
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=28
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=30
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=31
# clk=0 rst=1 s=0 r=0 q=1 qbar=0 $time=34
# clk=1 rst=1 s=0 r=0 q=1 qbar=0 $time=35
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=37
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=40
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=43
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=45
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=46
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=49
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=50
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=52
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=55
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=58
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=60
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=61
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=64
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=65
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=67
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=70
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=73
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=75
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=76
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=79
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=80
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=82
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=85
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=88
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=90
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=91
# clk=0 rst=1 s=0 r=0 q=1 qbar=0 $time=94
# clk=1 rst=1 s=0 r=0 q=1 qbar=0 $time=95
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=97
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=100
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=103
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=105
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=106
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=109
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=110
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=112
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=115
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=118
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=120
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=121
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=124
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=125
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=127
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=130
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=133
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=135
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=136
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=139
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=140
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=142
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=145
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=148
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=150
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=151
# clk=0 rst=1 s=0 r=0 q=1 qbar=0 $time=154
# clk=1 rst=1 s=0 r=0 q=1 qbar=0 $time=155
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=157
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=160
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=163
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=165
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=166
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=169
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=170
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=172
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=175
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=178
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=180
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=181
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=184
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=185
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=187
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=190
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=193
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=195
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=196
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=199
# ** Note: $stop    : sr_l.v(75)
#    Time: 200 ns  Iteration: 0  Instance: /sr_l_tb
# Break in Module sr_l_tb at sr_l.v line 75
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:54:37 on Sep 10,2025
# vlog -reportprogress 300 sr_l.v "+acc" 
# -- Compiling module sr
# -- Compiling module sr_l_tb
# 
# Top level modules:
# 	sr_l_tb
# End time: 12:54:37 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:54:39 on Sep 10,2025, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim sr_l_tb 
# Start time: 12:54:39 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sr_l_tb(fast)
# Loading work.sr(fast)
# clk=0 rst=0 s=x r=x q=0 qbar=1 $time=0
# clk=1 rst=0 s=x r=x q=0 qbar=1 $time=5
# clk=0 rst=1 s=0 r=0 q=0 qbar=1 $time=10
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=13
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=15
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=16
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=19
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=20
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=22
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=25
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=28
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=30
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=31
# clk=0 rst=1 s=0 r=0 q=1 qbar=0 $time=34
# clk=1 rst=1 s=0 r=0 q=1 qbar=0 $time=35
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=37
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=40
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=43
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=45
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=46
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=49
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=50
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=52
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=55
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=58
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=60
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=61
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=64
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=65
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=67
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=70
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=73
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=75
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=76
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=79
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=80
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=82
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=85
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=88
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=90
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=91
# clk=0 rst=1 s=0 r=0 q=1 qbar=0 $time=94
# clk=1 rst=1 s=0 r=0 q=1 qbar=0 $time=95
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=97
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=100
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=103
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=105
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=106
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=109
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=110
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=112
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=115
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=118
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=120
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=121
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=124
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=125
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=127
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=130
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=133
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=135
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=136
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=139
# clk=0 rst=1 s=1 r=1 q=x qbar=x $time=140
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=142
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=145
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=148
# clk=0 rst=1 s=1 r=0 q=1 qbar=0 $time=150
# clk=0 rst=1 s=1 r=1 q=1 qbar=0 $time=151
# clk=0 rst=1 s=0 r=0 q=1 qbar=0 $time=154
# clk=1 rst=1 s=0 r=0 q=1 qbar=0 $time=155
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=157
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=160
# clk=0 rst=1 s=1 r=1 q=0 qbar=1 $time=163
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=165
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=166
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=169
# clk=0 rst=1 s=0 r=1 q=0 qbar=1 $time=170
# clk=0 rst=1 s=1 r=0 q=0 qbar=1 $time=172
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=175
# clk=1 rst=1 s=0 r=0 q=x qbar=x $time=178
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=180
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=181
# clk=0 rst=1 s=1 r=0 q=x qbar=x $time=184
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=185
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=187
# clk=0 rst=1 s=0 r=0 q=x qbar=x $time=190
# clk=0 rst=1 s=0 r=1 q=x qbar=x $time=193
# clk=1 rst=1 s=0 r=1 q=0 qbar=1 $time=195
# clk=1 rst=1 s=1 r=0 q=1 qbar=0 $time=196
# clk=1 rst=1 s=1 r=1 q=x qbar=x $time=199
# ** Note: $stop    : sr_l.v(75)
#    Time: 200 ns  Iteration: 0  Instance: /sr_l_tb
# Break in Module sr_l_tb at sr_l.v line 75
# Causality operation skipped due to absence of debug database file
# End time: 12:57:10 on Sep 10,2025, Elapsed time: 0:02:31
# Errors: 0, Warnings: 1
