// Seed: 935622666
module module_0 #(
    parameter id_1 = 32'd76,
    parameter id_3 = 32'd83
);
  wire _id_1, id_2[-1 : id_1], _id_3;
  assign id_3 = id_1;
  logic [7:0][-1] id_4 = id_4;
  bit [id_3  .  sum : -1 'b0] id_5, id_6;
  assign id_4 = 1;
  always begin : LABEL_0
    @(posedge -1) id_5 <= -1;
  end
  logic [7:0][-1 'b0] id_7;
  logic id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  input wire id_2;
  output reg id_1;
  always
    if (1)
      if (1) begin : LABEL_0
        #1 id_1 <= (id_4) & -1;
        @(-1 or id_2 or id_4 || id_2) id_1 <= id_2;
      end else;
endmodule
