# ğŸ”‡ ãƒã‚¤ã‚ºè¨­è¨ˆã¨PSRRï¼ˆé›»æºå¤‰å‹•è€æ€§ï¼‰  
# ğŸ”‡ Noise Design and PSRR (Power Supply Rejection Ratio)

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ã‚¢ãƒŠãƒ­ã‚°å›è·¯ã¯ã€å¾®å°ãªä¿¡å·ã‚’æ‰±ã†ãŸã‚**ãƒã‚¤ã‚ºã‚„é›»æºå¤‰å‹•**ã®å½±éŸ¿ã‚’å¼·ãå—ã‘ã¾ã™ã€‚  
æœ¬ç¯€ã§ã¯ã€å›è·¯ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®ä¸¡è¦–ç‚¹ã‹ã‚‰ãƒã‚¤ã‚ºå¯¾ç­–ã‚’æ•´ç†ã—ã€**PSRRï¼ˆPower Supply Rejection Ratioï¼‰**ã¨ã„ã†ä»£è¡¨çš„ãªè¨­è¨ˆæŒ‡æ¨™ã‚’ä¸­å¿ƒã«è§£èª¬ã—ã¾ã™ã€‚

Analog circuits are highly sensitive to **noise and power supply variations** due to their small signal levels.  
This section organizes countermeasures from both circuit and layout perspectives, focusing on the key metric **PSRR (Power Supply Rejection Ratio)**.

---

## ğŸ§­ ãƒã‚¤ã‚ºã®ç¨®é¡ã¨ç™ºç”Ÿæºï½œNoise Types and Sources

| ğŸ§ **ãƒã‚¤ã‚ºç¨®åˆ¥ï½œNoise Type** | ğŸ“˜ **ç‰¹å¾´ï½œCharacteristics** | âš™ï¸ **ä¸»ãªç™ºç”Ÿæºï½œMain Source** |
|------------------------------|------------------------------|-----------------------------|
| ç†±é›‘éŸ³ï¼ˆç†±ãƒã‚¤ã‚ºï¼‰<br>Thermal Noise | ç™½è‰²ãƒã‚¤ã‚ºã€æ¸©åº¦æ¯”ä¾‹<br>White noise, proportional to temperature | æŠµæŠ—ã€MOSãƒãƒ£ãƒãƒ«<br>Resistors, MOS channels |
| 1/fãƒã‚¤ã‚ºï¼ˆãƒ•ãƒªãƒƒã‚«ï¼‰<br>Flicker Noise | ä½å‘¨æ³¢æ•°ã§å¢—åŠ <br>Increases at low frequencies | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ï¼ˆç‰¹ã«PMOSï¼‰<br>MOSFETs, especially PMOS |
| é›»æºãƒã‚¤ã‚º<br>Supply Noise | ãƒªãƒƒãƒ—ãƒ«ã‚„ã‚¹ãƒ‘ã‚¤ã‚¯<br>Ripple and spikes | é›»æºé…ç·šã€ãƒ¬ã‚®ãƒ¥ãƒ¬ãƒ¼ã‚¿<br>Power rails, regulators |
| ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯<br>Crosstalk | éš£æ¥é…ç·šã®å¹²æ¸‰<br>Inductive or capacitive coupling | é•·ã„ä¸¦èµ°é…ç·šã€ã‚¯ãƒ­ãƒƒã‚¯ç³»<br>Parallel wires, clock signals |
| ã‚µãƒ–ã‚¹ãƒˆãƒ¬ãƒ¼ãƒˆãƒã‚¤ã‚º<br>Substrate Noise | åŸºæ¿çµŒç”±ã®å¹²æ¸‰ä¼æ’­<br>Coupling through substrate | ãƒ‡ã‚¸ã‚¿ãƒ«â†’ã‚¢ãƒŠãƒ­ã‚°é ˜åŸŸ<br>Digital to analog domains |

---

## ğŸ§ª PSRRï¼ˆPower Supply Rejection Ratioï¼‰

| ğŸ§© **å†…å®¹ï½œItem** | ğŸ“˜ **èª¬æ˜ï½œDescription** |
|------------------|--------------------------|
| **å®šç¾©ï½œDefinition** | é›»æºå¤‰å‹•ãŒå‡ºåŠ›ã«ã©ã‚Œã ã‘å½±éŸ¿ã™ã‚‹ã‹ã‚’è¡¨ã™ï¼ˆdBå˜ä½ï¼‰<br>Indicates how much supply variation affects the output |
| **ç†æƒ³ï½œIdeal Behavior** | PSRRãŒé«˜ã„ã»ã©é›»æºãƒã‚¤ã‚ºã«å¼·ã„<br>Higher PSRR means better noise immunity |
| **é …ç›®ï½œComponents** | PSRR+ï¼ˆæ­£é›»æºå´ï¼‰ï¼PSRRâˆ’ï¼ˆè² é›»æºãƒ»GNDå´ï¼‰<br>Evaluate both VDD and GND paths |
| **è¨ˆç®—å¼ï½œFormula** | `PSRR = 20 Ã— log10(Î”VDD / Î”VOUT)` |

---

## âš™ï¸ å¯¾ç­–ä¾‹ï¼ˆå›è·¯å´ï¼‰ï½œCircuit-Level Countermeasures

- **ã‚«ã‚¹ã‚³ãƒ¼ãƒ‰æ§‹æˆ**ï¼šå‡ºåŠ›ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã‚’ä¸Šã’ã€é›»æºå¤‰å‹•ã‚’ãƒ–ãƒ­ãƒƒã‚¯  
  *Use cascode stages to raise output impedance and suppress supply influence*
- **è² å¸°é‚„å›è·¯**ï¼šå‡ºåŠ›å®‰å®šåŒ–ã¨ãƒã‚¤ã‚ºé™¤å»  
  *Negative feedback stabilizes output and suppresses noise*
- **å·®å‹•æ§‹æˆ**ï¼šå…±é€šãƒ¢ãƒ¼ãƒ‰ãƒã‚¤ã‚ºã®é™¤å»åŠ¹æœ  
  *Differential circuits cancel common-mode noise*

---

## ğŸ§± å¯¾ç­–ä¾‹ï¼ˆãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå´ï¼‰ï½œLayout-Level Countermeasures

| ğŸ§© **å¯¾ç­–ï½œTechnique** | ğŸ“˜ **å†…å®¹ï½œDescription** |
|-----------------------|--------------------------|
| ã‚¢ãƒŠãƒ­ã‚°ãƒ»ãƒ‡ã‚¸ã‚¿ãƒ«é›»æºåˆ†é›¢<br>Separate Power Rails | åˆ¥ãƒã‚¹ãƒ»LDOä»‹åœ¨ãƒ»å°‚ç”¨ãƒ¬ã‚®ãƒ¥ãƒ¬ãƒ¼ã‚¿ãªã©<br>Separate buses, LDO insertion, dedicated regulators |
| ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã¨ã‚¦ã‚§ãƒ«éš”é›¢<br>Guard Ring & Well Isolation | å¯„ç”ŸçµŒè·¯ãƒ»ãƒã‚¤ã‚ºæ³¨å…¥ã®é®æ–­<br>Block parasitic paths and noise injection |
| ã‚µãƒ–ã‚¹ãƒˆãƒ¬ãƒ¼ãƒˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆå¯†åº¦<br>Substrate Contact Density | GNDã®ç­‰é›»ä½åŒ–ãƒ»æŒ¯å‹•é™¤å»<br>Equalize substrate potential and prevent disturbance |

---

## ğŸ§° SPICEã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æŒ‡æ¨™ï½œSPICE Simulation Metrics

- **ACè§£æï¼ˆ.ACï¼‰**ï¼šPSRRã®å‘¨æ³¢æ•°ç‰¹æ€§è©•ä¾¡  
  *Frequency-domain PSRR analysis*
- **éæ¸¡è§£æï¼ˆ.TRANï¼‰**ï¼šé›»æºãƒªãƒƒãƒ—ãƒ«å¿œç­”ã®ç¢ºèª  
  *Transient response to supply ripple*
- **ãƒã‚¤ã‚ºè§£æï¼ˆ.NOISEï¼‰**ï¼šç†±é›‘éŸ³ãƒ»1/fãƒã‚¤ã‚ºã®ã‚¹ãƒšã‚¯ãƒˆãƒ«è¦³å¯Ÿ  
  *Spectral analysis of thermal and flicker noise*

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Significance

- ã€Œãƒã‚¤ã‚ºã«å¼±ã„ï¼è¨­è¨ˆãƒŸã‚¹ã€ã¨ãªã‚‰ãªã„ã‚ˆã†ã€**ç‰©ç†æ§‹é€ ã¨ä¼æ’­çµŒè·¯ã®ç†è§£**ãŒé‡è¦  
  *Designing for noise immunity requires structural awareness, not just fixing flaws*
- **æ··è¼‰ç’°å¢ƒã§ã®ãƒã‚¤ã‚ºç®¡ç†**ã¯ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆè€…ã«ã‚‚å¿…é ˆã®çŸ¥è­˜  
  *Noise management is essential knowledge for digital engineers in mixed-signal SoC*
- **PSRRã‚’â€œç’°å¢ƒè€æ€§â€ã¨ã—ã¦æ‰ãˆã€å®šé‡è©•ä¾¡ã§ãã‚‹ç¿’æ…£**ã‚’æŒã¤  
  *Treat PSRR as an environmental robustness metric and evaluate it quantitatively*

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ï½œNext Section

â–¶ï¸ [`mixed_signal_interface.md`](./mixed_signal_interface.md)ï¼šADC/DACãªã©ã®ãƒ‡ã‚¸ã‚¢ãƒŠå¢ƒç•Œè¨­è¨ˆã¸  
*Mixed-signal interface design (ADC/DAC)*

---

### ğŸ“˜ å¿œç”¨ç·¨ ç¬¬5ç« ï¼šã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«ï½œAnalog / Mixed-Signal Design  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./d_chapter5_analog_mixed_signal/README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
