
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sun Jun 29 20:57:38 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################## Formality Setup File ##############################
lappend search_path /home/IC/Projects/axi/libraries/std_cells
/home/IC/Projects/axi/libraries/std_cells
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set synopsys_auto_setup true
true
########################  Reference Container ######################## 
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
read_sverilog -container Ref "/home/IC/Projects/axi/dft/dft_rtl/slave_mem_axi4lite.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/axi/dft/dft_rtl/slave_mem_axi4lite.sv'
1
read_sverilog -container Ref "/home/IC/Projects/axi/dft/dft_rtl/wr_fsm.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/axi/dft/dft_rtl/wr_fsm.sv'
1
read_sverilog -container Ref "/home/IC/Projects/axi/dft/dft_rtl/rd_fsm.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/axi/dft/dft_rtl/rd_fsm.sv'
1
read_sverilog -container Ref "/home/IC/Projects/axi/dft/dft_rtl/mem_single_port.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/axi/dft/dft_rtl/mem_single_port.sv'
Warning: INITIAL statements are not supported. (File: /home/IC/Projects/axi/dft/dft_rtl/mem_single_port.sv Line: 17)  (FMR_VLOG-101)
1
read_sverilog -container Ref "/home/IC/Projects/axi/dft/dft_rtl/axi4lite_if.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/axi/dft/dft_rtl/axi4lite_if.sv'
1
######################## set the top Reference Design ######################## 
set_reference_design slave_mem_axi4lite
Reference design set to 'Ref:/WORK/slave_mem_axi4lite'
1
set_top slave_mem_axi4lite
Setting top design to 'Ref:/WORK/slave_mem_axi4lite'
Status:   Elaborating design slave_mem_axi4lite   ...  
Status:   Elaborating design mem_single_port  ADDR_WIDTH=6, DATA_WIDTH=32 ...  
Information: Created design named 'mem_single_port_ADDR_WIDTH6_DATA_WIDTH32'. (FE-LINK-13)
Status:   Elaborating design wr_fsm  ADDR_WIDTH=6, DATA_WIDTH=32 ...  
Information: Created design named 'wr_fsm_ADDR_WIDTH6_DATA_WIDTH32'. (FE-LINK-13)
Status:   Elaborating design rd_fsm  DATA_WIDTH=32, ADDR_WIDTH=6 ...  
Information: Created design named 'rd_fsm_DATA_WIDTH32_ADDR_WIDTH6'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/slave_mem_axi4lite'
Reference design set to 'Ref:/WORK/slave_mem_axi4lite'
1
########################  Implementation Container ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
read_verilog -container Imp -netlist "/home/IC/Projects/axi/dft/axi_scan.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/axi/dft/axi_scan.v'
1
####################  set the top Implementation Design ######################
set_implementation_design slave_mem_axi4lite
Implementation design set to 'Imp:/WORK/slave_mem_axi4lite'
1
set_top slave_mem_axi4lite
Setting top design to 'Imp:/WORK/slave_mem_axi4lite'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/slave_mem_axi4lite'
Implementation design set to 'Imp:/WORK/slave_mem_axi4lite'
1
############################### Don't verify #################################
# do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#scan in
set_dont_verify_points -type port Ref:/WORK/*/si
Set don't verify point 'Ref:/WORK/slave_mem_axi4lite/si'
1
set_dont_verify_points -type port Imp:/WORK/*/si
Set don't verify point 'Imp:/WORK/slave_mem_axi4lite/si'
1
#scan_out
set_dont_verify_points -type port Ref:/WORK/*/so
Set don't verify point 'Ref:/WORK/slave_mem_axi4lite/so'
1
set_dont_verify_points -type port Imp:/WORK/*/so
Set don't verify point 'Imp:/WORK/slave_mem_axi4lite/so'
1
############################### contants #####################################
# all atpg enable(test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/*/test_mode 0
Set 'Ref:/WORK/slave_mem_axi4lite/test_mode' to constant 0
1
set_constant Imp:/WORK/*/test_mode 0
Set 'Imp:/WORK/slave_mem_axi4lite/test_mode' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/se 0
Set 'Ref:/WORK/slave_mem_axi4lite/se' to constant 0
1
set_constant Imp:/WORK/*/se 0
Set 'Imp:/WORK/slave_mem_axi4lite/se' to constant 0
1
######################## matching Compare points #############################
match
Reference design is 'Ref:/WORK/slave_mem_axi4lite'
Implementation design is 'Imp:/WORK/slave_mem_axi4lite'
Status:  Checking designs...
    Warning: 1 (0) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 2170 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 56 Matched primary inputs, black-box outputs    
 4(21) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 0(21) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Output ports (Port)                                                       0          21    
 Registers                                                                 4           0    
   Constrained 0X                                                          4           0    
****************************************************************************************

    Info:  Formality Guide Files (SVF) can improve matching performance and success by automating setup.
1
################################### verify ################################### 
set successful [verify]
Reference design is 'Ref:/WORK/slave_mem_axi4lite'
Implementation design is 'Imp:/WORK/slave_mem_axi4lite'
    
*********************************** Matching Results ***********************************    
 2170 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 56 Matched primary inputs, black-box outputs    
 4(21) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 0(21) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Output ports (Port)                                                       0          21    
 Registers                                                                 4           0    
   Constrained 0X                                                          4           0    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/slave_mem_axi4lite
 Implementation design: Imp:/WORK/slave_mem_axi4lite
 2170 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0      41    2129       0    2170
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Don't verify                 0       0       0       0       1       0       0       1
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
############################### Reporting ####################################
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> 