// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES.  All rights reserved.
//
// This file contains the DT nodes of T234 which are not in base/tegra234.dtsi

#include <dt-bindings/clock/tegra234-clock.h>
#include <dt-bindings/reset/tegra234-reset.h>
#include <dt-bindings/memory/tegra234-mc.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt/tegra234-irq.h>
#include <dt-bindings/gpio/tegra234-gpio.h>
#include <dt-bindings/p2u/tegra234-p2u.h>
#include <dt-bindings/power/tegra234-powergate.h>
#include <dt-bindings/pinctrl/pinctrl-tegra.h>

/ {
	fragment-t234-soc@0 {
		target-path = "/";
		 __overlay__ {
			bus@0 {
				watchdog@2190000 {
					compatible = "nvidia,tegra-wdt-t234";
					reg = <0x02190000 0x10000>, /* WDT0 */
					      <0x02090000 0x10000>, /* TMR0 */
					      <0x02080000 0x10000>; /* TKE */
					interrupts = <0 7 0x4 0 8 0x4>; /* TKE shared int */
					nvidia,watchdog-index = <0>;
					nvidia,timer-index = <7>;
					nvidia,enable-on-init;
					nvidia,extend-watchdog-suspend;
					timeout-sec = <120>;
					nvidia,disable-debug-reset;
					status = "disabled";
				};

				pinmux: tegra_pinctrl: pinmux@2430000 {
					compatible = "nvidia,tegra234-pinmux";
					reg = <0x2430000 0x19100>,
						<0xc300000 0x4000>;
					#gpio-range-cells = <3>;
					status = "disabled";
					eqos_mii_rx_input_state_disable: eqos_rx_disable {
						eqos {
							nvidia,pins = "eqos_rd0_pe6","eqos_rd1_pe7",
									"eqos_rd2_pf0","eqos_rd3_pf1",
									"eqos_rx_ctl_pf2";
							nvidia,enable-input = <TEGRA_PIN_DISABLE>;
						};
					};
					eqos_mii_rx_input_state_enable: eqos_rx_enable {
						eqos {
							nvidia,pins = "eqos_rd0_pe6","eqos_rd1_pe7",
									"eqos_rd2_pf0","eqos_rd3_pf1",
									"eqos_rx_ctl_pf2";
							nvidia,enable-input = <TEGRA_PIN_ENABLE>;
						};
					};
				};

				tegra_ufs: ufshci@2500000 {
					compatible = "tegra234,ufs_variant";
					reg = <0x02500000 0x4000>,
					      <0x02510000 0x1000>,
					      <0x02518000 0x1000>,
					      <0x02520000 0x1000>,
					      <0x02470000 0x4000>,
					      <0x02480000 0x4000>;
					interrupts = < 0 44 0x04 >;
					interconnects = <&mc TEGRA234_MEMORY_CLIENT_UFSHCR>,
							<&mc TEGRA234_MEMORY_CLIENT_UFSHCW>;
					interconnect-names = "dma-mem", "dma-mem";
					iommus = <&smmu_niso0 TEGRA234_SID_UFSHC>;
					dma-coherent;
					clocks = <&bpmp TEGRA234_CLK_PLLREFE_VCOOUT>,
						 <&bpmp TEGRA234_CLK_MPHY_CORE_PLL_FIXED>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_SYMB>,
						 <&bpmp TEGRA234_CLK_MPHY_TX_1MHZ_REF>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_ANA>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_SYMB>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_LS_3XBIT>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_LS_BIT>,
						 <&bpmp TEGRA234_CLK_MPHY_L1_RX_ANA>,
						 <&bpmp TEGRA234_CLK_UFSHC>,
						 <&bpmp TEGRA234_CLK_UFSDEV_REF>,
						 <&bpmp TEGRA234_CLK_PLLP_OUT0>,
						 <&bpmp TEGRA234_CLK_CLK_M>,
						 <&bpmp TEGRA234_CLK_MPHY_FORCE_LS_MODE>,
						 <&bpmp TEGRA234_CLK_UPHY_PLL3>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_LS_3XBIT_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_LS_SYMB_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_LS_BIT_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_LS_SYMB_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_2X_SYMB>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_HS_SYMB_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_HS_SYMB_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_TX_MUX_SYMB_DIV>,
						 <&bpmp TEGRA234_CLK_MPHY_L0_RX_MUX_SYMB_DIV>,
						 <&bpmp TEGRA234_CLK_OSC>;
					clock-names = "pllrefe_vcoout", "mphy_core_pll_fixed",
						      "mphy_l0_tx_symb", "mphy_tx_1mhz_ref",
						      "mphy_l0_rx_ana", "mphy_l0_rx_symb",
						      "mphy_l0_tx_ls_3xbit", "mphy_l0_rx_ls_bit",
						      "mphy_l1_rx_ana", "ufshc", "ufsdev_ref",
						      "pll_p", "clk_m", "mphy_force_ls_mode",
						      "uphy_pll3", "mphy_l0_tx_ls_3xbit_div",
						      "mphy_l0_tx_ls_symb_div",
						      "mphy_l0_rx_ls_bit_div",
						      "mphy_l0_rx_ls_symb_div",
						      "mphy_l0_tx_2x_symb",
						      "mphy_l0_tx_hs_symb_div",
						      "mphy_l0_rx_hs_symb_div",
						      "mphy_l0_tx_mux_symb_div",
						      "mphy_l0_rx_mux_symb_div", "osc";
					resets = <&bpmp TEGRA234_RESET_MPHY_L0_RX>,
						 <&bpmp TEGRA234_RESET_MPHY_L0_TX>,
						 <&bpmp TEGRA234_RESET_MPHY_L1_RX>,
						 <&bpmp TEGRA234_RESET_MPHY_L1_TX>,
						 <&bpmp TEGRA234_RESET_MPHY_CLK_CTL>,
						 <&bpmp TEGRA234_RESET_UFSHC>,
						 <&bpmp TEGRA234_RESET_UFSHC_AXI_M>,
						 <&bpmp TEGRA234_RESET_UFSHC_LP_SEQ>;
					reset-names = "mphy-l0-rx-rst", "mphy-l0-tx-rst",
						      "mphy-l1-rx-rst", "mphy-l1-tx-rst",
						      "mphy-clk-ctl-rst", "ufs-rst",
						      "ufs-axi-m-rst", "ufshc-lp-rst";
					nvidia,enable-x2-config;
					nvidia,mask-fast-auto-mode;
					nvidia,enable-hs-mode;
					nvidia,max-hs-gear = <4>;
					nvidia,max-pwm-gear = <0>;
					vcc-max-microamp = <0>;
					vccq-max-microamp = <0>;
					vccq2-max-microamp = <0>;
					nvidia,configure-uphy-pll3;
					status = "disabled";

					ufs_variant {
						compatible = "tegra234,ufs_variant";
					};
				};

				serial@3110000 {
					compatible = "nvidia,tegra194-hsuart";
					reg = <0x03110000 0x10000>;
					reg-shift = <2>;
					interrupts = <0 113 0x04>;
					clocks = <&bpmp TEGRA234_CLK_UARTB>,
						 <&bpmp TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "serial", "parent";
					resets = <&bpmp TEGRA234_RESET_UARTB>;
					reset-names = "serial";
					status = "disabled";
				};

				serial@31d0000 {
					compatible = "arm,sbsa-uart";
					reg = <0x31d0000 0x10000>;
					interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>;
					current-speed = <115200>;
					status = "disabled";
				};

				mmc@3400000 {
					compatible = "nvidia,tegra234-sdhci", "nvidia,tegra194-sdhci";
					reg = <0x03400000 0x20000>;
					interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
					clocks = <&bpmp TEGRA234_CLK_SDMMC1>,
						 <&bpmp TEGRA234_CLK_SDMMC_LEGACY_TM>;
					clock-names = "sdhci", "tmclk";
					assigned-clocks = <&bpmp TEGRA234_CLK_SDMMC1>,
							 <&bpmp TEGRA234_CLK_PLLC4_MUXED>;
					assigned-clock-parents =
								<&bpmp TEGRA234_CLK_PLLC4_MUXED>,
								<&bpmp TEGRA234_CLK_PLLC4_VCO_DIV2>;
					resets = <&bpmp TEGRA234_RESET_SDMMC1>;
					reset-names = "sdhci";
					interconnects = <&mc TEGRA234_MEMORY_CLIENT_SDMMCRA &emc>,
					<&mc TEGRA234_MEMORY_CLIENT_SDMMCWA &emc>;
					interconnect-names = "dma-mem", "write";
					iommus = <&smmu_niso1 TEGRA234_SID_SDMMC1A>;
					pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
					pinctrl-0 = <&sdmmc1_3v3>;
					pinctrl-1 = <&sdmmc1_1v8>;
					nvidia,pad-autocal-pull-up-offset-3v3-timeout =
											<0x07>;
					nvidia,pad-autocal-pull-down-offset-3v3-timeout =
											<0x07>;
					nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>;
					nvidia,pad-autocal-pull-down-offset-1v8-timeout =
											<0x07>;
					nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>;
					nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>;
					nvidia,default-tap = <14>;
					nvidia,default-trim = <0x8>;
					sd-uhs-sdr25;
					sd-uhs-sdr50;
					sd-uhs-ddr50;
					sd-uhs-sdr104;
					bus-width = <4>;
					cd-gpios = <&gpio TEGRA234_MAIN_GPIO(G, 7) GPIO_ACTIVE_LOW>;
					disable-wp;
					status = "disabled";
				};

				tachometer@39c0000 {
					compatible = "nvidia,pwm-tegra234-tachometer";
					reg = <0x039c0000 0x10>;
					#pwm-cells = <2>;
					clocks = <&bpmp TEGRA234_CLK_TACH0>;
					clock-names = "tach";
					resets = <&bpmp TEGRA234_RESET_TACH0>;
					reset-names = "tach";
					pulse-per-rev = <2>;
					capture-window-length = <2>;
					disable-clk-gate;
					status = "disabled";
				};

				gpu@17000000 {
					compatible = "nvidia,ga10b";
					reg = <0x17000000 0x01000000>,
					      <0x18000000 0x01000000>,
					      <0x03b41000 0x00001000>;
					interrupt-parent = <&gic>;
					interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "stall0", "stall1", "stall2", "nonstall";
					power-domains = <&bpmp TEGRA234_POWER_DOMAIN_GPU>;
					clocks = <&bpmp TEGRA234_CLK_GPUSYS>,
						 <&bpmp TEGRA234_CLK_GPC0CLK>,
						 <&bpmp TEGRA234_CLK_GPC1CLK>;
					clock-names = "sysclk", "gpc0clk", "gpc1clk";
					resets = <&bpmp TEGRA234_RESET_GPU>;
					dma-coherent;

					nvidia,bpmp = <&bpmp>;

					status = "disabled";
				};

				aconnect@2900000 {
					ahub@2900800 {
						/* Below AHUB modules are not yet upstreamed */
						tegra_arad: arad@290e400 {
							status = "disabled";

							compatible = "nvidia,tegra186-arad";
							reg = <0x290e400 0x400>;
							#address-cells = <1>;
							#size-cells = <1>;
							#sound-dai-cells = <1>;
						};

						tegra_afc1: afc@2907000 {
							status = "disabled";

							compatible = "nvidia,tegra234-afc",
								     "nvidia,tegra186-afc";
							reg = <0x2907000 0x100>;
							#address-cells = <1>;
							#size-cells = <1>;
							sound-name-prefix = "AFC1";
							#sound-dai-cells = <1>;
						};

						tegra_afc2: afc@2907100 {
							status = "disabled";

							compatible = "nvidia,tegra234-afc",
								     "nvidia,tegra186-afc";
							reg = <0x2907100 0x100>;
							#address-cells = <1>;
							#size-cells = <1>;
							sound-name-prefix = "AFC2";
							#sound-dai-cells = <1>;
						};

						tegra_afc3: afc@2907200 {
							status = "disabled";

							compatible = "nvidia,tegra234-afc",
								     "nvidia,tegra186-afc";
							reg = <0x2907200 0x100>;
							#address-cells = <1>;
							#size-cells = <1>;
							sound-name-prefix = "AFC3";
							#sound-dai-cells = <1>;
						};

						tegra_afc4: afc@2907300 {
							status = "disabled";

							compatible = "nvidia,tegra234-afc",
								     "nvidia,tegra186-afc";
							reg = <0x2907300 0x100>;
							#address-cells = <1>;
							#size-cells = <1>;
							sound-name-prefix = "AFC4";
							#sound-dai-cells = <1>;
						};

						tegra_afc5: afc@2907400 {
							status = "disabled";

							compatible = "nvidia,tegra234-afc",
								     "nvidia,tegra186-afc";
							reg = <0x2907400 0x100>;
							#address-cells = <1>;
							#size-cells = <1>;
							sound-name-prefix = "AFC5";
							#sound-dai-cells = <1>;
						};

						tegra_afc6: afc@2907500 {
							status = "disabled";

							compatible = "nvidia,tegra234-afc",
								     "nvidia,tegra186-afc";
							reg = <0x2907500 0x100>;
							#address-cells = <1>;
							#size-cells = <1>;
							sound-name-prefix = "AFC6";
							#sound-dai-cells = <1>;
						};
					};
				};

				ethernet@2310000 {
					compatible = "nvidia,nveqos";
					reg = <0x02310000 0x10000>,    /* EQOS Base Register */
					      <0x023D0000 0x10000>,    /* MACSEC Base Register */
					      <0x02300000 0x10000>;    /* HV Base Register */
					reg-names = "mac", "macsec-base", "hypervisor";
					interrupts = <0 194 0x4>,       /* common */
						     <0 186 0x4>, /* vm0 */
						     <0 187 0x4>, /* vm1 */
						     <0 188 0x4>, /* vm2 */
						     <0 189 0x4>, /* vm3 */
						     <0 190 0x4>, /* MACsec non-secure intr */
						     <0 191 0x4>; /* MACsec secure intr */
					interrupt-names = "common", "vm0", "vm1", "vm2", "vm3",
							  "macsec-ns-irq", "macsec-s-irq";
					resets = <&bpmp TEGRA234_RESET_EQOS>,
						 <&bpmp TEGRA234_RESET_EQOS_MACSEC>; /* MACsec non-secure reset */
					reset-names = "mac", "macsec_ns_rst";
					clocks = <&bpmp TEGRA234_CLK_PLLREFE_VCOOUT>,
						 <&bpmp TEGRA234_CLK_EQOS_AXI>,
						 <&bpmp TEGRA234_CLK_EQOS_RX>,
						 <&bpmp TEGRA234_CLK_EQOS_PTP_REF>,
						 <&bpmp TEGRA234_CLK_EQOS_TX>,
						 <&bpmp TEGRA234_CLK_AXI_CBB>,
						 <&bpmp TEGRA234_CLK_EQOS_RX_M>,
						 <&bpmp TEGRA234_CLK_EQOS_RX_INPUT>,
						 <&bpmp TEGRA234_CLK_EQOS_MACSEC_TX>,
						 <&bpmp TEGRA234_CLK_EQOS_TX_DIVIDER>,
						 <&bpmp TEGRA234_CLK_EQOS_MACSEC_RX>;
					clock-names = "pllrefe_vcoout", "eqos_axi", "eqos_rx",
						      "eqos_ptp_ref", "eqos_tx", "axi_cbb",
						      "eqos_rx_m", "eqos_rx_input",
						      "eqos_macsec_tx", "eqos_tx_divider",
						      "eqos_macsec_rx";
	#if TEGRA_IOMMU_DT_VERSION >= DT_VERSION_2
					interconnects = <&mc TEGRA234_MEMORY_CLIENT_EQOSR>,
							<&mc TEGRA234_MEMORY_CLIENT_EQOSW>;
					interconnect-names = "dma-mem", "write";
	#endif
					iommus = <&smmu_niso1 TEGRA234_SID_EQOS>;
					nvidia,num-dma-chans = <8>;
					nvidia,num-mtl-queues = <8>;
					nvidia,mtl-queues = <0 1 2 3 4 5 6 7>;
					nvidia,dma-chans = <0 1 2 3 4 5 6 7>;
					nvidia,tc-mapping = <0 1 2 3 4 5 6 7>;
					/* Residual Queue can be any valid queue except RxQ0 */
					nvidia,residual-queue = <1>;
					nvidia,rx-queue-prio = <0x2 0x1 0x30 0x48 0x0 0x0 0x0 0x0>;
					nvidia,tx-queue-prio = <0x0 0x7 0x2 0x3 0x0 0x0 0x0 0x0>;
					nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2>;
					nvidia,vm-irq-config = <&eqos_vm_irq_config>;
					status = "disabled";
					nvidia,dcs-enable = <0x1>;
					nvidia,macsec-enable = <0x1>;
					nvidia,pad_calibration = <0x1>;
					/* pad calibration 2's complement offset for pull-down value */
					nvidia,pad_auto_cal_pd_offset = <0x0>;
					/* pad calibration 2's complement offset for pull-up value */
					nvidia,pad_auto_cal_pu_offset = <0x0>;
					nvidia,rx_riwt = <512>;
					nvidia,rx_frames = <64>;
					nvidia,tx_usecs = <256>;
					nvidia,tx_frames = <5>;
					nvidia,promisc_mode = <1>;
					nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
					nvidia,ptp_ref_clock_speed = <208333334>;
					nvidia,instance_id = <4>; /* EQOS instance */
					nvidia,ptp-rx-queue = <3>;
					pinctrl-names = "mii_rx_disable", "mii_rx_enable";
					pinctrl-0 = <&eqos_mii_rx_input_state_disable>;
					pinctrl-1 = <&eqos_mii_rx_input_state_enable>;
					nvidia,dma_rx_ring_sz = <1024>;
					nvidia,dma_tx_ring_sz = <1024>;
					dma-coherent;
				};

				ethernet@6800000 {
					compatible = "nvidia,tegra234-mgbe";
					reg = <0x06810000 0x10000>, /* MGBE base */
					      <0x068A0000 0x10000>, /* XPCS base */
					      <0x068D0000 0x10000>, /* MACsec RM base */
					      <0x06800000 0x10000>; /* HV base */
					reg-names = "mac", "xpcs", "macsec-base", "hypervisor";
					interrupts =    <0 384 0x4>,    /* common */
							<0 385 0x4>,    /* vm0 */
							<0 386 0x4>,    /* vm1 */
							<0 387 0x4>,    /* vm2 */
							<0 388 0x4>,    /* vm3 */
							<0 389 0x4>,    /* vm4 */
							<0 390 0x4>,    /* MACsec non-secure intr */
							<0 391 0x4>;    /* MACsec secure intr */
					interrupt-names = "common", "vm0", "vm1", "vm2", "vm3", "vm4",
							  "macsec-ns-irq", "macsec-s-irq";
					resets = <&bpmp TEGRA234_RESET_MGBE0_MAC>,
						 <&bpmp TEGRA234_RESET_MGBE0_PCS>,
						 <&bpmp TEGRA234_RESET_MGBE0_MACSEC>; /* MACsec non-secure reset */
					reset-names = "mac", "pcs", "macsec_ns_rst";
					clocks = <&bpmp TEGRA234_CLK_MGBE0_RX_INPUT_M>,
						 <&bpmp TEGRA234_CLK_MGBE0_RX_PCS_M>,
						 <&bpmp TEGRA234_CLK_MGBE0_RX_PCS_INPUT>,
						 <&bpmp TEGRA234_CLK_MGBE0_RX_PCS>,
						 <&bpmp TEGRA234_CLK_MGBE0_TX>,
						 <&bpmp TEGRA234_CLK_MGBE0_TX_PCS>,
						 <&bpmp TEGRA234_CLK_MGBE0_MAC_DIVIDER>,
						 <&bpmp TEGRA234_CLK_MGBE0_MAC>,
						 <&bpmp TEGRA234_CLK_MGBE0_EEE_PCS>,
						 <&bpmp TEGRA234_CLK_MGBE0_APP>,
						 <&bpmp TEGRA234_CLK_MGBE0_PTP_REF>,
						 <&bpmp TEGRA234_CLK_MGBE0_MACSEC>,
						 <&bpmp TEGRA234_CLK_MGBE0_RX_INPUT>;
					clock-names = "rx-input-m", "rx-pcs-m", "rx-pcs-input",
						      "rx-pcs", "tx", "tx-pcs", "mac-divider",
						      "mac", "eee-pcs", "mgbe", "ptp-ref",
						      "mgbe_macsec", "rx-input";
					interconnects = <&mc TEGRA234_MEMORY_CLIENT_MGBEARD>,
							<&mc TEGRA234_MEMORY_CLIENT_MGBEAWR>;
					interconnect-names = "dma-mem", "write";
					iommus = <&smmu_niso0 TEGRA234_SID_MGBE>;
					power-domains = <&bpmp TEGRA234_POWER_DOMAIN_MGBEB>;
					nvidia,vm-irq-config = <&mgbe_vm_irq_config>;
					nvidia,num-dma-chans = <10>;
					nvidia,dma-chans = <0 1 2 3 4 5 6 7 8 9>;
					nvidia,num-mtl-queues = <10>;
					nvidia,mtl-queues = <0 1 2 3 4 5 6 7 8 9>;
					nvidia,tc-mapping = <0 1 2 3 4 5 6 7 0 1>;
					/* Residual Queue can be any valid queue except RxQ0 */
					nvidia,residual-queue = <1>;
					nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2 2 2>;
					nvidia,tx-queue-prio = <0 1 2 3 4 5 6 7 0 0>;
					nvidia,rx-queue-prio = <0x1 0x2 0x4 0x8 0x10 0x20 0x40 0x80 0x0 0x0>;
					nvidia,dcs-enable = <0x1>;
					nvidia,macsec-enable = <0x1>;
					nvidia,rx_riwt = <512>;
					nvidia,rx_frames = <64>;
					nvidia,tx_usecs = <256>;
					nvidia,tx_frames = <16>;
					nvidia,promisc_mode = <1>;
					nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
					nvidia,ptp_ref_clock_speed = <312500000>;
					nvidia,instance_id = <0>; /* MGBE0 instance */
					nvidia,ptp-rx-queue = <3>;
					nvidia,dma_rx_ring_sz = <4096>;
					nvidia,dma_tx_ring_sz = <4096>;
					dma-coherent;
					status = "disabled";
				};

				pwm2: pwm@3290000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0x3290000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM2>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM2>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				pwm3: pwm@32a0000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0x32a0000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM3>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM3>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				pwm4: pwm@c340000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0xc340000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM4>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM4>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				pwm5: pwm@32c0000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0x32c0000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM5>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM5>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				pwm6: pwm@32d0000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0x32d0000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM6>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM6>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				pwm7: pwm@32e0000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0x32e0000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM7>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM7>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				pwm8: pwm@32f0000 {
					compatible = "nvidia,tegra234-pwm",
						     "nvidia,tegra194-pwm";
					reg = <0x32f0000 0x10000>;
					clocks = <&bpmp TEGRA234_CLK_PWM8>;
					clock-names = "pwm";
					resets = <&bpmp TEGRA234_RESET_PWM8>;
					reset-names = "pwm";
					status = "disabled";
					#pwm-cells = <2>;
				};

				host1x@13e00000 {
					nvjpg@15380000 {
						compatible = "nvidia,tegra234-nvjpg";
						reg = <0x15380000 0x00040000>;
						clocks = <&bpmp TEGRA234_CLK_NVJPG>;
						clock-names = "nvjpg";
						resets = <&bpmp TEGRA234_RESET_NVJPG>;
						reset-names = "nvjpg";

						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVJPGA>;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVJPGSRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_NVJPGSWR &emc>;
						interconnect-names = "dma-mem", "write";
						iommus = <&smmu_niso1 TEGRA234_SID_NVJPG>;
						dma-coherent;

						nvidia,host1x-class = <0xc0>;
						status = "disabled";
					};

					nvdec@15480000 {
						compatible = "nvidia,tegra234-nvdec";
						reg = <0x15480000 0x00040000>;
						clocks = <&bpmp TEGRA234_CLK_NVDEC>,
							 <&bpmp TEGRA234_CLK_FUSE>,
							 <&bpmp TEGRA234_CLK_TSEC_PKA>;
						clock-names = "nvdec", "fuse", "tsec_pka";
						resets = <&bpmp TEGRA234_RESET_NVDEC>;
						reset-names = "nvdec";
						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVDEC>;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVDECSRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_NVDECSWR &emc>;
						interconnect-names = "dma-mem", "write";
						iommus = <&smmu_niso1 TEGRA234_SID_NVDEC>;
						dma-coherent;

						nvidia,memory-controller = <&mc>;
						status = "disabled";
					};

					nvenc@154c0000 {
						compatible = "nvidia,tegra234-nvenc";
						reg = <0x154c0000 0x00040000>;
						clocks = <&bpmp TEGRA234_CLK_NVENC>;
						clock-names = "nvenc";
						resets = <&bpmp TEGRA234_RESET_NVENC>;
						reset-names = "nvenc";

						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVENC>;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVENCSRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_NVENCSWR &emc>;
						interconnect-names = "dma-mem", "write";
						iommus = <&smmu_niso0 TEGRA234_SID_NVENC>;
						dma-coherent;
						status = "disabled";
					};

					nvjpg@15540000 {
						compatible = "nvidia,tegra234-nvjpg";
						reg = <0x15540000 0x00040000>;
						clocks = <&bpmp TEGRA234_CLK_NVJPG1>;
						clock-names = "nvjpg";
						resets = <&bpmp TEGRA234_RESET_NVJPG1>;
						reset-names = "nvjpg";

						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVJPGB>;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVJPG1SRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_NVJPG1SWR &emc>;
						interconnect-names = "dma-mem", "write";
						iommus = <&smmu_niso0 TEGRA234_SID_NVJPG1>;
						dma-coherent;

						nvidia,host1x-class = <0x07>;
						status = "disabled";
					};

					ofa@15a50000 {
						compatible = "nvidia,tegra234-ofa";
						reg = <0x15a50000 0x00040000>;
						clocks = <&bpmp TEGRA234_CLK_OFA>;
						clock-names = "ofa";
						resets = <&bpmp TEGRA234_RESET_OFA>;
						reset-names = "ofa";

						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_OFA>;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_OFAR &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_OFAW &emc>;
						interconnect-names = "dma-mem", "write";
						iommus = <&smmu_niso0 TEGRA234_SID_OFA>;
						dma-coherent;
						status = "disabled";
					};

					se@15810000 {
						compatible = "nvidia,tegra234-se1-nvhost";
						reg = <0x15810000 0x10000>;
						supported-algos = "drbg";
						nvidia,io-coherent;
						opcode_addr = <0x1004>;
						clocks = <&bpmp TEGRA234_CLK_SE>;
						clock-names = "se";

						iommus = <&smmu_niso1 TEGRA234_SID_SES_SE0>;
						dma-coherent;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_SESRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_SESWR &emc>;
						interconnect-names = "read", "write";
						status = "disabled";
					};

					se@15820000 {
						compatible = "nvidia,tegra234-se2-nvhost";
						reg = <0x15820000 0x10000>;
						supported-algos = "aes", "cmac", "xts", "aead";
						nvidia,io-coherent;
						opcode_addr = <0x2004>;
						clocks = <&bpmp TEGRA234_CLK_SE>;
						clock-names = "se";

						iommus = <&smmu_niso1 TEGRA234_SID_SES_SE1>;
						dma-coherent;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_SESRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_SESWR &emc>;
						interconnect-names = "read", "write";

						status = "disabled";
					};

					se@15840000 {
						compatible = "nvidia,tegra234-se4-nvhost";
						reg = <0x15840000 0x10000>;
						supported-algos = "sha", "sha3", "hmac";
						nvidia,io-coherent;
						opcode_addr = <0x4004>;
						clocks = <&bpmp TEGRA234_CLK_SE>;
						clock-names = "se";

						iommus = <&smmu_niso1 TEGRA234_SID_SES_SE2>;
						dma-coherent;
						interconnects = <&mc TEGRA234_MEMORY_CLIENT_SESRD &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_SESWR &emc>;
						interconnect-names = "read", "write";

						status = "disabled";
					};

					tsec@15500000 {
						compatible = "nvidia,tegra234-tsec";
						reg = <0x15500000 0x00040000>;
						interrupts = <0 228 0x04>;
						resets = <&bpmp TEGRA234_RESET_TSEC>;
						clocks = <&bpmp TEGRA234_CLK_TSEC>,
							 <&bpmp  TEGRA234_CLK_FUSE>,
							 <&bpmp  TEGRA234_CLK_TSEC_PKA>;
						clock-names = "tsec", "efuse", "tsec_pka";

						iommus = <&smmu_niso1 TEGRA234_SID_TSEC>;
						nvidia,memory-controller = <&mc>;
						dma-coherent;
						status = "disabled";
					};

					tegra_soc_hwpm {
						compatible = "nvidia,t234-soc-hwpm";
						dma-coherent;
						reg = <0xf100000 0x1000>,
						      <0xf101000 0x1000>,
						      <0xf102000 0x1000>,
						      <0xf103000 0x1000>,
						      <0xf104000 0x1000>,
						      <0xf105000 0x1000>,
						      <0xf106000 0x1000>,
						      <0xf107000 0x1000>,
						      <0xf108000 0x1000>,
						      <0xf109000 0x1000>,
						      <0xf10a000 0x1000>,
						      <0xf10b000 0x1000>,
						      <0xf10c000 0x1000>,
						      <0xf10d000 0x1000>,
						      <0xf10e000 0x1000>,
						      <0xf10f000 0x1000>,
						      <0xf110000 0x1000>,
						      <0xf111000 0x1000>,
						      <0xf112000 0x1000>,
						      <0xf113000 0x1000>,
						      <0xf114000 0x1000>,
						      <0xf115000 0x1000>,
						      <0xf116000 0x1000>,
						      <0xf117000 0x1000>,
						      <0xf118000 0x1000>,
						      <0xf119000 0x1000>,
						      <0xf11a000 0x1000>,
						      <0xf11b000 0x1000>,
						      <0xf11c000 0x1000>,
						      <0xf11d000 0x1000>,
						      <0xf11e000 0x1000>,
						      <0xf11f000 0x1000>,
						      <0xf120000 0x1000>,
						      <0xf121000 0x1000>,
						      <0xf122000 0x1000>,
						      <0xf123000 0x1000>,
						      <0xf124000 0x1000>,
						      <0xf125000 0x1000>,
						      <0xf126000 0x1000>,
						      <0xf127000 0x1000>,
						      <0xf128000 0x1000>,
						      <0xf129000 0x1000>,
						      <0xf12a000 0x1000>,
						      <0xf12b000 0x1000>,
						      <0xf12c000 0x1000>,
						      <0xf12d000 0x1000>,
						      <0xf12e000 0x1000>,
						      <0xf12f000 0x1000>,
						      <0xf130000 0x1000>,
						      <0xf131000 0x1000>,
						      <0xf132000 0x1000>,
						      <0xf133000 0x1000>,
						      <0xf14a000 0x2000>,
						      <0xf14d000 0x1000>;

						reg-names = "perfmon_vi0",
							"perfmon_vi1",
							"perfmon_isp0",
							"perfmon_vica0",
							"perfmon_ofaa0",
							"perfmon_pvav0", "perfmon_pvav1", "perfmon_pvac0",
							"perfmon_nvdlab0", "perfmon_nvdlab1",
							"perfmon_nvdisplay0",
							"perfmon_sys0",
							"perfmon_mgbe0", "perfmon_mgbe1",
							"perfmon_mgbe2", "perfmon_mgbe3",
							"perfmon_scf",
							"perfmon_nvdeca0",
							"perfmon_nvenca0",
							"perfmon_mssnvlhsh0",
							"perfmon_pcie0", "perfmon_pcie1",
							"perfmon_pcie2", "perfmon_pcie3", "perfmon_pcie4",
							"perfmon_pcie5", "perfmon_pcie6", "perfmon_pcie7",
							"perfmon_pcie8", "perfmon_pcie9", "perfmon_pcie10",
							"perfmon_msschannel_parta0",
							"perfmon_msschannel_parta1",
							"perfmon_msschannel_parta2",
							"perfmon_msschannel_parta3",
							"perfmon_msschannel_partb0",
							"perfmon_msschannel_partb1",
							"perfmon_msschannel_partb2",
							"perfmon_msschannel_partb3",
							"perfmon_msschannel_partc0",
							"perfmon_msschannel_partc1",
							"perfmon_msschannel_partc2",
							"perfmon_msschannel_partc3",
							"perfmon_msschannel_partd0",
							"perfmon_msschannel_partd1",
							"perfmon_msschannel_partd2",
							"perfmon_msschannel_partd3",
							"perfmon_msshub0", "perfmon_msshub1",
							"perfmon_mssmcfclient0", "perfmon_mssmcfmem0",
							"perfmon_mssmcfmem1",
							"pma", "rtr";

						clocks = <&bpmp TEGRA234_CLK_LA>,
								<&bpmp TEGRA234_CLK_PLLREFE_VCOOUT_GATED>;
						clock-names = "la", "parent";
						resets = <&bpmp TEGRA234_RESET_LA>,
							<&bpmp TEGRA234_RESET_HWPM>;
						reset-names = "la", "hwpm";
						iommus = <&smmu_niso1 TEGRA234_SID_HWMP_PMA>;
						status = "disabled";
					};

					nvdla0: nvdla0@15880000 {
						compatible = "nvidia,tegra234-nvdla";
						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_DLAA>;
						reg = <0x15880000 0x00040000>;
						interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>;

						resets = <&bpmp TEGRA234_RESET_DLA0>;
						clocks = <&bpmp TEGRA234_CLK_DLA0_CORE>,
							 <&bpmp TEGRA234_CLK_DLA0_FALCON>;
						clock-names = "nvdla0", "nvdla0_flcn";

						interconnects = <&mc TEGRA234_MEMORY_CLIENT_DLA0RDA &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_DLA0FALRDB &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_DLA0WRA &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_DLA0FALWRB &emc>;
						interconnect-names = "dma-mem", "read-1", "write", "write-1";
						iommus = <&smmu_niso1 TEGRA234_SID_NVDLA0>;
						dma-coherent;
						status = "disabled";
					};

					nvdla1: nvdla1@158c0000 {
						compatible = "nvidia,tegra234-nvdla";
						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_DLAB>;
						reg = <0x158c0000 0x00040000>;
						interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>;

						resets = <&bpmp TEGRA234_RESET_DLA1>;
						clocks = <&bpmp TEGRA234_CLK_DLA1_CORE>,
							 <&bpmp TEGRA234_CLK_DLA1_FALCON>;
						clock-names = "nvdla1", "nvdla1_flcn";

						interconnects = <&mc TEGRA234_MEMORY_CLIENT_DLA1RDA &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_DLA1FALRDB &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_DLA1WRA &emc>,
								<&mc TEGRA234_MEMORY_CLIENT_DLA1FALWRB &emc>;
						interconnect-names = "dma-mem", "read-1", "write", "write-1";
						iommus = <&smmu_niso0 TEGRA234_SID_NVDLA1>;
						dma-coherent;
						status = "disabled";
					};

					pva0: pva0@16000000 {
						compatible = "nvidia,tegra234-pva";
						power-domains = <&bpmp TEGRA234_POWER_DOMAIN_PVA>;
						reg = <0x16000000 0x800000>,
						      <0x24700000 0x080000>;
						interrupts = <0 234 0x04>,
							<0 432 0x04>,
							<0 433 0x04>,
							<0 434 0x04>,
							<0 435 0x04>,
							<0 436 0x04>,
							<0 437 0x04>,
							<0 438 0x04>,
							<0 439 0x04>;
						resets = <&bpmp TEGRA234_RESET_PVA0_ALL>;
						clocks = <&bpmp TEGRA234_CLK_PVA0_CPU_AXI>,
							 <&bpmp TEGRA234_CLK_NAFLL_PVA0_VPS>,
							 <&bpmp TEGRA234_CLK_PVA0_VPS>;
						clock-names = "axi", "vps0", "vps1";

						iommus = <&smmu_niso1 TEGRA234_SID_PVA0>;
						dma-coherent;
						status = "disabled";

						pva0_ctx0n1: pva0_niso1_ctx0 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM0>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx1n1: pva0_niso1_ctx1 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM1>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx2n1: pva0_niso1_ctx2 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM2>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx3n1: pva0_niso1_ctx3 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM3>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx4n1: pva0_niso1_ctx4 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM4>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx5n1: pva0_niso1_ctx5 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM5>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx6n1: pva0_niso1_ctx6 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM6>;
							dma-coherent;
							status = "disabled";
						};

						pva0_ctx7n1: pva0_niso1_ctx7 {
							compatible = "nvidia,pva-tegra186-iommu-context";
							iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM7>;
							dma-coherent;
							status = "disabled";
						};
					};
				};

				mttcan@c310000 {
					compatible = "nvidia,tegra194-mttcan";
					reg = <0x0c310000 0x144>,
						<0x0c311000 0x32>,
						<0x0c312000 0x1000>;
					reg-names = "can-regs", "glue-regs", "msg-ram";
					interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
					pll_source = "pllaon";
					clocks = <&bpmp TEGRA234_CLK_CAN1_CORE>,
						<&bpmp TEGRA234_CLK_CAN1_HOST>,
						<&bpmp TEGRA234_CLK_CAN1>,
						<&bpmp TEGRA234_CLK_PLLAON>;
					clock-names = "can_core", "can_host","can","pllaon";
					resets = <&bpmp TEGRA234_RESET_CAN1>;
					reset-names = "can";
					mram-params = <0 16 16 32 0 0 16 16 16>;
					tx-config = <0 16 0 64>;
					rx-config = <64 64 64>;
					bitrates = <500 2000>;
					/* bittimes = <bitrate tdc_dbtp brp tseg1 tseg2 sjw support_bitrate> */
					/* support_bitrate = nominal(0x1), data(0x2) by bitwise OR */
					bittimes = <125  0x00 0x0F 0x13 0x03 0x00 0x03>,
						<250  0x00 0x00 0xAE 0x17 0x00 0x01>,
						<250  0x00 0x07 0x13 0x03 0x00 0x02>,
						<500  0x00 0x03 0x13 0x03 0x00 0x03>,
						<1000 0x00 0x01 0x10 0x06 0x00 0x03>,
						<2000 0x00 0x00 0x10 0x06 0x00 0x02>;
					status = "disabled";
				};

				mttcan@c320000 {
					compatible = "nvidia,tegra194-mttcan";
					reg = <0x0c320000 0x144>,
						<0x0c321000 0x32>,
						<0x0c322000 0x1000>;
					reg-names = "can-regs", "glue-regs", "msg-ram";
					interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
					pll_source = "pllaon";
					clocks = <&bpmp TEGRA234_CLK_CAN2_CORE>,
						<&bpmp TEGRA234_CLK_CAN2_HOST>,
						<&bpmp TEGRA234_CLK_CAN2>,
						<&bpmp TEGRA234_CLK_PLLAON>;
					clock-names = "can_core", "can_host","can","pllaon";
					resets = <&bpmp TEGRA234_RESET_CAN2>;
					reset-names = "can";
					mram-params = <0 16 16 32 0 0 16 16 16>;
					tx-config = <0 16 0 64>;
					rx-config = <64 64 64>;
					bitrates = <500 2000>;
					/* bittimes = <bitrate tdc_dbtp brp tseg1 tseg2 sjw support_bitrate> */
					/* support_bitrate = nominal(0x1), data(0x2) by bitwise OR */
					bittimes = <125  0x00 0x0F 0x13 0x03 0x00 0x03>,
						<250  0x00 0x00 0xAE 0x17 0x00 0x01>,
						<250  0x00 0x07 0x13 0x03 0x00 0x02>,
						<500  0x00 0x03 0x13 0x03 0x00 0x03>,
						<1000 0x00 0x01 0x10 0x06 0x00 0x03>,
						<2000 0x00 0x00 0x10 0x06 0x00 0x02>;
					status = "disabled";
				};

				xusb_padctl: padctl@3520000 {
					compatible = "nvidia,tegra234-xusb-padctl";
					reg = <0x03520000 0x20000>,
					      <0x03540000 0x10000>;
					reg-names = "padctl", "ao";
					interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;

					resets = <&bpmp TEGRA234_RESET_XUSB_PADCTL>;
					reset-names = "padctl";

					status = "disabled";

					pads {
						usb2 {
							clocks = <&bpmp TEGRA234_CLK_USB2_TRK>;
							clock-names = "trk";

							lanes {
								xpads_usb2_lanes_usb2_0: usb2-0 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};

								xpads_usb2_lanes_usb2_1: usb2-1 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};

								xpads_usb2_lanes_usb2_2: usb2-2 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};

								xpads_usb2_lanes_usb2_3: usb2-3 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};
							};
						};

						usb3 {
							lanes {
								xpads_usb3_lanes_usb3_0: usb3-0 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};

								xpads_usb3_lanes_usb3_1: usb3-1 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};

								xpads_usb3_lanes_usb3_2: usb3-2 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};

								xpads_usb3_lanes_usb3_3: usb3-3 {
									nvidia,function = "xusb";
									status = "disabled";
									#phy-cells = <0>;
								};
							};
						};
					};

					ports {
						usb2-0 {
							status = "disabled";
						};

						usb2-1 {
							status = "disabled";
						};

						usb2-2 {
							status = "disabled";
						};

						usb2-3 {
							status = "disabled";
						};

						usb3-0 {
							status = "disabled";
						};

						usb3-1 {
							status = "disabled";
						};

						usb3-2 {
							status = "disabled";
						};

						usb3-3 {
							status = "disabled";
						};
					};
				};

				usb@3550000 {
					compatible = "nvidia,tegra234-xudc";
					reg = <0x03550000 0x8000>,
					      <0x03558000 0x8000>;
					reg-names = "base", "fpci";
					interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
					clocks = <&bpmp TEGRA234_CLK_XUSB_CORE_DEV>,
						 <&bpmp TEGRA234_CLK_XUSB_CORE_SS>,
						 <&bpmp TEGRA234_CLK_XUSB_SS>,
						 <&bpmp TEGRA234_CLK_XUSB_FS>;
					clock-names = "dev", "ss", "ss_src", "fs_src";
					interconnects = <&mc TEGRA234_MEMORY_CLIENT_XUSB_DEVR &emc>,
							<&mc TEGRA234_MEMORY_CLIENT_XUSB_DEVW &emc>;
					interconnect-names = "dma-mem", "write";
					iommus = <&smmu_niso1 TEGRA234_SID_XUSB_DEV>;
					power-domains = <&bpmp TEGRA234_POWER_DOMAIN_XUSBB>,
							<&bpmp TEGRA234_POWER_DOMAIN_XUSBA>;
					power-domain-names = "dev", "ss";
					nvidia,xusb-padctl = <&xusb_padctl>;
					dma-coherent;
					status = "disabled";
				};

				usb@3610000 {
					compatible = "nvidia,tegra234-xusb";
					reg = <0x03610000 0x40000>,
					      <0x03600000 0x10000>,
					      <0x03650000 0x10000>;
					reg-names = "hcd", "fpci", "bar2";

					interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
						     <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;

					clocks = <&bpmp TEGRA234_CLK_XUSB_CORE_HOST>,
						 <&bpmp TEGRA234_CLK_XUSB_FALCON>,
						 <&bpmp TEGRA234_CLK_XUSB_CORE_SS>,
						 <&bpmp TEGRA234_CLK_XUSB_SS>,
						 <&bpmp TEGRA234_CLK_CLK_M>,
						 <&bpmp TEGRA234_CLK_XUSB_FS>,
						 <&bpmp TEGRA234_CLK_UTMIP_PLL>,
						 <&bpmp TEGRA234_CLK_CLK_M>,
						 <&bpmp TEGRA234_CLK_PLLE>;
					clock-names = "xusb_host", "xusb_falcon_src",
						      "xusb_ss", "xusb_ss_src", "xusb_hs_src",
						      "xusb_fs_src", "pll_u_480m", "clk_m",
						      "pll_e";
					interconnects = <&mc TEGRA234_MEMORY_CLIENT_XUSB_HOSTR &emc>,
							<&mc TEGRA234_MEMORY_CLIENT_XUSB_HOSTW &emc>;
					interconnect-names = "dma-mem", "write";
					iommus = <&smmu_niso1 TEGRA234_SID_XUSB_HOST>;

					power-domains = <&bpmp TEGRA234_POWER_DOMAIN_XUSBC>,
							<&bpmp TEGRA234_POWER_DOMAIN_XUSBA>;
					power-domain-names = "xusb_host", "xusb_ss";

					nvidia,xusb-padctl = <&xusb_padctl>;
					dma-coherent;
					status = "disabled";
				};
			};

			tegra_mce@e100000 {
				compatible = "nvidia,t23x-mce";
				reg =   <0x0 0x0E100000 0x0 0x00010000>, /* ARI BASE Core 0*/
						<0x0 0x0E110000 0x0 0x00010000>,
						<0x0 0x0E120000 0x0 0x00010000>,
						<0x0 0x0E130000 0x0 0x00010000>,
						<0x0 0x0E140000 0x0 0x00010000>,
						<0x0 0x0E150000 0x0 0x00010000>,
						<0x0 0x0E160000 0x0 0x00010000>,
						<0x0 0x0E170000 0x0 0x00010000>,
						<0x0 0x0E180000 0x0 0x00010000>,
						<0x0 0x0E190000 0x0 0x00010000>,
						<0x0 0x0E1A0000 0x0 0x00010000>,
						<0x0 0x0E1B0000 0x0 0x00010000>;
				status = "disabled";
			};

			scf-pmu {
				compatible = "nvidia,scf-pmu";
				interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-affinity = <&cpu0_0>;
				status = "disabled";
			};

			mgbe_vm_irq_config: mgbe-vm-irq-config {
				nvidia,num-vm-irqs = <5>;
				vm_irq1 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <0 1>;
					nvidia,vm-num = <0>;
					nvidia,vm-irq-id = <0>;
				};
				vm_irq2 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <2 3>;
					nvidia,vm-num = <1>;
					nvidia,vm-irq-id = <1>;
				};
				vm_irq3 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <4 5>;
					nvidia,vm-num = <2>;
					nvidia,vm-irq-id = <2>;
				};
				vm_irq4 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <6 7>;
					nvidia,vm-num = <3>;
					nvidia,vm-irq-id = <3>;
				};
				vm_irq5 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <8 9>;
					nvidia,vm-num = <4>;
					nvidia,vm-irq-id = <4>;
				};
			};

			eqos_vm_irq_config: vm-irq-config {
				nvidia,num-vm-irqs = <4>;
				vm_irq1 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <0 1>;
					nvidia,vm-num = <0>;
					nvidia,vm-irq-id = <0>;
				};
				vm_irq2 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <2 3>;
					nvidia,vm-num = <1>;
					nvidia,vm-irq-id = <1>;
				};
				vm_irq3 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <4 5>;
					nvidia,vm-num = <2>;
					nvidia,vm-irq-id = <2>;
				};
				vm_irq4 {
					nvidia,num-vm-channels = <2>;
					nvidia,vm-channels = <6 7>;
					nvidia,vm-num = <3>;
					nvidia,vm-irq-id = <3>;
				};
			};
		};
	};
};
