# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# ===========  Trust Zone converted config.  ===========
# ----------------------------------------------------------------------------------------------------
#                                        == General Options ==
# ----------------------------------------------------------------------------------------------------
family: rt6xx  # [Required], MCU family name; Possible options:['k32w1xx', 'kw45xx', 'lpc55s0x', 'lpc55s1x', 'lpc55s3x', 'lpc55s6x', 'mcxn9xx', 'nhs52s04', 'rt5xx', 'rt6xx']
revision: b0 # [Optional], Chip silicon revision; If needed this could be used to specify silicon revision of device.
tzpOutputFile: C:/Work/TrustZone/tzFile.bin # [Required], Optional name of output file for TZ binary; The name of output binary file with Trust Zone data.
trustZonePreset: # [Required], Customization of standard preset values; Trust Zone preset dictionary, with trust zone configuration.
  Secure vector table address (vtor_addr): '0xA55AA55A'  # [Optional], TZ Preset; Preset for Secure vector table address (vtor_addr)
  Non-secure vector table address (vtor_ns_addr): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure vector table address (vtor_ns_addr)
  Interrupt target non-secure register 0 (nvic_itns0): '0x00000000' # [Optional], TZ Preset; Preset for Interrupt target non-secure register 0 (nvic_itns0)
  Interrupt target non-secure register 1 (nvic_itns1): '0x00000000' # [Optional], TZ Preset; Preset for Interrupt target non-secure register 1 (nvic_itns1)
  MPU Control Register (mpu_ctrl): '0x00000000' # [Optional], TZ Preset; Preset for MPU Control Register (mpu_ctrl)
  MPU Memory Attribute Indirection Register 0 (mpu_mair0): '0x00000000' # [Optional], TZ Preset; Preset for MPU Memory Attribute Indirection Register 0 (mpu_mair0)
  MPU Memory Attribute Indirection Register 1 (mpu_mair1): '0x00000000' # [Optional], TZ Preset; Preset for MPU Memory Attribute Indirection Register 1 (mpu_mair1)
  MPU Region 0 Base Address Register (mpu_rbar0): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 0 Base Address Register (mpu_rbar0)
  MPU Region 0 Limit Address Register (mpu_rlar0): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 0 Limit Address Register (mpu_rlar0)
  MPU Region 1 Base Address Register (mpu_rbar1): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 1 Base Address Register (mpu_rbar1)
  MPU Region 1 Limit Address Register (mpu_rlar1): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 1 Limit Address Register (mpu_rlar1)
  MPU Region 2 Base Address Register (mpu_rbar2): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 2 Base Address Register (mpu_rbar2)
  MPU Region 2 Limit Address Register (mpu_rlar2): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 2 Limit Address Register (mpu_rlar2)
  MPU Region 3 Base Address Register (mpu_rbar3): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 3 Base Address Register (mpu_rbar3)
  MPU Region 3 Limit Address Register (mpu_rlar3): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 3 Limit Address Register (mpu_rlar3)
  MPU Region 4 Base Address Register (mpu_rbar4): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 4 Base Address Register (mpu_rbar4)
  MPU Region 4 Limit Address Register (mpu_rlar4): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 4 Limit Address Register (mpu_rlar4)
  MPU Region 5 Base Address Register (mpu_rbar5): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 5 Base Address Register (mpu_rbar5)
  MPU Region 5 Limit Address Register (mpu_rlar5): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 5 Limit Address Register (mpu_rlar5)
  MPU Region 6 Base Address Register (mpu_rbar6): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 6 Base Address Register (mpu_rbar6)
  MPU Region 6 Limit Address Register (mpu_rlar6): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 6 Limit Address Register (mpu_rlar6)
  MPU Region 7 Base Address Register (mpu_rbar7): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 7 Base Address Register (mpu_rbar7)
  MPU Region 7 Limit Address Register (mpu_rlar7): '0x00000000' # [Optional], TZ Preset; Preset for MPU Region 7 Limit Address Register (mpu_rlar7)
  Non-secure MPU Control Register. (mpu_ctrl_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Control Register. (mpu_ctrl_ns)
  Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns)
  Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns)
  Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns)
  Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns)
  Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns)
  Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns)
  Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns)
  Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns)
  Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns)
  Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns)
  Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns)
  Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns)
  Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns)
  Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns)
  Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns)
  Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns)
  Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns)
  Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns): '0x00000000' # [Optional], TZ Preset; Preset for Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns)
  SAU Control Register (sau_ctrl): '0x00000000' # [Optional], TZ Preset; Preset for SAU Control Register (sau_ctrl)
  SAU Region 0 Base Address Register (sau_rbar0): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 0 Base Address Register (sau_rbar0)
  SAU Region 0 Limit Address Register (sau_rlar0): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 0 Limit Address Register (sau_rlar0)
  SAU Region 1 Base Address Register (sau_rbar1): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 1 Base Address Register (sau_rbar1)
  SAU Region 1 Limit Address Register (sau_rlar1): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 1 Limit Address Register (sau_rlar1)
  SAU Region 2 Base Address Register (sau_rbar2): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 2 Base Address Register (sau_rbar2)
  SAU Region 2 Limit Address Register (sau_rlar2): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 2 Limit Address Register (sau_rlar2)
  SAU Region 3 Base Address Register (sau_rbar3): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 3 Base Address Register (sau_rbar3)
  SAU Region 3 Limit Address Register (sau_rlar3): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 3 Limit Address Register (sau_rlar3)
  SAU Region 4 Base Address Register (sau_rbar4): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 4 Base Address Register (sau_rbar4)
  SAU Region 4 Limit Address Register (sau_rlar4): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 4 Limit Address Register (sau_rlar4)
  SAU Region 5 Base Address Register (sau_rbar5): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 5 Base Address Register (sau_rbar5)
  SAU Region 5 Limit Address Register (sau_rlar5): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 5 Limit Address Register (sau_rlar5)
  SAU Region 6 Base Address Register (sau_rbar6): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 6 Base Address Register (sau_rbar6)
  SAU Region 6 Limit Address Register (sau_rlar6): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 6 Limit Address Register (sau_rlar6)
  SAU Region 7 Base Address Register (sau_rbar7): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 7 Base Address Register (sau_rbar7)
  SAU Region 7 Limit Address Register (sau_rlar7): '0x00000000' # [Optional], TZ Preset; Preset for SAU Region 7 Limit Address Register (sau_rlar7)
  ROM Slave Rule Register 0 (bootrom0_slave_rule0): '0x00000000' # [Optional], TZ Preset; Preset for ROM Slave Rule Register 0 (bootrom0_slave_rule0)
  ROM Memory Rule Register 0 (bootrom0_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for ROM Memory Rule Register 0 (bootrom0_mem_rule0)
  ROM Memory Rule Register 1 (bootrom0_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for ROM Memory Rule Register 1 (bootrom0_mem_rule1)
  ROM Memory Rule Register 2 (bootrom0_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for ROM Memory Rule Register 2 (bootrom0_mem_rule2)
  ROM Memory Rule Register 3 (bootrom0_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for ROM Memory Rule Register 3 (bootrom0_mem_rule3)
  Quad/Octal SPI Slave Rule Register 0 (qspi_slave_rule0): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI Slave Rule Register 0 (qspi_slave_rule0)
  Quad/Octal SPI 0 Memory Rule Register 0 (qspi0_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 0 Memory Rule Register 0 (qspi0_mem_rule0)
  Quad/Octal SPI 0 Memory Rule Register 1 (qspi0_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 0 Memory Rule Register 1 (qspi0_mem_rule1)
  Quad/Octal SPI 0 Memory Rule Register 2 (qspi0_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 0 Memory Rule Register 2 (qspi0_mem_rule2)
  Quad/Octal SPI 0 Memory Rule Register 3 (qspi0_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 0 Memory Rule Register 3 (qspi0_mem_rule3)
  Quad/Octal SPI 1 Memory Rule Register 0 (qspi1_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 1 Memory Rule Register 0 (qspi1_mem_rule0)
  Quad/Octal SPI 1 Memory Rule Register 1 (qspi1_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 1 Memory Rule Register 1 (qspi1_mem_rule1)
  Quad/Octal SPI 1 Memory Rule Register 2 (qspi1_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 1 Memory Rule Register 2 (qspi1_mem_rule2)
  Quad/Octal SPI 1 Memory Rule Register 3 (qspi1_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 1 Memory Rule Register 3 (qspi1_mem_rule3)
  Quad/Octal SPI 2 Memory Rule Register 0 (qspi2_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 2 Memory Rule Register 0 (qspi2_mem_rule0)
  Quad/Octal SPI 2 Memory Rule Register 1 (qspi2_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 2 Memory Rule Register 1 (qspi2_mem_rule1)
  Quad/Octal SPI 2 Memory Rule Register 2 (qspi2_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 2 Memory Rule Register 2 (qspi2_mem_rule2)
  Quad/Octal SPI 2 Memory Rule Register 3 (qspi2_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 2 Memory Rule Register 3 (qspi2_mem_rule3)
  Quad/Octal SPI 3 Memory Rule Register 0 (qspi3_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 3 Memory Rule Register 0 (qspi3_mem_rule0)
  Quad/Octal SPI 3 Memory Rule Register 1 (qspi3_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 3 Memory Rule Register 1 (qspi3_mem_rule1)
  Quad/Octal SPI 3 Memory Rule Register 2 (qspi3_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 3 Memory Rule Register 2 (qspi3_mem_rule2)
  Quad/Octal SPI 3 Memory Rule Register 3 (qspi3_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 3 Memory Rule Register 3 (qspi3_mem_rule3)
  Quad/Octal SPI 4 Memory Rule Register 0 (qspi4_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 4 Memory Rule Register 0 (qspi4_mem_rule0)
  Quad/Octal SPI 4 Memory Rule Register 1 (qspi4_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 4 Memory Rule Register 1 (qspi4_mem_rule1)
  Quad/Octal SPI 4 Memory Rule Register 2 (qspi4_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 4 Memory Rule Register 2 (qspi4_mem_rule2)
  Quad/Octal SPI 4 Memory Rule Register 3 (qspi4_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for Quad/Octal SPI 4 Memory Rule Register 3 (qspi4_mem_rule3)
  RAM0 Slave Rule Register (ram0_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM0 Slave Rule Register (ram0_slave_rule)
  RAM00 Memory Rule Register 0 (ram00_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM00 Memory Rule Register 0 (ram00_mem_rule0)
  RAM00 Memory Rule Register 1 (ram00_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM00 Memory Rule Register 1 (ram00_mem_rule1)
  RAM00 Memory Rule Register 2 (ram00_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM00 Memory Rule Register 2 (ram00_mem_rule2)
  RAM00 Memory Rule Register 3 (ram00_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM00 Memory Rule Register 3 (ram00_mem_rule3)
  RAM01 Memory Rule Register 0 (ram01_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM01 Memory Rule Register 0 (ram01_mem_rule0)
  RAM01 Memory Rule Register 1 (ram01_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM01 Memory Rule Register 1 (ram01_mem_rule1)
  RAM01 Memory Rule Register 2 (ram01_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM01 Memory Rule Register 2 (ram01_mem_rule2)
  RAM01 Memory Rule Register 3 (ram01_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM01 Memory Rule Register 3 (ram01_mem_rule3)
  RAM1 Slave Rule Register (ram1_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM1 Slave Rule Register (ram1_slave_rule)
  RAM10 Memory Rule Register 0 (ram10_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM10 Memory Rule Register 0 (ram10_mem_rule0)
  RAM10 Memory Rule Register 1 (ram10_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM10 Memory Rule Register 1 (ram10_mem_rule1)
  RAM10 Memory Rule Register 2 (ram10_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM10 Memory Rule Register 2 (ram10_mem_rule2)
  RAM10 Memory Rule Register 3 (ram10_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM10 Memory Rule Register 3 (ram10_mem_rule3)
  RAM11 Memory Rule Register 0 (ram11_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM11 Memory Rule Register 0 (ram11_mem_rule0)
  RAM11 Memory Rule Register 1 (ram11_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM11 Memory Rule Register 1 (ram11_mem_rule1)
  RAM11 Memory Rule Register 2 (ram11_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM11 Memory Rule Register 2 (ram11_mem_rule2)
  RAM11 Memory Rule Register 3 (ram11_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM11 Memory Rule Register 3 (ram11_mem_rule3)
  RAM2 Slave Rule Register (ram2_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM2 Slave Rule Register (ram2_slave_rule)
  RAM20 Memory Rule Register 0 (ram20_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM20 Memory Rule Register 0 (ram20_mem_rule0)
  RAM20 Memory Rule Register 1 (ram20_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM20 Memory Rule Register 1 (ram20_mem_rule1)
  RAM20 Memory Rule Register 2 (ram20_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM20 Memory Rule Register 2 (ram20_mem_rule2)
  RAM20 Memory Rule Register 3 (ram20_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM20 Memory Rule Register 3 (ram20_mem_rule3)
  RAM21 Memory Rule Register 0 (ram21_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM21 Memory Rule Register 0 (ram21_mem_rule0)
  RAM21 Memory Rule Register 1 (ram21_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM21 Memory Rule Register 1 (ram21_mem_rule1)
  RAM21 Memory Rule Register 2 (ram21_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM21 Memory Rule Register 2 (ram21_mem_rule2)
  RAM21 Memory Rule Register 3 (ram21_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM21 Memory Rule Register 3 (ram21_mem_rule3)
  RAM22 Memory Rule Register 0 (ram22_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM22 Memory Rule Register 0 (ram22_mem_rule0)
  RAM22 Memory Rule Register 1 (ram22_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM22 Memory Rule Register 1 (ram22_mem_rule1)
  RAM22 Memory Rule Register 2 (ram22_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM22 Memory Rule Register 2 (ram22_mem_rule2)
  RAM22 Memory Rule Register 3 (ram22_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM22 Memory Rule Register 3 (ram22_mem_rule3)
  RAM23 Memory Rule Register 0 (ram23_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM23 Memory Rule Register 0 (ram23_mem_rule0)
  RAM23 Memory Rule Register 1 (ram23_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM23 Memory Rule Register 1 (ram23_mem_rule1)
  RAM23 Memory Rule Register 2 (ram23_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM23 Memory Rule Register 2 (ram23_mem_rule2)
  RAM23 Memory Rule Register 3 (ram23_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM23 Memory Rule Register 3 (ram23_mem_rule3)
  RAM3 Slave Rule Register (ram3_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM3 Slave Rule Register (ram3_slave_rule)
  RAM30 Memory Rule Register 0 (ram30_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM30 Memory Rule Register 0 (ram30_mem_rule0)
  RAM30 Memory Rule Register 1 (ram30_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM30 Memory Rule Register 1 (ram30_mem_rule1)
  RAM30 Memory Rule Register 2 (ram30_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM30 Memory Rule Register 2 (ram30_mem_rule2)
  RAM30 Memory Rule Register 3 (ram30_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM30 Memory Rule Register 3 (ram30_mem_rule3)
  RAM31 Memory Rule Register 0 (ram31_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM31 Memory Rule Register 0 (ram31_mem_rule0)
  RAM31 Memory Rule Register 1 (ram31_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM31 Memory Rule Register 1 (ram31_mem_rule1)
  RAM31 Memory Rule Register 2 (ram31_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM31 Memory Rule Register 2 (ram31_mem_rule2)
  RAM31 Memory Rule Register 3 (ram31_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM31 Memory Rule Register 3 (ram31_mem_rule3)
  RAM32 Memory Rule Register 0 (ram32_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM32 Memory Rule Register 0 (ram32_mem_rule0)
  RAM32 Memory Rule Register 1 (ram32_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM32 Memory Rule Register 1 (ram32_mem_rule1)
  RAM32 Memory Rule Register 2 (ram32_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM32 Memory Rule Register 2 (ram32_mem_rule2)
  RAM32 Memory Rule Register 3 (ram32_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM32 Memory Rule Register 3 (ram32_mem_rule3)
  RAM33 Memory Rule Register 0 (ram33_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM33 Memory Rule Register 0 (ram33_mem_rule0)
  RAM33 Memory Rule Register 1 (ram33_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM33 Memory Rule Register 1 (ram33_mem_rule1)
  RAM33 Memory Rule Register 2 (ram33_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM33 Memory Rule Register 2 (ram33_mem_rule2)
  RAM33 Memory Rule Register 3 (ram33_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM33 Memory Rule Register 3 (ram33_mem_rule3)
  RAM4 Slave Rule Register (ram4_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM4 Slave Rule Register (ram4_slave_rule)
  RAM40 Memory Rule Register 0 (ram40_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM40 Memory Rule Register 0 (ram40_mem_rule0)
  RAM40 Memory Rule Register 1 (ram40_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM40 Memory Rule Register 1 (ram40_mem_rule1)
  RAM40 Memory Rule Register 2 (ram40_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM40 Memory Rule Register 2 (ram40_mem_rule2)
  RAM40 Memory Rule Register 3 (ram40_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM40 Memory Rule Register 3 (ram40_mem_rule3)
  RAM41 Memory Rule Register 0 (ram41_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM41 Memory Rule Register 0 (ram41_mem_rule0)
  RAM41 Memory Rule Register 1 (ram41_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM41 Memory Rule Register 1 (ram41_mem_rule1)
  RAM41 Memory Rule Register 2 (ram41_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM41 Memory Rule Register 2 (ram41_mem_rule2)
  RAM41 Memory Rule Register 3 (ram41_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM41 Memory Rule Register 3 (ram41_mem_rule3)
  RAM42 Memory Rule Register 0 (ram42_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM42 Memory Rule Register 0 (ram42_mem_rule0)
  RAM42 Memory Rule Register 1 (ram42_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM42 Memory Rule Register 1 (ram42_mem_rule1)
  RAM42 Memory Rule Register 2 (ram42_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM42 Memory Rule Register 2 (ram42_mem_rule2)
  RAM42 Memory Rule Register 3 (ram42_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM42 Memory Rule Register 3 (ram42_mem_rule3)
  RAM43 Memory Rule Register 0 (ram43_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM43 Memory Rule Register 0 (ram43_mem_rule0)
  RAM43 Memory Rule Register 1 (ram43_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM43 Memory Rule Register 1 (ram43_mem_rule1)
  RAM43 Memory Rule Register 2 (ram43_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM43 Memory Rule Register 2 (ram43_mem_rule2)
  RAM43 Memory Rule Register 3 (ram43_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM43 Memory Rule Register 3 (ram43_mem_rule3)
  RAM5 Slave Rule Register (ram5_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM5 Slave Rule Register (ram5_slave_rule)
  RAM50 Memory Rule Register 0 (ram50_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM50 Memory Rule Register 0 (ram50_mem_rule0)
  RAM50 Memory Rule Register 1 (ram50_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM50 Memory Rule Register 1 (ram50_mem_rule1)
  RAM50 Memory Rule Register 2 (ram50_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM50 Memory Rule Register 2 (ram50_mem_rule2)
  RAM50 Memory Rule Register 3 (ram50_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM50 Memory Rule Register 3 (ram50_mem_rule3)
  RAM51 Memory Rule Register 0 (ram51_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM51 Memory Rule Register 0 (ram51_mem_rule0)
  RAM51 Memory Rule Register 1 (ram51_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM51 Memory Rule Register 1 (ram51_mem_rule1)
  RAM51 Memory Rule Register 2 (ram51_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM51 Memory Rule Register 2 (ram51_mem_rule2)
  RAM51 Memory Rule Register 3 (ram51_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM51 Memory Rule Register 3 (ram51_mem_rule3)
  RAM52 Memory Rule Register 0 (ram52_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM52 Memory Rule Register 0 (ram52_mem_rule0)
  RAM52 Memory Rule Register 1 (ram52_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM52 Memory Rule Register 1 (ram52_mem_rule1)
  RAM52 Memory Rule Register 2 (ram52_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM52 Memory Rule Register 2 (ram52_mem_rule2)
  RAM52 Memory Rule Register 3 (ram52_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM52 Memory Rule Register 3 (ram52_mem_rule3)
  RAM53 Memory Rule Register 0 (ram53_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM53 Memory Rule Register 0 (ram53_mem_rule0)
  RAM53 Memory Rule Register 1 (ram53_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM53 Memory Rule Register 1 (ram53_mem_rule1)
  RAM53 Memory Rule Register 2 (ram53_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM53 Memory Rule Register 2 (ram53_mem_rule2)
  RAM53 Memory Rule Register 3 (ram53_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM53 Memory Rule Register 3 (ram53_mem_rule3)
  RAM6 Slave Rule Register (ram6_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM6 Slave Rule Register (ram6_slave_rule)
  RAM60 Memory Rule Register 0 (ram60_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM60 Memory Rule Register 0 (ram60_mem_rule0)
  RAM60 Memory Rule Register 1 (ram60_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM60 Memory Rule Register 1 (ram60_mem_rule1)
  RAM60 Memory Rule Register 2 (ram60_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM60 Memory Rule Register 2 (ram60_mem_rule2)
  RAM60 Memory Rule Register 3 (ram60_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM60 Memory Rule Register 3 (ram60_mem_rule3)
  RAM61 Memory Rule Register 0 (ram61_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM61 Memory Rule Register 0 (ram61_mem_rule0)
  RAM61 Memory Rule Register 1 (ram61_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM61 Memory Rule Register 1 (ram61_mem_rule1)
  RAM61 Memory Rule Register 2 (ram61_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM61 Memory Rule Register 2 (ram61_mem_rule2)
  RAM61 Memory Rule Register 3 (ram61_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM61 Memory Rule Register 3 (ram61_mem_rule3)
  RAM62 Memory Rule Register 0 (ram62_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM62 Memory Rule Register 0 (ram62_mem_rule0)
  RAM62 Memory Rule Register 1 (ram62_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM62 Memory Rule Register 1 (ram62_mem_rule1)
  RAM62 Memory Rule Register 2 (ram62_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM62 Memory Rule Register 2 (ram62_mem_rule2)
  RAM62 Memory Rule Register 3 (ram62_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM62 Memory Rule Register 3 (ram62_mem_rule3)
  RAM63 Memory Rule Register 0 (ram63_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM63 Memory Rule Register 0 (ram63_mem_rule0)
  RAM63 Memory Rule Register 1 (ram63_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM63 Memory Rule Register 1 (ram63_mem_rule1)
  RAM63 Memory Rule Register 2 (ram63_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM63 Memory Rule Register 2 (ram63_mem_rule2)
  RAM63 Memory Rule Register 3 (ram63_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM63 Memory Rule Register 3 (ram63_mem_rule3)
  RAM7 Slave Rule Register (ram7_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM7 Slave Rule Register (ram7_slave_rule)
  RAM70 Memory Rule Register 0 (ram70_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM70 Memory Rule Register 0 (ram70_mem_rule0)
  RAM70 Memory Rule Register 1 (ram70_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM70 Memory Rule Register 1 (ram70_mem_rule1)
  RAM70 Memory Rule Register 2 (ram70_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM70 Memory Rule Register 2 (ram70_mem_rule2)
  RAM70 Memory Rule Register 3 (ram70_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM70 Memory Rule Register 3 (ram70_mem_rule3)
  RAM71 Memory Rule Register 0 (ram71_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM71 Memory Rule Register 0 (ram71_mem_rule0)
  RAM71 Memory Rule Register 1 (ram71_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM71 Memory Rule Register 1 (ram71_mem_rule1)
  RAM71 Memory Rule Register 2 (ram71_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM71 Memory Rule Register 2 (ram71_mem_rule2)
  RAM71 Memory Rule Register 3 (ram71_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM71 Memory Rule Register 3 (ram71_mem_rule3)
  RAM72 Memory Rule Register 0 (ram72_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM72 Memory Rule Register 0 (ram72_mem_rule0)
  RAM72 Memory Rule Register 1 (ram72_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM72 Memory Rule Register 1 (ram72_mem_rule1)
  RAM72 Memory Rule Register 2 (ram72_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM72 Memory Rule Register 2 (ram72_mem_rule2)
  RAM72 Memory Rule Register 3 (ram72_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM72 Memory Rule Register 3 (ram72_mem_rule3)
  RAM73 Memory Rule Register 0 (ram73_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM73 Memory Rule Register 0 (ram73_mem_rule0)
  RAM73 Memory Rule Register 1 (ram73_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM73 Memory Rule Register 1 (ram73_mem_rule1)
  RAM73 Memory Rule Register 2 (ram73_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM73 Memory Rule Register 2 (ram73_mem_rule2)
  RAM73 Memory Rule Register 3 (ram73_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM73 Memory Rule Register 3 (ram73_mem_rule3)
  RAM8 Slave Rule Register (ram8_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for RAM8 Slave Rule Register (ram8_slave_rule)
  RAM80 Memory Rule Register 0 (ram80_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM80 Memory Rule Register 0 (ram80_mem_rule0)
  RAM80 Memory Rule Register 1 (ram80_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM80 Memory Rule Register 1 (ram80_mem_rule1)
  RAM80 Memory Rule Register 2 (ram80_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM80 Memory Rule Register 2 (ram80_mem_rule2)
  RAM80 Memory Rule Register 3 (ram80_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM80 Memory Rule Register 3 (ram80_mem_rule3)
  RAM81 Memory Rule Register 0 (ram81_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM81 Memory Rule Register 0 (ram81_mem_rule0)
  RAM81 Memory Rule Register 1 (ram81_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM81 Memory Rule Register 1 (ram81_mem_rule1)
  RAM81 Memory Rule Register 2 (ram81_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM81 Memory Rule Register 2 (ram81_mem_rule2)
  RAM81 Memory Rule Register 3 (ram81_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM81 Memory Rule Register 3 (ram81_mem_rule3)
  RAM82 Memory Rule Register 0 (ram82_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM82 Memory Rule Register 0 (ram82_mem_rule0)
  RAM82 Memory Rule Register 1 (ram82_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM82 Memory Rule Register 1 (ram82_mem_rule1)
  RAM82 Memory Rule Register 2 (ram82_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM82 Memory Rule Register 2 (ram82_mem_rule2)
  RAM82 Memory Rule Register 3 (ram82_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM82 Memory Rule Register 3 (ram82_mem_rule3)
  RAM83 Memory Rule Register 0 (ram83_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for RAM83 Memory Rule Register 0 (ram83_mem_rule0)
  RAM83 Memory Rule Register 1 (ram83_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for RAM83 Memory Rule Register 1 (ram83_mem_rule1)
  RAM83 Memory Rule Register 2 (ram83_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for RAM83 Memory Rule Register 2 (ram83_mem_rule2)
  RAM83 Memory Rule Register 3 (ram83_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for RAM83 Memory Rule Register 3 (ram83_mem_rule3)
  HiFi4 DSP Slave Rule Register (pif_hifi4_x_slave_rule0): '0x00000000' # [Optional], TZ Preset; Preset for HiFi4 DSP Slave Rule Register (pif_hifi4_x_slave_rule0)
  HiFi4 DSP Memory Rule Register 0 (pif_hifi4_x_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for HiFi4 DSP Memory Rule Register 0 (pif_hifi4_x_mem_rule0)
  HiFi4 DSP Memory Rule Register 1 (pif_hifi4_x_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for HiFi4 DSP Memory Rule Register 1 (pif_hifi4_x_mem_rule1)
  HiFi4 DSP Memory Rule Register 2 (pif_hifi4_x_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for HiFi4 DSP Memory Rule Register 2 (pif_hifi4_x_mem_rule2)
  HiFi4 DSP Memory Rule Register 3 (pif_hifi4_x_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for HiFi4 DSP Memory Rule Register 3 (pif_hifi4_x_mem_rule3)
  APB Bridge Slave Rule Register (apb_bridge_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Slave Rule Register (apb_bridge_slave_rule)
  APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)
  APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)
  APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)
  APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)
  APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)
  APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)
  APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)
  APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)
  AHB Peripherals 0 Slave Rule Register (ahb_periph0_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for AHB Peripherals 0 Slave Rule Register (ahb_periph0_slave_rule)
  AIPS bridge 0 Memory Rule Register (aips_bridge0_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for AIPS bridge 0 Memory Rule Register (aips_bridge0_slave_rule)
  AHB Peripherals 1 Slave Rule Register (ahb_periph1_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for AHB Peripherals 1 Slave Rule Register (ahb_periph1_slave_rule)
  AIPS bridge 1 Slave Rule Register (aips_bridge1_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for AIPS bridge 1 Slave Rule Register (aips_bridge1_slave_rule)
  AIPS bridge 1 Memory Rule Register 0 (aips_bridge1_mem_rule0): '0x00000000' # [Optional], TZ Preset; Preset for AIPS bridge 1 Memory Rule Register 0 (aips_bridge1_mem_rule0)
  AIPS bridge 1 Memory Rule Register 1 (aips_bridge1_mem_rule1): '0x00000000' # [Optional], TZ Preset; Preset for AIPS bridge 1 Memory Rule Register 1 (aips_bridge1_mem_rule1)
  AIPS bridge 1 Memory Rule Register 2 (aips_bridge1_mem_rule2): '0x00000000' # [Optional], TZ Preset; Preset for AIPS bridge 1 Memory Rule Register 2 (aips_bridge1_mem_rule2)
  AIPS bridge 1 Memory Rule Register 3 (aips_bridge1_mem_rule3): '0x00000000' # [Optional], TZ Preset; Preset for AIPS bridge 1 Memory Rule Register 3 (aips_bridge1_mem_rule3)
  AHB Peripherals 2 Slave Rule Register (ahb_periph2_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for AHB Peripherals 2 Slave Rule Register (ahb_periph2_slave_rule)
  AHB Peripherals 2 Security Memory Rule Register (ahb_periph2_security_mem_rule): '0x00000000' # [Optional], TZ Preset; Preset for AHB Peripherals 2 Security Memory Rule Register (ahb_periph2_security_mem_rule)
  AHB Peripherals 3 Slave Rule Register (ahb_periph3_slave_rule): '0x00000000' # [Optional], TZ Preset; Preset for AHB Peripherals 3 Slave Rule Register (ahb_periph3_slave_rule)
  Secure GPIO Mask Register 0 (sec_gpio_mask0): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 0 (sec_gpio_mask0)
  Secure GPIO Mask Register 1 (sec_gpio_mask1): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 1 (sec_gpio_mask1)
  Secure GPIO Mask Register 2 (sec_gpio_mask2): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 2 (sec_gpio_mask2)
  Secure GPIO Mask Register 3 (sec_gpio_mask3): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 3 (sec_gpio_mask3)
  Secure GPIO Mask Register 4 (sec_gpio_mask4): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 4 (sec_gpio_mask4)
  Secure GPIO Mask Register 5 (sec_gpio_mask5): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 5 (sec_gpio_mask5)
  Secure GPIO Mask Register 6 (sec_gpio_mask6): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 6 (sec_gpio_mask6)
  Secure GPIO Mask Register 7 (sec_gpio_mask7): '0xffffffff' # [Optional], TZ Preset; Preset for Secure GPIO Mask Register 7 (sec_gpio_mask7)
  Secure DSP Interrupt Mask Register (sec_hifi4_int_mask): '0xffffffff' # [Optional], TZ Preset; Preset for Secure DSP Interrupt Mask Register (sec_hifi4_int_mask)
  Secure GPIO Mask Lock Register (sec_gpio_mask_lock): '0x0000aaaa' # [Optional], TZ Preset; Preset for Secure GPIO Mask Lock Register (sec_gpio_mask_lock)
  Master Secure Level Register (master_sec_reg): '0x80000000' # [Optional], TZ Preset; Preset for Master Secure Level Register (master_sec_reg)
  Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): '0xbfffffff' # [Optional], TZ Preset; Preset for Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)
  M33 Lock Control Register (m33_lock_reg): '0x800002aa' # [Optional], TZ Preset; Preset for M33 Lock Control Register (m33_lock_reg)
  Secure Control Duplicate Register (misc_ctrl_dp_reg): '0x0000aaaa' # [Optional], TZ Preset; Preset for Secure Control Duplicate Register (misc_ctrl_dp_reg)
  Secure Control Register (misc_ctrl_reg): '0x0000aaaa' # [Optional], TZ Preset; Preset for Secure Control Register (misc_ctrl_reg)
  Miscellaneous TZM settings (misc_tzm_settings): '0x00000000' # [Optional], TZ Preset; Preset for Miscellaneous TZM settings (misc_tzm_settings)
