
Clock Cycle 1 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,2368($zero) on Line 1
File Number 4 : addi$t2,$t3,1172
File Number 4 : $t2 = 1172

Clock Cycle 2 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2368($zero) of Core : 1
DRAM: 
Core Execution :
File Number 1 : add$t0,$t2,$t2
File Number 1 : $t0 = 0
File Number 4 : addi$t4,$t1,200
File Number 4 : $t4 = 200

Clock Cycle 3 -> 
MRM :
Completed addition of Instruction sw$t2,2368($zero) of Core 1
DRAM: 
Core Execution :
File Number 1 : add$t3,$t0,$t1
File Number 1 : $t3 = 0
File Number 2 : DRAM Request(Write) Issued for sw$t1,3056($zero) on Line 1
File Number 4 : addi$t0,$t4,1556
File Number 4 : $t0 = 1756

Clock Cycle 4 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t2,$t3
File Number 1 : $t1 = 0
File Number 4 : addi$t0,$t3,3952
File Number 4 : $t0 = 3952

Clock Cycle 5 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2368($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2368 0 on Line 1
Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 1 : add$t3,$t4,$t0
File Number 1 : $t3 = 0
File Number 4 : addi$t3,$t1,1124
File Number 4 : $t3 = 1124

Clock Cycle 6 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3056($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :
File Number 1 : sub$t3,$t2,$t0
File Number 1 : $t3 = 0

Clock Cycle 7 -> 
MRM :
Completed addition of Instruction sw$t1,3056($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,3940($zero) on Line 7

Clock Cycle 8 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3940($zero) of Core : 1
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 9 -> 
MRM :
Completed addition of Instruction lw$t1,3940($zero) of Core 1
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,208($zero) on Line 2

Clock Cycle 10 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,208($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 2 : addi$t0,$t4,972
File Number 2 : $t0 = 972

Clock Cycle 11 -> 
MRM :
Completed addition of Instruction sw$t0,208($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2644($zero) on Line 4

Clock Cycle 12 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2644($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 2 : addi$t4,$t3,1988
File Number 2 : $t4 = 1988

Clock Cycle 13 -> 
MRM :
Completed addition of Instruction sw$t1,2644($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3816($zero) on Line 6

Clock Cycle 14 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3816($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 15 -> 
MRM :
Completed addition of Instruction lw$t0,3816($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3792($zero) on Line 7

Clock Cycle 16 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3792($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 2368 0 on Line 1
Core Execution :

Clock Cycle 17 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3940($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3940 $t1 on Line 7
Row 2 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 19 -> 
MRM :
Completed addition of Instruction lw$t4,3792($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2092($zero) on Line 8

Clock Cycle 20 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2092($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 21 -> 
MRM :
Completed addition of Instruction lw$t4,2092($zero) of Core 2
Removed instruction lw$t4,3792($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1648($zero) on Line 1

Clock Cycle 22 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1648($zero) of Core : 3
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 23 -> 
MRM :
Completed addition of Instruction lw$t3,1648($zero) of Core 3
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,140($zero) on Line 2

Clock Cycle 24 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,140($zero) of Core : 3
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 25 -> 
MRM :
Completed addition of Instruction sw$t2,140($zero) of Core 3
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3576($zero) on Line 6

Clock Cycle 26 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3576($zero) of Core : 4
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 4 : addi$t1,$t0,212
File Number 4 : $t1 = 4164

Clock Cycle 27 -> 
MRM :
Completed addition of Instruction sw$t1,3576($zero) of Core 4
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,696($zero) on Line 8

Clock Cycle 28 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,696($zero) of Core : 4
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 29 -> 
MRM :
Completed addition of Instruction lw$t4,696($zero) of Core 4
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3692($zero) on Line 9

Clock Cycle 30 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3692($zero) of Core : 4
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 4 : addi$t3,$t2,612
File Number 4 : $t3 = 1784

Clock Cycle 31 -> 
MRM :
Completed addition of Instruction lw$t4,3692($zero) of Core 4
Removed instruction lw$t4,696($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 32 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 33 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 34 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 35 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 36 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 37 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 38 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 39 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 3940 $t1 on Line 7
Core Execution :

Clock Cycle 40 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1176($zero) on Line 8

Clock Cycle 41 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 42 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3056($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3056 0 on Line 1
Row 3 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 43 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1176($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 44 -> 
MRM :
Completed addition of Instruction sw$t1,1176($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2460($zero) on Line 9

Clock Cycle 45 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2460($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t0,$t0,$t0
File Number 1 : $t0 = 0

Clock Cycle 46 -> 
MRM :
Completed addition of Instruction sw$t3,2460($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,1564($zero) on Line 11

Clock Cycle 47 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1564($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : sub$t3,$t0,$t1
File Number 1 : $t3 = 0

Clock Cycle 48 -> 
MRM :
Completed addition of Instruction lw$t4,1564($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : addi$t3,$t3,3996
File Number 1 : $t3 = 3996

Clock Cycle 49 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : add$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 50 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : mul$t0,$t3,$t3
File Number 1 : $t0 = 15968016

Clock Cycle 51 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2316($zero) on Line 16

Clock Cycle 52 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2316($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 53 -> 
MRM :
Completed addition of Instruction lw$t3,2316($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3056 0 on Line 1
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3316($zero) on Line 17

Clock Cycle 54 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 55 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2644($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2644 0 on Line 4
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 56 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3316($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2644 0 on Line 4
Core Execution :

Clock Cycle 57 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 58 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2092($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2092 $t4 on Line 8
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 59 -> 
MRM :
Completed addition of Instruction lw$t0,3316($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2092 $t4 on Line 8
Core Execution :
File Number 2 : addi$t4,$t4,3644
File Number 2 : $t4 = 3644

Clock Cycle 60 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,2620($zero) on Line 18

Clock Cycle 61 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 62 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 63 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 64 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 65 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 66 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 67 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1648($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1648 $t3 on Line 1
Row 258 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 68 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2620($zero) of Core : 1
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 69 -> 
MRM :
Completed addition of Instruction lw$t1,2620($zero) of Core 1
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2052($zero) on Line 10

Clock Cycle 70 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2052($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 71 -> 
MRM :
Completed addition of Instruction lw$t4,2052($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,320($zero) on Line 11

Clock Cycle 72 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,320($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 73 -> 
MRM :
Completed addition of Instruction lw$t3,320($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2992($zero) on Line 12

Clock Cycle 74 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2992($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 75 -> 
MRM :
Completed addition of Instruction sw$t2,2992($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,948($zero) on Line 13

Clock Cycle 76 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,948($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 77 -> 
MRM :
Completed addition of Instruction sw$t1,948($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 78 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 79 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 80 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 81 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 82 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 83 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 84 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 85 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 86 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 87 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 88 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1648 $t3 on Line 1
Core Execution :
File Number 3 : addi$t1,$t3,2744
File Number 3 : $t1 = 2744

Clock Cycle 89 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1424($zero) on Line 4

Clock Cycle 90 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 91 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2460($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2460 0 on Line 9
Row 513 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 92 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1424($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 93 -> 
MRM :
Completed addition of Instruction sw$t4,1424($zero) of Core 3
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,88($zero) on Line 5

Clock Cycle 94 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,88($zero) of Core : 3
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 95 -> 
MRM :
Completed addition of Instruction sw$t2,88($zero) of Core 3
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,460($zero) on Line 6

Clock Cycle 96 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,460($zero) of Core : 3
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 3 : addi$t1,$t4,408
File Number 3 : $t1 = 408

Clock Cycle 97 -> 
MRM :
Completed addition of Instruction sw$t1,460($zero) of Core 3
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2996($zero) on Line 8

Clock Cycle 98 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2996($zero) of Core : 3
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 3 : addi$t0,$t0,2460
File Number 3 : $t0 = 2460

Clock Cycle 99 -> 
MRM :
Completed addition of Instruction lw$t2,2996($zero) of Core 3
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 3 : addi$t3,$t4,2248
File Number 3 : $t3 = 2248

Clock Cycle 100 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,936($zero) on Line 11

Clock Cycle 101 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,936($zero) of Core : 3
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 102 -> 
MRM :
Completed addition of Instruction sw$t4,936($zero) of Core 3
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 2460 0 on Line 9
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3352($zero) on Line 12

Clock Cycle 103 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t1,1984
File Number 3 : $t1 = 2392

Clock Cycle 104 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2316($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2316 $t3 on Line 16
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 105 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3352($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 2316 $t3 on Line 16
Core Execution :

Clock Cycle 106 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 107 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2620($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2620 $t1 on Line 18
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 108 -> 
MRM :
Completed addition of Instruction sw$t4,3352($zero) of Core 3
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 2620 $t1 on Line 18
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1796($zero) on Line 14

Clock Cycle 109 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 110 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 111 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 112 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 113 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 114 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3816($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3816 $t0 on Line 6
Row 2 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 115 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1796($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 116 -> 
MRM :
Completed addition of Instruction sw$t3,1796($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1724($zero) on Line 15

Clock Cycle 117 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1724($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 118 -> 
MRM :
Completed addition of Instruction lw$t4,1724($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2220($zero) on Line 16

Clock Cycle 119 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2220($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 120 -> 
MRM :
Completed addition of Instruction lw$t0,2220($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3848($zero) on Line 17

Clock Cycle 121 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3848($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 122 -> 
MRM :
Completed addition of Instruction lw$t2,3848($zero) of Core 3
Removed instruction lw$t2,2996($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1656($zero) on Line 18

Clock Cycle 123 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1656($zero) of Core : 3
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 124 -> 
MRM :
Completed addition of Instruction sw$t3,1656($zero) of Core 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1736($zero) on Line 19

Clock Cycle 125 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1736($zero) of Core : 3
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 126 -> 
MRM :
Completed addition of Instruction lw$t4,1736($zero) of Core 3
Removed instruction lw$t4,1724($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,472($zero) on Line 20

Clock Cycle 127 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,472($zero) of Core : 3
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 128 -> 
MRM :
Completed addition of Instruction lw$t4,472($zero) of Core 3
Removed instruction lw$t4,1736($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2796($zero) on Line 21

Clock Cycle 129 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2796($zero) of Core : 3
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 130 -> 
MRM :
Completed addition of Instruction sw$t1,2796($zero) of Core 3
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 131 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 132 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 133 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 134 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 135 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3816 $t0 on Line 6
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1244($zero) on Line 14

Clock Cycle 136 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 137 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 138 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3316($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3316 $t0 on Line 17
Row 259 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 139 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1244($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 140 -> 
MRM :
Completed addition of Instruction sw$t0,1244($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3228($zero) on Line 15

Clock Cycle 141 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3228($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 142 -> 
MRM :
Completed addition of Instruction lw$t1,3228($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 143 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 144 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 145 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 146 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 147 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 148 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 149 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3316 $t0 on Line 17
Core Execution :

Clock Cycle 150 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t0,$t3
File Number 1 : $t1 = 0

Clock Cycle 151 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,2628($zero) on Line 20

Clock Cycle 152 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,208($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 208 0 on Line 2
Row 3 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 153 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2628($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 154 -> 
MRM :
Completed addition of Instruction lw$t0,2628($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2088($zero) on Line 21

Clock Cycle 155 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2088($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 156 -> 
MRM :
Completed addition of Instruction sw$t3,2088($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,332($zero) on Line 22

Clock Cycle 157 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,332($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 158 -> 
MRM :
Completed addition of Instruction lw$t2,332($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 159 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 160 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 161 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 162 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 163 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 208 0 on Line 2
Core Execution :

Clock Cycle 164 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 165 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,320($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 320 $t3 on Line 11
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 166 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 320 $t3 on Line 11
Core Execution :
File Number 2 : addi$t3,$t0,2436
File Number 2 : $t3 = 2436

Clock Cycle 167 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 168 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,948($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 948 0 on Line 13
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 169 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 948 0 on Line 13
Core Execution :

Clock Cycle 170 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 171 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 172 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1176($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1176 0 on Line 8
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 173 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 174 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 175 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 176 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 177 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 178 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 179 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 180 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 181 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 182 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 183 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 184 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 185 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 186 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 187 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 188 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 189 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 190 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 191 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 192 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 193 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1176 0 on Line 8
Core Execution :

Clock Cycle 194 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 195 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1564($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1564 $t4 on Line 11
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 196 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 1564 $t4 on Line 11
Core Execution :

Clock Cycle 197 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 198 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 199 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 200 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 201 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 202 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3228($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3228 $t1 on Line 15
Row 1 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 203 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 204 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 205 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 206 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 207 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 208 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 209 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 210 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 211 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 212 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 213 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 214 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 215 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 216 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 217 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 218 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 219 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 220 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 221 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 222 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 223 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3228 $t1 on Line 15
Core Execution :
File Number 2 : addi$t1,$t0,224
File Number 2 : $t1 = 224

Clock Cycle 224 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 225 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,332($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 332 $t2 on Line 22
Row 259 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 226 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 227 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 228 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 229 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 230 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 231 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 232 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 233 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 234 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 235 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 236 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 332 $t2 on Line 22
Core Execution :

Clock Cycle 237 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t4,$t2,$t1
File Number 1 : $t4 = 0

Clock Cycle 238 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 239 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 240 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2052($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2052 $t4 on Line 10
Row 0 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 241 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 242 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 243 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 244 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 245 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 246 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 247 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 248 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 249 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 250 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 251 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2052 $t4 on Line 10
Core Execution :
File Number 2 : addi$t3,$t4,1736
File Number 2 : $t3 = 1736

Clock Cycle 252 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2768($zero) on Line 19

Clock Cycle 253 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2992($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2992 0 on Line 12
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 254 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2768($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2992 0 on Line 12
Core Execution :

Clock Cycle 255 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 256 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2628($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2628 $t0 on Line 20
Row 258 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 257 -> 
MRM :
Completed addition of Instruction lw$t3,2768($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2004($zero) on Line 20

Clock Cycle 258 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2004($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : addi$t1,$t1,432
File Number 2 : $t1 = 656

Clock Cycle 259 -> 
MRM :
Completed addition of Instruction lw$t3,2004($zero) of Core 2
Removed instruction lw$t3,2768($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t4,$t0,2004
File Number 2 : $t4 = 2004

Clock Cycle 260 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1272($zero) on Line 23

Clock Cycle 261 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1272($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 262 -> 
MRM :
Completed addition of Instruction lw$t1,1272($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2664($zero) on Line 24

Clock Cycle 263 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2664($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 264 -> 
MRM :
Completed addition of Instruction lw$t2,2664($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2996($zero) on Line 25

Clock Cycle 265 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2996($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 2 : addi$t0,$t4,2332
File Number 2 : $t0 = 4336

Clock Cycle 266 -> 
MRM :
Completed addition of Instruction lw$t1,2996($zero) of Core 2
Removed instruction lw$t1,1272($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 267 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 268 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 269 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 270 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 271 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 272 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 273 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 274 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 275 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 276 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 277 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 2628 $t0 on Line 20
Core Execution :

Clock Cycle 278 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t2,$t4
File Number 1 : $t0 = 0

Clock Cycle 279 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2088($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2088 0 on Line 21
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,1516($zero) on Line 25

Clock Cycle 280 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1516($zero) of Core : 1
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2088 0 on Line 21
Core Execution :
File Number 1 : addi$t4,$t3,2936
File Number 1 : $t4 = 2936

Clock Cycle 281 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t1,$t1
File Number 1 : $t1 = 0

Clock Cycle 282 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1244($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1244 0 on Line 14
Row 2 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t0,$t4,$t4
File Number 1 : $t0 = 8620096

Clock Cycle 283 -> 
MRM :
Completed addition of Instruction sw$t2,1516($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : add$t3,$t4,$t0
File Number 1 : $t3 = 8623032

Clock Cycle 284 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : add$t1,$t4,$t3
File Number 1 : $t1 = 8625968

Clock Cycle 285 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : slt$t0,$t1,$t4
File Number 1 : $t0 = 0

Clock Cycle 286 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,292($zero) on Line 32

Clock Cycle 287 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,292($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 288 -> 
MRM :
Completed addition of Instruction lw$t0,292($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 289 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 290 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 291 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 292 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 293 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 294 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 295 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 296 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 297 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 298 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 299 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 300 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 301 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 302 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 303 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1244 0 on Line 14
Core Execution :

Clock Cycle 304 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 305 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2004($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2004 $t3 on Line 20
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 306 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2004 $t3 on Line 20
Core Execution :
File Number 2 : addi$t3,$t4,1128
File Number 2 : $t3 = 3132

Clock Cycle 307 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,984($zero) on Line 28

Clock Cycle 308 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,292($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 292 $t0 on Line 32
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 309 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,984($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 310 -> 
MRM :
Completed addition of Instruction lw$t2,984($zero) of Core 2
Removed instruction lw$t2,2664($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3240($zero) on Line 29

Clock Cycle 311 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3240($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 312 -> 
MRM :
Completed addition of Instruction lw$t0,3240($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,720($zero) on Line 30

Clock Cycle 313 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,720($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 314 -> 
MRM :
Completed addition of Instruction sw$t4,720($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 315 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 316 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 317 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 318 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 319 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 320 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 321 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 322 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 323 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 324 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 325 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 326 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 327 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 328 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 329 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 292 $t0 on Line 32
Core Execution :

Clock Cycle 330 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t1,$t3,$t0
File Number 1 : $t1 = 8623032

Clock Cycle 331 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t3,$t2
File Number 1 : $t1 = 8623032

Clock Cycle 332 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t2,$t1
File Number 1 : $t0 = -8623032

Clock Cycle 333 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2996($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2996 $t1 on Line 25
Row 0 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3980($zero) on Line 36

Clock Cycle 334 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3980($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : addi$t1,$t3,2228
File Number 1 : $t1 = 8625260

Clock Cycle 335 -> 
MRM :
Completed addition of Instruction lw$t4,3980($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : mul$t1,$t1,$t2
File Number 1 : $t1 = 0

Clock Cycle 336 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : mul$t1,$t2,$t0
File Number 1 : $t1 = 0

Clock Cycle 337 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : add$t2,$t0,$t1
File Number 1 : $t2 = -8623032

Clock Cycle 338 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : sub$t3,$t0,$t0
File Number 1 : $t3 = 0

Clock Cycle 339 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : addi$t1,$t0,72
File Number 1 : $t1 = -8622960

Clock Cycle 340 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : slt$t3,$t1,$t3
File Number 1 : $t3 = 1

Clock Cycle 341 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 342 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 343 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 344 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2996 $t1 on Line 25
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3216($zero) on Line 31

Clock Cycle 345 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 346 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 347 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3980($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3980 $t4 on Line 36
Row 258 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 348 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3216($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 349 -> 
MRM :
Completed addition of Instruction sw$t1,3216($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3676($zero) on Line 32

Clock Cycle 350 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3676($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 351 -> 
MRM :
Completed addition of Instruction lw$t1,3676($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 352 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 353 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 354 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 355 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 356 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 357 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 358 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3980 $t4 on Line 36
Core Execution :

Clock Cycle 359 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t4,$t1
File Number 1 : $t1 = 0

Clock Cycle 360 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t3,$t1
File Number 1 : $t4 = 0

Clock Cycle 361 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 984 $t2 on Line 28
Row 3 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : addi$t1,$t4,3296
File Number 1 : $t1 = 3296

Clock Cycle 362 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,476($zero) on Line 47

Clock Cycle 363 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,476($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : addi$t1,$t0,1936
File Number 1 : $t1 = -8621096

Clock Cycle 364 -> 
MRM :
Completed addition of Instruction lw$t3,476($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 365 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 366 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 367 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 368 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 369 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 370 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 371 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 372 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 984 $t2 on Line 28
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2104($zero) on Line 33

Clock Cycle 373 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 374 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,720($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 720 2004 on Line 30
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 375 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2104($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 720 2004 on Line 30
Core Execution :

Clock Cycle 376 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 377 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,476($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 476 $t3 on Line 47
Row 256 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 378 -> 
MRM :
Completed addition of Instruction sw$t2,2104($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1156($zero) on Line 34

Clock Cycle 379 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1156($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 380 -> 
MRM :
Completed addition of Instruction lw$t4,1156($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3720($zero) on Line 35

Clock Cycle 381 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3720($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 382 -> 
MRM :
Completed addition of Instruction sw$t3,3720($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 383 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 384 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 385 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 386 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262864 = 2004
Core Execution :

Clock Cycle 387 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 388 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 389 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 390 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 391 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 392 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 393 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 394 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 395 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 396 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 397 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 398 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 476 $t3 on Line 47
Core Execution :

Clock Cycle 399 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t1,$t1
File Number 1 : $t3 = 0

Clock Cycle 400 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t2,$t2
File Number 1 : $t4 = -17246064

Clock Cycle 401 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t0,$t0
File Number 1 : $t1 = 0

Clock Cycle 402 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t2,$t4
File Number 1 : $t2 = -25869096

Clock Cycle 403 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3240($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3240 $t0 on Line 29
Row 0 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3632($zero) on Line 53

Clock Cycle 404 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3632($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : mul$t0,$t1,$t4
File Number 1 : $t0 = 0

Clock Cycle 405 -> 
MRM :
Completed addition of Instruction sw$t3,3632($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : add$t0,$t3,$t4
File Number 1 : $t0 = -17246064

Clock Cycle 406 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : slt$t2,$t0,$t1
File Number 1 : $t2 = 1

Clock Cycle 407 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : addi$t4,$t3,1028
File Number 1 : $t4 = 1028

Clock Cycle 408 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : add$t2,$t1,$t4
File Number 1 : $t2 = 1028

Clock Cycle 409 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : sub$t1,$t0,$t2
File Number 1 : $t1 = -17247092

Clock Cycle 410 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : slt$t3,$t2,$t3
File Number 1 : $t3 = 0

Clock Cycle 411 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : mul$t1,$t0,$t0
File Number 1 : $t1 = 238244096

Clock Cycle 412 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : sub$t4,$t4,$t0
File Number 1 : $t4 = 17247092

Clock Cycle 413 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : slt$t2,$t1,$t3
File Number 1 : $t2 = 0

Clock Cycle 414 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3240 $t0 on Line 29
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3076($zero) on Line 36

Clock Cycle 415 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t2,$t1
File Number 1 : $t3 = 1

Clock Cycle 416 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3216($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3216 0 on Line 31
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : addi$t3,$t0,2784
File Number 1 : $t3 = -17243280

Clock Cycle 417 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3076($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3216 0 on Line 31
Core Execution :
File Number 1 : sub$t3,$t0,$t2
File Number 1 : $t3 = -17246064

Clock Cycle 418 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 419 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3676($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3676 $t1 on Line 32
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 420 -> 
MRM :
Completed addition of Instruction sw$t0,3076($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3676 $t1 on Line 32
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2160($zero) on Line 37

Clock Cycle 421 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 422 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3720($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3720 3132 on Line 35
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 423 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2160($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3720 3132 on Line 35
Core Execution :

Clock Cycle 424 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 425 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3076($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3076 0 on Line 36
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 426 -> 
MRM :
Completed addition of Instruction sw$t1,2160($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3076 0 on Line 36
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,2984($zero) on Line 67

Clock Cycle 427 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t2
File Number 1 : $t2 = -17246064

Clock Cycle 428 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t1,2200
File Number 1 : $t0 = 238246296

Clock Cycle 429 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t4,$t3
File Number 1 : $t1 = 34493156

Clock Cycle 430 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t1,$t0
File Number 1 : $t0 = 784235360

Clock Cycle 431 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 432 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 433 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 434 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 435 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3352($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3352 0 on Line 12
Row 259 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 436 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2984($zero) of Core : 1
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 437 -> 
MRM :
Completed addition of Instruction sw$t1,2984($zero) of Core 1
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3844($zero) on Line 72

Clock Cycle 438 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3844($zero) of Core : 1
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 1 : slt$t2,$t1,$t2
File Number 1 : $t2 = 0

Clock Cycle 439 -> 
MRM :
Completed addition of Instruction sw$t2,3844($zero) of Core 1
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 1 : sub$t0,$t0,$t1
File Number 1 : $t0 = 749742204
File Number 2 : DRAM Request(Write) Issued for sw$t2,1100($zero) on Line 38

Clock Cycle 440 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1100($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 1 : slt$t4,$t2,$t0
File Number 1 : $t4 = 1

Clock Cycle 441 -> 
MRM :
Completed addition of Instruction sw$t2,1100($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 1 : mul$t0,$t1,$t2
File Number 1 : $t0 = 0
File Number 2 : DRAM Request(Read) Issued for lw$t3,2732($zero) on Line 39

Clock Cycle 442 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2732($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 1 : sub$t0,$t2,$t4
File Number 1 : $t0 = -1
File Number 2 : addi$t1,$t2,3152
File Number 2 : $t1 = 3152

Clock Cycle 443 -> 
MRM :
Completed addition of Instruction lw$t3,2732($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 1 : add$t2,$t3,$t2
File Number 1 : $t2 = -17246064
File Number 2 : DRAM Request(Read) Issued for lw$t1,952($zero) on Line 41

Clock Cycle 444 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,952($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/22
Memory at 265864 = 3132
Core Execution :

Clock Cycle 445 -> 
MRM :
Completed addition of Instruction lw$t1,952($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,920($zero) on Line 79

Clock Cycle 446 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,920($zero) of Core : 1
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 1 : sub$t1,$t3,$t2
File Number 1 : $t1 = 0

Clock Cycle 447 -> 
MRM :
Completed addition of Instruction sw$t2,920($zero) of Core 1
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 1 : slt$t3,$t0,$t0
File Number 1 : $t3 = 0

Clock Cycle 448 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3448($zero) on Line 82

Clock Cycle 449 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3448($zero) of Core : 1
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 1 : add$t3,$t4,$t0
File Number 1 : $t3 = 0

Clock Cycle 450 -> 
MRM :
Completed addition of Instruction lw$t2,3448($zero) of Core 1
DRAM: 
File Number 3 : Completed 16/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,540($zero) on Line 84

Clock Cycle 451 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,540($zero) of Core : 1
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 452 -> 
MRM :
Completed addition of Instruction lw$t2,540($zero) of Core 1
Removed instruction lw$t2,3448($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 18/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2936($zero) on Line 85

Clock Cycle 453 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2936($zero) of Core : 1
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 454 -> 
MRM :
Completed addition of Instruction sw$t3,2936($zero) of Core 1
DRAM: 
File Number 3 : Completed 20/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3276($zero) on Line 86

Clock Cycle 455 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3276($zero) of Core : 1
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 456 -> 
MRM :
Completed addition of Instruction sw$t1,3276($zero) of Core 1
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3352 0 on Line 12
Core Execution :

Clock Cycle 457 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 458 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3848($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3848 $t2 on Line 17
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 459 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3848 $t2 on Line 17
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2936($zero) on Line 22

Clock Cycle 460 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 461 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,920($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 920 -17246064 on Line 79
Row 515 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 462 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2936($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 463 -> 
MRM :
Completed addition of Instruction sw$t2,2936($zero) of Core 3
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3240($zero) on Line 23

Clock Cycle 464 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3240($zero) of Core : 3
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 465 -> 
MRM :
Completed addition of Instruction lw$t1,3240($zero) of Core 3
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 466 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 467 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 468 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 469 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 470 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 471 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 472 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 473 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 474 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 475 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 476 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 477 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 478 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 479 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 480 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 481 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 482 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 920 -17246064 on Line 79
Core Execution :

Clock Cycle 483 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 484 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,540($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 540 $t2 on Line 84
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 485 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 540 $t2 on Line 84
Core Execution :

Clock Cycle 486 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t4,$t3
File Number 1 : $t2 = 1

Clock Cycle 487 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t2,$t3
File Number 1 : $t2 = 1

Clock Cycle 488 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t4,$t0,$t2
File Number 1 : $t4 = -1

Clock Cycle 489 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t1,$t3
File Number 1 : $t2 = 0

Clock Cycle 490 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t3,$t0
File Number 1 : $t1 = -1

Clock Cycle 491 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1156($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1156 $t4 on Line 34
Row 0 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3640($zero) on Line 92

Clock Cycle 492 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3640($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : sub$t4,$t1,$t0
File Number 1 : $t4 = 0

Clock Cycle 493 -> 
MRM :
Completed addition of Instruction sw$t3,3640($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2276($zero) on Line 94

Clock Cycle 494 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2276($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 495 -> 
MRM :
Completed addition of Instruction lw$t3,2276($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,572($zero) on Line 95

Clock Cycle 496 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,572($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t1,$t1,$t0
File Number 1 : $t1 = 0

Clock Cycle 497 -> 
MRM :
Completed addition of Instruction sw$t1,572($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 498 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 499 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 500 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 920 = -17246064
Core Execution :

Clock Cycle 501 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 502 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 503 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 504 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 505 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 506 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 507 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 508 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 509 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 510 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 511 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 512 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1156 $t4 on Line 34
Core Execution :
File Number 2 : addi$t2,$t4,1276
File Number 2 : $t2 = 1276

Clock Cycle 513 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 514 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1100($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1100 0 on Line 38
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 515 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1100 0 on Line 38
Core Execution :

Clock Cycle 516 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 517 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 518 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 519 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2984($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2984 238244096 on Line 67
Row 257 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 520 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 521 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 522 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 523 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 524 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 525 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 526 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 527 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 528 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 529 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 530 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 531 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 532 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 533 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 534 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 535 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 536 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 537 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 538 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 539 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 540 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2984 238244096 on Line 67
Core Execution :

Clock Cycle 541 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 542 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2936($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2936 0 on Line 85
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 543 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2936 0 on Line 85
Core Execution :

Clock Cycle 544 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 545 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2276($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2276 $t3 on Line 94
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 546 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 2276 $t3 on Line 94
Core Execution :

Clock Cycle 547 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t3,3924
File Number 1 : $t3 = 3924

Clock Cycle 548 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t2,$t2
File Number 1 : $t2 = 0

Clock Cycle 549 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t2,$t1
File Number 1 : $t4 = 0

Clock Cycle 550 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,588($zero) on Line 100

Clock Cycle 551 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,952($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 952 $t1 on Line 41
Row 2 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t1,$t2,$t1
File Number 1 : $t1 = 0

Clock Cycle 552 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,588($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 553 -> 
MRM :
Completed addition of Instruction lw$t3,588($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,692($zero) on Line 102

Clock Cycle 554 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,692($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 555 -> 
MRM :
Completed addition of Instruction sw$t4,692($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 556 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 557 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 558 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 559 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 560 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2984 = 238244096
Core Execution :

Clock Cycle 561 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 562 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 563 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 564 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 565 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 566 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 567 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 568 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 569 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 570 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 571 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 572 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 952 $t1 on Line 41
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3052($zero) on Line 43

Clock Cycle 573 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t0,3884
File Number 2 : $t4 = 3884

Clock Cycle 574 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,572($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 572 -1 on Line 95
Row 256 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : addi$t2,$t2,688
File Number 2 : $t2 = 1964

Clock Cycle 575 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3052($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :
File Number 2 : addi$t1,$t0,2732
File Number 2 : $t1 = 2732

Clock Cycle 576 -> 
MRM :
Completed addition of Instruction sw$t1,3052($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2544($zero) on Line 47

Clock Cycle 577 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2544($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 578 -> 
MRM :
Completed addition of Instruction sw$t4,2544($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 579 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 580 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 581 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 582 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 583 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 584 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 585 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 572 -1 on Line 95
Core Execution :

Clock Cycle 586 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 587 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,588($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 588 $t3 on Line 100
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 588 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 588 $t3 on Line 100
Core Execution :

Clock Cycle 589 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t1,$t3
File Number 1 : $t1 = 0

Clock Cycle 590 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,692($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 692 0 on Line 102
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : add$t1,$t3,$t3
File Number 1 : $t1 = 0

Clock Cycle 591 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 692 0 on Line 102
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,3636($zero) on Line 105

Clock Cycle 592 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t1,$t1
File Number 1 : $t0 = 0

Clock Cycle 593 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 594 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 595 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2104($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2104 0 on Line 33
Row 0 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 596 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3636($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 597 -> 
MRM :
Completed addition of Instruction lw$t3,3636($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,928($zero) on Line 107

Clock Cycle 598 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,928($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 599 -> 
MRM :
Completed addition of Instruction sw$t0,928($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,692($zero) on Line 108

Clock Cycle 600 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,692($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 601 -> 
MRM :
Completed addition of Instruction sw$t1,692($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 602 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 603 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 604 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 572 = -1
Core Execution :

Clock Cycle 605 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 606 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 607 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 608 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 609 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 610 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 611 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 612 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 613 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 614 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 615 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 616 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2104 0 on Line 33
Core Execution :

Clock Cycle 617 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 618 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2160($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2160 0 on Line 37
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 619 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2160 0 on Line 37
Core Execution :

Clock Cycle 620 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 621 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2732($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2732 $t3 on Line 39
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 622 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2732 $t3 on Line 39
Core Execution :
File Number 2 : addi$t1,$t3,1332
File Number 2 : $t1 = 1332

Clock Cycle 623 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,328($zero) on Line 49

Clock Cycle 624 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3052($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3052 0 on Line 43
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 625 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,328($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3052 0 on Line 43
Core Execution :

Clock Cycle 626 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 627 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2544($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2544 3884 on Line 47
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 628 -> 
MRM :
Completed addition of Instruction lw$t3,328($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2544 3884 on Line 47
Core Execution :

Clock Cycle 629 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 630 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 631 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 632 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3632($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3632 0 on Line 53
Row 258 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 633 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 634 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 635 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 636 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 637 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 638 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 639 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 640 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 641 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264688 = 3884
Core Execution :

Clock Cycle 642 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 643 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 644 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 645 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 646 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 647 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 648 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 649 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 650 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 651 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 652 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 653 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3632 0 on Line 53
Core Execution :

Clock Cycle 654 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 655 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3844($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3844 -17246064 on Line 72
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 656 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3844 -17246064 on Line 72
Core Execution :

Clock Cycle 657 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 658 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3276($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3276 0 on Line 86
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 659 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3276 0 on Line 86
Core Execution :

Clock Cycle 660 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 661 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3640($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3640 0 on Line 92
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 662 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3640 0 on Line 92
Core Execution :

Clock Cycle 663 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 664 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3636($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3636 $t3 on Line 105
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 665 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 3636 $t3 on Line 105
Core Execution :

Clock Cycle 666 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 667 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t3,$t1
File Number 1 : $t0 = 0

Clock Cycle 668 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t3,2100
File Number 1 : $t1 = 2100

Clock Cycle 669 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,328($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 328 $t3 on Line 49
Row 3 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t0,$t4,$t1
File Number 1 : $t0 = -2100

Clock Cycle 670 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3784($zero) on Line 113

Clock Cycle 671 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3784($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : slt$t4,$t2,$t4
File Number 1 : $t4 = 0

Clock Cycle 672 -> 
MRM :
Completed addition of Instruction sw$t3,3784($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : sub$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 673 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3944($zero) on Line 116

Clock Cycle 674 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3944($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 675 -> 
MRM :
Completed addition of Instruction lw$t0,3944($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 676 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 677 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 678 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3844 = -17246064
Core Execution :

Clock Cycle 679 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 680 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 681 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 682 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 683 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 684 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 685 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 686 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 687 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 688 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 689 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 690 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 328 $t3 on Line 49
Core Execution :
File Number 2 : addi$t3,$t0,376
File Number 2 : $t3 = 376

Clock Cycle 691 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3120($zero) on Line 51

Clock Cycle 692 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 693 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 694 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3784($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3784 0 on Line 113
Row 256 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 695 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3120($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 696 -> 
MRM :
Completed addition of Instruction lw$t0,3120($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 697 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 698 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 699 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 700 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 701 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 702 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 703 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 704 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 705 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3784 0 on Line 113
Core Execution :

Clock Cycle 706 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 707 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3944($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3944 $t0 on Line 116
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 708 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3944 $t0 on Line 116
Core Execution :

Clock Cycle 709 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t0,876
File Number 1 : $t0 = 876

Clock Cycle 710 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t2,$t4
File Number 1 : $t0 = 0

Clock Cycle 711 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t3,$t1
File Number 1 : $t4 = 2100

Clock Cycle 712 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3120 $t0 on Line 51
Row 3 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t0,$t3,$t0
File Number 1 : $t0 = 0

Clock Cycle 713 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : slt$t1,$t4,$t1
File Number 1 : $t1 = 0

Clock Cycle 714 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : add$t1,$t2,$t1
File Number 1 : $t1 = 0

Clock Cycle 715 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : add$t2,$t4,$t4
File Number 1 : $t2 = 4200

Clock Cycle 716 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : slt$t1,$t4,$t2
File Number 1 : $t1 = 1

Clock Cycle 717 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : mul$t4,$t2,$t3
File Number 1 : $t4 = 0

Clock Cycle 718 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : add$t3,$t2,$t4
File Number 1 : $t3 = 4200

Clock Cycle 719 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : mul$t0,$t4,$t3
File Number 1 : $t0 = 0

Clock Cycle 720 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : sub$t1,$t1,$t0
File Number 1 : $t1 = 1

Clock Cycle 721 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :
File Number 1 : addi$t4,$t3,1672
File Number 1 : $t4 = 5872

Clock Cycle 722 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : slt$t4,$t1,$t3
File Number 1 : $t4 = 1

Clock Cycle 723 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,2896($zero) on Line 131

Clock Cycle 724 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2896($zero) of Core : 1
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 725 -> 
MRM :
Completed addition of Instruction sw$t4,2896($zero) of Core 1
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,2816($zero) on Line 132

Clock Cycle 726 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2816($zero) of Core : 1
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 727 -> 
MRM :
Completed addition of Instruction sw$t1,2816($zero) of Core 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2672($zero) on Line 133

Clock Cycle 728 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2672($zero) of Core : 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : addi$t4,$t2,3620
File Number 1 : $t4 = 7820

Clock Cycle 729 -> 
MRM :
Completed addition of Instruction sw$t0,2672($zero) of Core 1
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3976($zero) on Line 135

Clock Cycle 730 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3976($zero) of Core : 1
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 731 -> 
MRM :
Completed addition of Instruction lw$t0,3976($zero) of Core 1
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 732 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 733 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3120 $t0 on Line 51
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,736($zero) on Line 52

Clock Cycle 734 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t0,3944
File Number 2 : $t0 = 3944

Clock Cycle 735 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 736 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 737 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 738 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3976($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3976 $t0 on Line 135
Row 259 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 739 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,736($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 740 -> 
MRM :
Completed addition of Instruction sw$t0,736($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1208($zero) on Line 54

Clock Cycle 741 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1208($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 742 -> 
MRM :
Completed addition of Instruction lw$t0,1208($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3332($zero) on Line 55

Clock Cycle 743 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3332($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 744 -> 
MRM :
Completed addition of Instruction sw$t3,3332($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2748($zero) on Line 56

Clock Cycle 745 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2748($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 746 -> 
MRM :
Completed addition of Instruction lw$t3,2748($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1820($zero) on Line 57

Clock Cycle 747 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1820($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 748 -> 
MRM :
Completed addition of Instruction sw$t1,1820($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 749 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3976 $t0 on Line 135
Core Execution :

Clock Cycle 750 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t2,$t3
File Number 1 : $t0 = 0

Clock Cycle 751 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t3,$t3,$t0
File Number 1 : $t3 = 4200

Clock Cycle 752 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2572($zero) on Line 138

Clock Cycle 753 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 754 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 755 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 756 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2748($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2748 $t3 on Line 56
Row 3 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 757 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2572($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 758 -> 
MRM :
Completed addition of Instruction lw$t4,2572($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 759 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 760 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 761 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 762 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 763 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 764 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 765 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 766 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 767 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2748 $t3 on Line 56
Core Execution :
File Number 2 : addi$t3,$t2,2752
File Number 2 : $t3 = 4716

Clock Cycle 768 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t2,2668
File Number 2 : $t4 = 4632

Clock Cycle 769 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 770 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 771 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2896($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2896 1 on Line 131
Row 258 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 772 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 773 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 774 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 775 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 776 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 777 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 778 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 779 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 780 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 781 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 782 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 2896 1 on Line 131
Core Execution :

Clock Cycle 783 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 784 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2816($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2816 1 on Line 132
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 785 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2816 1 on Line 132
Core Execution :

Clock Cycle 786 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 787 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2672($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2672 0 on Line 133
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 788 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2672 0 on Line 133
Core Execution :

Clock Cycle 789 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 790 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2572($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2572 $t4 on Line 138
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 791 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2572 $t4 on Line 138
Core Execution :

Clock Cycle 792 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t4,$t3,$t1
File Number 1 : $t4 = 4201

Clock Cycle 793 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t0,$t2,$t4
File Number 1 : $t0 = 8401

Clock Cycle 794 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t2,$t4
File Number 1 : $t1 = 1

Clock Cycle 795 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t2,$t0
File Number 1 : $t1 = -4201

Clock Cycle 796 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1208($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1208 $t0 on Line 54
Row 2 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : add$t0,$t4,$t0
File Number 1 : $t0 = 12602

Clock Cycle 797 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : slt$t4,$t0,$t4
File Number 1 : $t4 = 0

Clock Cycle 798 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1000($zero) on Line 145

Clock Cycle 799 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1000($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : sub$t2,$t3,$t0
File Number 1 : $t2 = -8402

Clock Cycle 800 -> 
MRM :
Completed addition of Instruction sw$t0,1000($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,96($zero) on Line 147

Clock Cycle 801 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,96($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t2,$t0,$t0
File Number 1 : $t2 = 0

Clock Cycle 802 -> 
MRM :
Completed addition of Instruction sw$t0,96($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : addi$t3,$t0,1080
File Number 1 : $t3 = 13682

Clock Cycle 803 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : addi$t2,$t3,2684
File Number 1 : $t2 = 16366

Clock Cycle 804 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : add$t0,$t4,$t1
File Number 1 : $t0 = -4201

Clock Cycle 805 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2816 = 1
Memory at 2896 = 1
Core Execution :
File Number 1 : mul$t1,$t1,$t1
File Number 1 : $t1 = 17648401

Clock Cycle 806 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : slt$t1,$t0,$t2
File Number 1 : $t1 = 1

Clock Cycle 807 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : sub$t0,$t2,$t3
File Number 1 : $t0 = 2684

Clock Cycle 808 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : addi$t2,$t4,596
File Number 1 : $t2 = 596

Clock Cycle 809 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : addi$t2,$t3,3264
File Number 1 : $t2 = 16946

Clock Cycle 810 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3992($zero) on Line 157

Clock Cycle 811 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3992($zero) of Core : 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : slt$t2,$t1,$t4
File Number 1 : $t2 = 0

Clock Cycle 812 -> 
MRM :
Completed addition of Instruction sw$t2,3992($zero) of Core 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : slt$t0,$t0,$t0
File Number 1 : $t0 = 0

Clock Cycle 813 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1240($zero) on Line 160

Clock Cycle 814 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1240($zero) of Core : 1
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 1 : addi$t4,$t4,1720
File Number 1 : $t4 = 1720

Clock Cycle 815 -> 
MRM :
Completed addition of Instruction lw$t1,1240($zero) of Core 1
DRAM: 
File Number 2 : Completed 20/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,2424($zero) on Line 162

Clock Cycle 816 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2424($zero) of Core : 1
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 817 -> 
MRM :
Completed addition of Instruction lw$t0,2424($zero) of Core 1
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1208 $t0 on Line 54
Core Execution :
File Number 2 : addi$t0,$t1,2648
File Number 2 : $t0 = 3980

Clock Cycle 818 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1404($zero) on Line 61

Clock Cycle 819 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1820($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1820 1332 on Line 57
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : addi$t0,$t0,1780
File Number 2 : $t0 = 5760

Clock Cycle 820 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1404($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1820 1332 on Line 57
Core Execution :

Clock Cycle 821 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 822 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 823 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 824 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2424($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2424 $t0 on Line 162
Row 257 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 825 -> 
MRM :
Completed addition of Instruction sw$t3,1404($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1952($zero) on Line 63

Clock Cycle 826 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1952($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 827 -> 
MRM :
Completed addition of Instruction lw$t3,1952($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,32($zero) on Line 64

Clock Cycle 828 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,32($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : addi$t4,$t1,648
File Number 2 : $t4 = 1980

Clock Cycle 829 -> 
MRM :
Completed addition of Instruction sw$t2,32($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 830 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 831 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 832 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 833 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263964 = 1332
Core Execution :

Clock Cycle 834 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 835 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 836 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 837 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 838 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 839 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 840 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 841 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 842 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 843 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 844 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 845 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 2424 $t0 on Line 162
Core Execution :

Clock Cycle 846 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 847 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 848 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 849 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 850 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 851 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1404($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1404 4716 on Line 61
Row 2 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 852 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 853 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 854 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 855 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 856 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 857 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 858 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 859 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 860 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 861 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 862 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1404 4716 on Line 61
Core Execution :

Clock Cycle 863 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 864 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1952($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1952 $t3 on Line 63
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 865 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1952 $t3 on Line 63
Core Execution :
File Number 2 : addi$t4,$t3,1848
File Number 2 : $t4 = 1848

Clock Cycle 866 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t1,48
File Number 2 : $t4 = 1380

Clock Cycle 867 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,616($zero) on Line 68

Clock Cycle 868 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1516($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1516 0 on Line 25
Row 257 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 869 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,616($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 870 -> 
MRM :
Completed addition of Instruction sw$t2,616($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1200($zero) on Line 69

Clock Cycle 871 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1200($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 872 -> 
MRM :
Completed addition of Instruction lw$t0,1200($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2440($zero) on Line 70

Clock Cycle 873 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2440($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 874 -> 
MRM :
Completed addition of Instruction sw$t1,2440($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 875 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 876 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 877 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263548 = 4716
Core Execution :

Clock Cycle 878 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 879 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 880 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 881 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 882 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 883 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 884 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 885 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 886 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 887 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 888 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 889 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1516 0 on Line 25
Core Execution :

Clock Cycle 890 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 891 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1240($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1240 $t1 on Line 160
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 892 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 1240 $t1 on Line 160
Core Execution :

Clock Cycle 893 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t1,$t0
File Number 1 : $t0 = 0

Clock Cycle 894 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t0,$t0
File Number 1 : $t2 = 0

Clock Cycle 895 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t0,$t2
File Number 1 : $t4 = 0

Clock Cycle 896 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2240($zero) on Line 166

Clock Cycle 897 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1200($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1200 $t0 on Line 69
Row 1 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 898 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2240($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 899 -> 
MRM :
Completed addition of Instruction lw$t3,2240($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,500($zero) on Line 167

Clock Cycle 900 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,500($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 901 -> 
MRM :
Completed addition of Instruction lw$t4,500($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 902 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 903 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 904 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 905 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 906 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 907 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 908 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 909 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 910 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 911 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 912 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 913 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 914 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 915 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 916 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 917 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 918 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1200 $t0 on Line 69
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2696($zero) on Line 71

Clock Cycle 919 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t4,3228
File Number 2 : $t2 = 4608

Clock Cycle 920 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,928($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 928 0 on Line 107
Row 257 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : addi$t4,$t2,1976
File Number 2 : $t4 = 6584

Clock Cycle 921 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2696($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 922 -> 
MRM :
Completed addition of Instruction sw$t0,2696($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3948($zero) on Line 74

Clock Cycle 923 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3948($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 2 : addi$t2,$t0,3128
File Number 2 : $t2 = 3128

Clock Cycle 924 -> 
MRM :
Completed addition of Instruction lw$t1,3948($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 925 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 926 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 927 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 928 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 929 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 930 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 931 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 928 0 on Line 107
Core Execution :

Clock Cycle 932 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 933 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,692($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 692 0 on Line 108
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 934 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 692 0 on Line 108
Core Execution :

Clock Cycle 935 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 936 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1000($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1000 12602 on Line 145
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 937 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1000 12602 on Line 145
Core Execution :

Clock Cycle 938 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 939 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,96($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 96 12602 on Line 147
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 940 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 96 12602 on Line 147
Core Execution :

Clock Cycle 941 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 942 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,500($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 500 $t4 on Line 167
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 943 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 500 $t4 on Line 167
Core Execution :

Clock Cycle 944 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,3820($zero) on Line 168

Clock Cycle 945 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 946 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 947 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 948 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 949 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3332($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3332 376 on Line 55
Row 0 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 950 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3820($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 951 -> 
MRM :
Completed addition of Instruction sw$t4,3820($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1304($zero) on Line 169

Clock Cycle 952 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1304($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 953 -> 
MRM :
Completed addition of Instruction sw$t0,1304($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,496($zero) on Line 170

Clock Cycle 954 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,496($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 955 -> 
MRM :
Completed addition of Instruction lw$t3,496($zero) of Core 1
Removed instruction lw$t3,2240($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 956 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 957 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 958 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 96 = 12602
Memory at 1000 = 12602
Core Execution :

Clock Cycle 959 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 960 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 961 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 962 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 963 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 964 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 965 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 966 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 967 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 968 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 969 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 970 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3332 376 on Line 55
Core Execution :

Clock Cycle 971 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 972 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3948($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3948 $t1 on Line 74
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 973 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3948 $t1 on Line 74
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3972($zero) on Line 76

Clock Cycle 974 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 975 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,496($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 496 $t3 on Line 170
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 976 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3972($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 977 -> 
MRM :
Completed addition of Instruction sw$t1,3972($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1792($zero) on Line 77

Clock Cycle 978 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1792($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t3,$t3,3448
File Number 2 : $t3 = 3448

Clock Cycle 979 -> 
MRM :
Completed addition of Instruction lw$t4,1792($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,524($zero) on Line 79

Clock Cycle 980 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,524($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 981 -> 
MRM :
Completed addition of Instruction lw$t0,524($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 982 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 983 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 984 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265476 = 376
Core Execution :

Clock Cycle 985 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 986 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 987 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 988 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 989 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 990 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 991 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 992 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 993 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 994 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 995 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 996 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 496 $t3 on Line 170
Core Execution :

Clock Cycle 997 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t3,$t0
File Number 1 : $t1 = 0

Clock Cycle 998 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t4,$t0
File Number 1 : $t4 = 0

Clock Cycle 999 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t1,416
File Number 1 : $t4 = 416

Clock Cycle 1000 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,736($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 736 0 on Line 52
Row 0 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1696($zero) on Line 174

Clock Cycle 1001 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1696($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : mul$t0,$t4,$t0
File Number 1 : $t0 = 0

Clock Cycle 1002 -> 
MRM :
Completed addition of Instruction lw$t2,1696($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 1003 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 1004 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 1005 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 1006 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 1007 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 1008 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 1009 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 1010 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1011 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 736 0 on Line 52
Core Execution :

Clock Cycle 1012 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1013 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,32($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 32 1964 on Line 64
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1014 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 32 1964 on Line 64
Core Execution :

Clock Cycle 1015 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1016 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,616($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 616 1964 on Line 68
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1017 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 616 1964 on Line 68
Core Execution :

Clock Cycle 1018 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1019 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,524($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 524 $t0 on Line 79
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1020 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 524 $t0 on Line 79
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1916($zero) on Line 80

Clock Cycle 1021 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1022 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1304($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1304 0 on Line 169
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1023 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1916($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1024 -> 
MRM :
Completed addition of Instruction sw$t0,1916($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2328($zero) on Line 81

Clock Cycle 1025 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2328($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1026 -> 
MRM :
Completed addition of Instruction lw$t4,2328($zero) of Core 2
Removed instruction lw$t4,1792($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2480($zero) on Line 82

Clock Cycle 1027 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2480($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1028 -> 
MRM :
Completed addition of Instruction sw$t0,2480($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3256($zero) on Line 83

Clock Cycle 1029 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3256($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1030 -> 
MRM :
Completed addition of Instruction lw$t4,3256($zero) of Core 2
Removed instruction lw$t4,2328($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1031 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262176 = 1964
Memory at 262760 = 1964
Core Execution :

Clock Cycle 1032 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1033 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1034 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1035 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1036 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1037 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1038 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1039 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1040 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1041 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1042 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1043 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1304 0 on Line 169
Core Execution :

Clock Cycle 1044 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1045 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1696($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1696 $t2 on Line 174
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1046 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 1696 $t2 on Line 174
Core Execution :

Clock Cycle 1047 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t3,$t3
File Number 1 : $t2 = 0

Clock Cycle 1048 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,576($zero) on Line 177

Clock Cycle 1049 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t4
File Number 1 : $t2 = 416

Clock Cycle 1050 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t3,$t0
File Number 1 : $t3 = 0

Clock Cycle 1051 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3972($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3972 0 on Line 76
Row 1 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 1052 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,576($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 1053 -> 
MRM :
Completed addition of Instruction sw$t1,576($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,180($zero) on Line 180

Clock Cycle 1054 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,180($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 1055 -> 
MRM :
Completed addition of Instruction lw$t4,180($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,824($zero) on Line 181

Clock Cycle 1056 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,824($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1057 -> 
MRM :
Completed addition of Instruction lw$t1,824($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1058 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1059 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1060 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 1061 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1062 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1063 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1064 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1065 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1066 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1067 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1068 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1069 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1070 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1071 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1072 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3972 0 on Line 76
Core Execution :

Clock Cycle 1073 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1074 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3256($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3256 $t4 on Line 83
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1075 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3256 $t4 on Line 83
Core Execution :
File Number 2 : addi$t4,$t0,1116
File Number 2 : $t4 = 1116

Clock Cycle 1076 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t0,3168
File Number 2 : $t3 = 3168

Clock Cycle 1077 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,576($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 576 0 on Line 177
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t2,$t4,1344
File Number 2 : $t2 = 2460

Clock Cycle 1078 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3820($zero) on Line 87

Clock Cycle 1079 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3820($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1080 -> 
MRM :
Completed addition of Instruction sw$t3,3820($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3160($zero) on Line 88

Clock Cycle 1081 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3160($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1082 -> 
MRM :
Completed addition of Instruction lw$t4,3160($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2800($zero) on Line 89

Clock Cycle 1083 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2800($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1084 -> 
MRM :
Completed addition of Instruction lw$t3,2800($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1085 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1086 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 1087 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1088 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1089 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1090 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1091 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1092 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1093 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1094 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1095 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1096 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1097 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1098 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 576 0 on Line 177
Core Execution :

Clock Cycle 1099 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1100 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,180($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 180 $t4 on Line 180
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1101 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 180 $t4 on Line 180
Core Execution :

Clock Cycle 1102 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t4,$t4,$t0
File Number 1 : $t4 = 0

Clock Cycle 1103 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,824($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 824 $t1 on Line 181
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3924($zero) on Line 183

Clock Cycle 1104 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3924($zero) of Core : 1
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 824 $t1 on Line 181
Core Execution :

Clock Cycle 1105 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1106 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1107 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1108 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2440($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2440 1332 on Line 70
Row 0 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 1109 -> 
MRM :
Completed addition of Instruction lw$t0,3924($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 1110 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 1111 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 1112 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1113 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1114 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1115 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1116 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1117 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 1118 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1119 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1120 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1121 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1122 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1123 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1124 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1125 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1126 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1127 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1128 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1129 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2440 1332 on Line 70
Core Execution :

Clock Cycle 1130 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1131 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2696($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2696 0 on Line 71
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1132 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2696 0 on Line 71
Core Execution :

Clock Cycle 1133 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1134 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2480($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2480 0 on Line 82
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1135 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2480 0 on Line 82
Core Execution :

Clock Cycle 1136 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1137 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2800($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2800 $t3 on Line 89
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1138 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2800 $t3 on Line 89
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1748($zero) on Line 90

Clock Cycle 1139 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t0,1492
File Number 2 : $t3 = 1492

Clock Cycle 1140 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3992($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3992 16946 on Line 157
Row 258 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1141 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1748($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1142 -> 
MRM :
Completed addition of Instruction sw$t3,1748($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1096($zero) on Line 92

Clock Cycle 1143 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1096($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t3,$t1,16
File Number 2 : $t3 = 16

Clock Cycle 1144 -> 
MRM :
Completed addition of Instruction lw$t0,1096($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1145 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1146 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1147 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1148 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1149 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264584 = 1332
Core Execution :

Clock Cycle 1150 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1151 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1152 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1153 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1154 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1155 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1156 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1157 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1158 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1159 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1160 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1161 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3992 16946 on Line 157
Core Execution :

Clock Cycle 1162 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1163 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3820($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3820 0 on Line 168
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1164 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3820 0 on Line 168
Core Execution :

Clock Cycle 1165 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1166 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3924($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3924 $t0 on Line 183
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1167 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3924 $t0 on Line 183
Core Execution :

Clock Cycle 1168 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t4,$t3
File Number 1 : $t0 = 0

Clock Cycle 1169 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t2,1036
File Number 1 : $t2 = 1452

Clock Cycle 1170 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3820($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3820 3168 on Line 87
Row 3 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2280($zero) on Line 186

Clock Cycle 1171 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2280($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 1172 -> 
MRM :
Completed addition of Instruction lw$t3,2280($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2096($zero) on Line 187

Clock Cycle 1173 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2096($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 1174 -> 
MRM :
Completed addition of Instruction sw$t0,2096($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1175 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1176 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1177 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1178 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1179 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3992 = 16946
Core Execution :

Clock Cycle 1180 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1181 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1182 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1183 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1184 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1185 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1186 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1187 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1188 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1189 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1190 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1191 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3820 3168 on Line 87
Core Execution :

Clock Cycle 1192 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1193 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3160($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3160 $t4 on Line 88
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1194 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3160 $t4 on Line 88
Core Execution :

Clock Cycle 1195 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1196 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2280($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2280 $t3 on Line 186
Row 259 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1197 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1198 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1199 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1200 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1201 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1202 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1203 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1204 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1205 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265964 = 3168
Core Execution :

Clock Cycle 1206 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1207 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1208 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1209 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1210 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1211 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1212 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1213 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1214 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1215 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1216 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1217 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 2280 $t3 on Line 186
Core Execution :

Clock Cycle 1218 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t3,$t2
File Number 1 : $t3 = 1

Clock Cycle 1219 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2096($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2096 0 on Line 187
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,3440($zero) on Line 189

Clock Cycle 1220 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3440($zero) of Core : 1
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2096 0 on Line 187
Core Execution :
File Number 1 : add$t1,$t2,$t2
File Number 1 : $t1 = 2904

Clock Cycle 1221 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t1,$t4,$t4
File Number 1 : $t1 = 0

Clock Cycle 1222 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1916($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1916 0 on Line 80
Row 2 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : slt$t0,$t4,$t3
File Number 1 : $t0 = 1

Clock Cycle 1223 -> 
MRM :
Completed addition of Instruction sw$t4,3440($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : sub$t2,$t0,$t2
File Number 1 : $t2 = -1451

Clock Cycle 1224 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : sub$t4,$t0,$t1
File Number 1 : $t4 = 1

Clock Cycle 1225 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : slt$t4,$t1,$t1
File Number 1 : $t4 = 0

Clock Cycle 1226 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,580($zero) on Line 196

Clock Cycle 1227 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,580($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : addi$t2,$t2,1516
File Number 1 : $t2 = 65

Clock Cycle 1228 -> 
MRM :
Completed addition of Instruction lw$t3,580($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,656($zero) on Line 198

Clock Cycle 1229 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,656($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1230 -> 
MRM :
Completed addition of Instruction lw$t0,656($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3980($zero) on Line 199

Clock Cycle 1231 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3980($zero) of Core : 1
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 1232 -> 
MRM :
Completed addition of Instruction sw$t1,3980($zero) of Core 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1233 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1234 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1235 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1236 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1237 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1238 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1239 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1240 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1241 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1242 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1243 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1916 0 on Line 80
Core Execution :

Clock Cycle 1244 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1245 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1748($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1748 0 on Line 90
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1246 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1748 0 on Line 90
Core Execution :

Clock Cycle 1247 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1248 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1096($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1096 $t0 on Line 92
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1249 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1096 $t0 on Line 92
Core Execution :
File Number 2 : addi$t4,$t0,2852
File Number 2 : $t4 = 2852

Clock Cycle 1250 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t1,520
File Number 2 : $t0 = 520

Clock Cycle 1251 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,580($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 580 $t3 on Line 196
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3184($zero) on Line 96

Clock Cycle 1252 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3184($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : addi$t3,$t4,1144
File Number 2 : $t3 = 3996

Clock Cycle 1253 -> 
MRM :
Completed addition of Instruction lw$t0,3184($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1254 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1255 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1256 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1257 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1258 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1259 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1260 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 1261 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1262 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1263 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1264 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1265 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1266 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1267 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1268 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1269 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1270 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1271 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1272 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 580 $t3 on Line 196
Core Execution :

Clock Cycle 1273 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1274 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,656($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 656 $t0 on Line 198
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1275 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 656 $t0 on Line 198
Core Execution :

Clock Cycle 1276 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t0,$t4,$t1
File Number 1 : $t0 = 0

Clock Cycle 1277 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t1,84
File Number 1 : $t3 = 84

Clock Cycle 1278 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3184($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3184 $t0 on Line 96
Row 0 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : mul$t1,$t4,$t2
File Number 1 : $t1 = 0

Clock Cycle 1279 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1368($zero) on Line 203

Clock Cycle 1280 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1368($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : mul$t0,$t2,$t0
File Number 1 : $t0 = 0

Clock Cycle 1281 -> 
MRM :
Completed addition of Instruction lw$t3,1368($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : addi$t1,$t4,1524
File Number 1 : $t1 = 1524

Clock Cycle 1282 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 1283 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 1284 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 1285 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 1286 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 1287 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 1288 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1289 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3184 $t0 on Line 96
Core Execution :
File Number 2 : addi$t0,$t1,972
File Number 2 : $t0 = 972

Clock Cycle 1290 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1572($zero) on Line 99

Clock Cycle 1291 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1368($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1368 $t3 on Line 203
Row 259 need NOT be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : addi$t1,$t1,3088
File Number 2 : $t1 = 3088

Clock Cycle 1292 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1572($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1293 -> 
MRM :
Completed addition of Instruction lw$t2,1572($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3700($zero) on Line 101

Clock Cycle 1294 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3700($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 1295 -> 
MRM :
Completed addition of Instruction sw$t0,3700($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3880($zero) on Line 102

Clock Cycle 1296 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3880($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1297 -> 
MRM :
Completed addition of Instruction sw$t3,3880($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,412($zero) on Line 103

Clock Cycle 1298 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,412($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1299 -> 
MRM :
Completed addition of Instruction lw$t0,412($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 1300 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1301 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1302 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 1368 $t3 on Line 203
Core Execution :

Clock Cycle 1303 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t1,1952
File Number 1 : $t3 = 3476

Clock Cycle 1304 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t1,$t3
File Number 1 : $t0 = -1952

Clock Cycle 1305 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t0,1552
File Number 1 : $t0 = -400

Clock Cycle 1306 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1572($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1572 $t2 on Line 99
Row 1 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : sub$t2,$t3,$t3
File Number 1 : $t2 = 0

Clock Cycle 1307 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3408($zero) on Line 210

Clock Cycle 1308 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3408($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : addi$t1,$t0,2188
File Number 1 : $t1 = 1788

Clock Cycle 1309 -> 
MRM :
Completed addition of Instruction sw$t2,3408($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : slt$t2,$t1,$t2
File Number 1 : $t2 = 0

Clock Cycle 1310 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : mul$t4,$t3,$t4
File Number 1 : $t4 = 0

Clock Cycle 1311 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3752($zero) on Line 214

Clock Cycle 1312 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3752($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : addi$t1,$t3,3824
File Number 1 : $t1 = 7300

Clock Cycle 1313 -> 
MRM :
Completed addition of Instruction sw$t1,3752($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : slt$t1,$t1,$t3
File Number 1 : $t1 = 0

Clock Cycle 1314 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : sub$t3,$t1,$t4
File Number 1 : $t3 = 0

Clock Cycle 1315 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : addi$t0,$t1,740
File Number 1 : $t0 = 740

Clock Cycle 1316 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2988($zero) on Line 219

Clock Cycle 1317 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2988($zero) of Core : 1
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1572 $t2 on Line 99
Core Execution :

Clock Cycle 1318 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1319 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1320 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1321 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1322 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1323 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1324 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1325 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3240($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3240 $t1 on Line 23
Row 257 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 1326 -> 
MRM :
Completed addition of Instruction sw$t0,2988($zero) of Core 1
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1356($zero) on Line 220

Clock Cycle 1327 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1356($zero) of Core : 1
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 1 : mul$t4,$t2,$t4
File Number 1 : $t4 = 0

Clock Cycle 1328 -> 
MRM :
Completed addition of Instruction lw$t1,1356($zero) of Core 1
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3636($zero) on Line 104

Clock Cycle 1329 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3636($zero) of Core : 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 1330 -> 
MRM :
Completed addition of Instruction sw$t2,3636($zero) of Core 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 1331 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 1332 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 1333 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 1334 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 1335 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 1336 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3240 $t1 on Line 23
Core Execution :

Clock Cycle 1337 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1338 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1356($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1356 $t1 on Line 220
Row 515 need NOT be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 1339 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1340 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 1341 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 1342 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 1343 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1344 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 1345 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1346 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 1347 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1348 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1349 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 1356 $t1 on Line 220
Core Execution :

Clock Cycle 1350 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t1,2760
File Number 1 : $t1 = 2760

Clock Cycle 1351 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,0($zero) on Line 223

Clock Cycle 1352 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1353 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,412($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 412 $t0 on Line 103
Row 1 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 1354 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,0($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 1355 -> 
MRM :
Completed addition of Instruction lw$t2,0($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 1356 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 1357 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 1358 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 1359 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 1360 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 1361 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 1362 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 1363 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1364 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 412 $t0 on Line 103
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,220($zero) on Line 105

Clock Cycle 1365 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1366 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,0($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 0 $t2 on Line 223
Row 256 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 1367 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,220($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1368 -> 
MRM :
Completed addition of Instruction sw$t0,220($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1420($zero) on Line 106

Clock Cycle 1369 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1420($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 2 : addi$t0,$t1,3848
File Number 2 : $t0 = 6936

Clock Cycle 1370 -> 
MRM :
Completed addition of Instruction lw$t4,1420($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 1371 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1372 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 1373 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1374 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 1375 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1376 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1377 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 0 $t2 on Line 223
Core Execution :

Clock Cycle 1378 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t3,$t0,$t2
File Number 1 : $t3 = 740

Clock Cycle 1379 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,344($zero) on Line 225

Clock Cycle 1380 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1381 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1382 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1420($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1420 $t4 on Line 106
Row 0 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 1383 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,344($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 1384 -> 
MRM :
Completed addition of Instruction lw$t1,344($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 1385 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 1386 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 1387 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 1388 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 1389 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 1390 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 1391 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 1392 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1393 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1420 $t4 on Line 106
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3376($zero) on Line 108

Clock Cycle 1394 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1395 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,344($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 344 $t1 on Line 225
Row 257 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 1396 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3376($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1397 -> 
MRM :
Completed addition of Instruction sw$t4,3376($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1620($zero) on Line 109

Clock Cycle 1398 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1620($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 2 : addi$t4,$t0,608
File Number 2 : $t4 = 7544

Clock Cycle 1399 -> 
MRM :
Completed addition of Instruction sw$t4,1620($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,984($zero) on Line 111

Clock Cycle 1400 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,984($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1401 -> 
MRM :
Completed addition of Instruction sw$t4,984($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,404($zero) on Line 112

Clock Cycle 1402 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,404($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1403 -> 
MRM :
Completed addition of Instruction lw$t3,404($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1804($zero) on Line 113

Clock Cycle 1404 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1804($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1405 -> 
MRM :
Completed addition of Instruction lw$t2,1804($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1406 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 344 $t1 on Line 225
Core Execution :

Clock Cycle 1407 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t1,$t2
File Number 1 : $t3 = 0

Clock Cycle 1408 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1240($zero) on Line 227

Clock Cycle 1409 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t4,$t1
File Number 1 : $t3 = 0

Clock Cycle 1410 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,220($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 220 0 on Line 105
Row 0 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 1411 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1240($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 1412 -> 
MRM :
Completed addition of Instruction lw$t2,1240($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 1413 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 1414 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 1415 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 1416 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 1417 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 1418 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 1419 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 1420 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1421 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 220 0 on Line 105
Core Execution :

Clock Cycle 1422 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1423 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 984 7544 on Line 111
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1424 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 984 7544 on Line 111
Core Execution :

Clock Cycle 1425 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1426 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,404($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 404 $t3 on Line 112
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1427 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 404 $t3 on Line 112
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2460($zero) on Line 114

Clock Cycle 1428 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t4,160
File Number 2 : $t1 = 7704

Clock Cycle 1429 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1240($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1240 $t2 on Line 227
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t4,$t0,2212
File Number 2 : $t4 = 9148

Clock Cycle 1430 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2460($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : addi$t4,$t1,2484
File Number 2 : $t4 = 10188

Clock Cycle 1431 -> 
MRM :
Completed addition of Instruction sw$t3,2460($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : addi$t1,$t4,2040
File Number 2 : $t1 = 12228

Clock Cycle 1432 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t1,$t3,1020
File Number 2 : $t1 = 1020

Clock Cycle 1433 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2408($zero) on Line 120

Clock Cycle 1434 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2408($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1435 -> 
MRM :
Completed addition of Instruction lw$t3,2408($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1356($zero) on Line 121

Clock Cycle 1436 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1356($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1437 -> 
MRM :
Completed addition of Instruction sw$t0,1356($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3924($zero) on Line 122

Clock Cycle 1438 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3924($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 263128 = 7544
Core Execution :
File Number 2 : addi$t4,$t0,3672
File Number 2 : $t4 = 10608

Clock Cycle 1439 -> 
MRM :
Completed addition of Instruction lw$t3,3924($zero) of Core 2
Removed instruction lw$t3,2408($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3840($zero) on Line 124

Clock Cycle 1440 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3840($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1441 -> 
MRM :
Completed addition of Instruction lw$t1,3840($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2640($zero) on Line 125

Clock Cycle 1442 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2640($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1443 -> 
MRM :
Completed addition of Instruction lw$t1,2640($zero) of Core 2
Removed instruction lw$t1,3840($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1444 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1445 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1446 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1447 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1448 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1449 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1450 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 1240 $t2 on Line 227
Core Execution :

Clock Cycle 1451 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t3,$t4,$t2
File Number 1 : $t3 = 0

Clock Cycle 1452 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t2,2052
File Number 1 : $t3 = 2052

Clock Cycle 1453 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t3
File Number 1 : $t2 = 2792

Clock Cycle 1454 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1620($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1620 0 on Line 109
Row 1 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,1032($zero) on Line 232

Clock Cycle 1455 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1032($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : sub$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 1456 -> 
MRM :
Completed addition of Instruction sw$t3,1032($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : slt$t0,$t4,$t2
File Number 1 : $t0 = 1

Clock Cycle 1457 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3964($zero) on Line 235

Clock Cycle 1458 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3964($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : mul$t0,$t0,$t3
File Number 1 : $t0 = 0

Clock Cycle 1459 -> 
MRM :
Completed addition of Instruction lw$t2,3964($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : sub$t1,$t0,$t3
File Number 1 : $t1 = 0

Clock Cycle 1460 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : add$t0,$t0,$t1
File Number 1 : $t0 = 0

Clock Cycle 1461 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : slt$t4,$t1,$t3
File Number 1 : $t4 = 0

Clock Cycle 1462 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : add$t4,$t1,$t1
File Number 1 : $t4 = 0

Clock Cycle 1463 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,676($zero) on Line 241

Clock Cycle 1464 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,676($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1465 -> 
MRM :
Completed addition of Instruction lw$t4,676($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1620 0 on Line 109
Core Execution :

Clock Cycle 1466 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1467 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1804($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1804 $t2 on Line 113
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1468 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1804 $t2 on Line 113
Core Execution :

Clock Cycle 1469 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1470 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1356 6936 on Line 121
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1471 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1356 6936 on Line 121
Core Execution :

Clock Cycle 1472 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1473 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1474 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1475 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1476 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3440($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3440 0 on Line 189
Row 257 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1477 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1478 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1479 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1480 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1481 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1482 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1483 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1484 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1485 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263500 = 6936
Core Execution :

Clock Cycle 1486 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1487 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1488 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1489 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1490 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1491 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1492 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1493 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1494 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1495 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1496 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1497 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3440 0 on Line 189
Core Execution :

Clock Cycle 1498 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1499 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3980($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3980 0 on Line 199
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1500 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3980 0 on Line 199
Core Execution :

Clock Cycle 1501 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1502 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3408($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3408 0 on Line 210
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1503 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3408 0 on Line 210
Core Execution :

Clock Cycle 1504 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1505 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3752($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3752 1788 on Line 214
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1506 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3752 1788 on Line 214
Core Execution :

Clock Cycle 1507 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1508 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3964($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3964 $t2 on Line 235
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1509 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3964 $t2 on Line 235
Core Execution :

Clock Cycle 1510 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t2,$t3
File Number 1 : $t2 = 0

Clock Cycle 1511 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1512 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1513 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1514 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1515 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3700($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3700 972 on Line 101
Row 3 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 1516 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 1517 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 1518 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 1519 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1520 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1521 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1522 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1523 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1524 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3752 = 1788
Core Execution :

Clock Cycle 1525 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1526 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1527 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1528 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1529 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1530 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1531 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1532 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1533 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1534 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1535 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1536 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3700 972 on Line 101
Core Execution :

Clock Cycle 1537 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1538 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3880($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3880 3996 on Line 102
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1539 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3880 3996 on Line 102
Core Execution :

Clock Cycle 1540 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1541 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3636 0 on Line 104
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1542 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3636 0 on Line 104
Core Execution :

Clock Cycle 1543 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1544 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3376($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3376 0 on Line 108
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1545 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3376 0 on Line 108
Core Execution :

Clock Cycle 1546 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1547 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3924($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3924 $t3 on Line 122
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1548 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3924 $t3 on Line 122
Core Execution :
File Number 2 : addi$t2,$t3,3004
File Number 2 : $t2 = 3004

Clock Cycle 1549 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1550 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,676($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 676 $t4 on Line 241
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1551 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1552 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1553 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1554 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1555 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1556 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1557 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1558 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1559 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265844 = 972
Memory at 266024 = 3996
Core Execution :

Clock Cycle 1560 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1561 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1562 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1563 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1564 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1565 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1566 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1567 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1568 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1569 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1570 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1571 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 676 $t4 on Line 241
Core Execution :

Clock Cycle 1572 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t0,$t4
File Number 1 : $t2 = 0

Clock Cycle 1573 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t2,$t4
File Number 1 : $t3 = 0

Clock Cycle 1574 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t4,$t4
File Number 1 : $t1 = 0

Clock Cycle 1575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2460($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2460 0 on Line 114
Row 0 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : slt$t0,$t0,$t4
File Number 1 : $t0 = 0

Clock Cycle 1576 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : add$t4,$t0,$t3
File Number 1 : $t4 = 0

Clock Cycle 1577 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : slt$t2,$t2,$t0
File Number 1 : $t2 = 0

Clock Cycle 1578 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t3,$t1,$t4
File Number 1 : $t3 = 0

Clock Cycle 1579 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : addi$t1,$t1,3344
File Number 1 : $t1 = 3344

Clock Cycle 1580 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : mul$t1,$t1,$t3
File Number 1 : $t1 = 0

Clock Cycle 1581 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : sub$t3,$t3,$t2
File Number 1 : $t3 = 0

Clock Cycle 1582 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : slt$t3,$t0,$t1
File Number 1 : $t3 = 0

Clock Cycle 1583 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : add$t0,$t2,$t1
File Number 1 : $t0 = 0

Clock Cycle 1584 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : slt$t0,$t2,$t4
File Number 1 : $t0 = 0

Clock Cycle 1585 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : add$t4,$t2,$t1
File Number 1 : $t4 = 0

Clock Cycle 1586 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2460 0 on Line 114
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3812($zero) on Line 257

Clock Cycle 1587 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t4,2912
File Number 1 : $t0 = 2912

Clock Cycle 1588 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2640($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2640 $t1 on Line 125
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1589 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3812($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2640 $t1 on Line 125
Core Execution :

Clock Cycle 1590 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1591 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1592 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1593 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1594 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1595 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2220($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2220 $t0 on Line 16
Row 258 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 1596 -> 
MRM :
Completed addition of Instruction sw$t3,3812($zero) of Core 1
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1944($zero) on Line 259

Clock Cycle 1597 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1944($zero) of Core : 1
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 1598 -> 
MRM :
Completed addition of Instruction lw$t3,1944($zero) of Core 1
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1216($zero) on Line 260

Clock Cycle 1599 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1216($zero) of Core : 1
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 1600 -> 
MRM :
Completed addition of Instruction lw$t3,1216($zero) of Core 1
Removed instruction lw$t3,1944($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,3084($zero) on Line 261

Clock Cycle 1601 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3084($zero) of Core : 1
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 1 : slt$t4,$t1,$t4
File Number 1 : $t4 = 0

Clock Cycle 1602 -> 
MRM :
Completed addition of Instruction sw$t0,3084($zero) of Core 1
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 1 : mul$t1,$t1,$t1
File Number 1 : $t1 = 0
File Number 2 : DRAM Request(Write) Issued for sw$t1,3036($zero) on Line 127

Clock Cycle 1603 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3036($zero) of Core : 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 2 : addi$t1,$t4,344
File Number 2 : $t1 = 10952

Clock Cycle 1604 -> 
MRM :
Completed addition of Instruction sw$t1,3036($zero) of Core 2
DRAM: 
File Number 3 : Completed 10/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,96($zero) on Line 264

Clock Cycle 1605 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,96($zero) of Core : 1
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 1606 -> 
MRM :
Completed addition of Instruction lw$t4,96($zero) of Core 1
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1376($zero) on Line 129

Clock Cycle 1607 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1376($zero) of Core : 2
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 2 : addi$t1,$t0,3084
File Number 2 : $t1 = 10020

Clock Cycle 1608 -> 
MRM :
Completed addition of Instruction sw$t1,1376($zero) of Core 2
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3764($zero) on Line 131

Clock Cycle 1609 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3764($zero) of Core : 2
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 1610 -> 
MRM :
Completed addition of Instruction lw$t0,3764($zero) of Core 2
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 1611 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 1612 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 1613 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 1614 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 1615 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 1616 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2220 $t0 on Line 16
Core Execution :
File Number 3 : addi$t1,$t0,3000
File Number 3 : $t1 = 3000

Clock Cycle 1617 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3240($zero) on Line 25

Clock Cycle 1618 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2796($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2796 2392 on Line 21
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 1619 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3240($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2796 2392 on Line 21
Core Execution :

Clock Cycle 1620 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1621 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2936($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2936 0 on Line 22
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 1622 -> 
MRM :
Completed addition of Instruction lw$t4,3240($zero) of Core 3
Removed instruction lw$t4,472($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2936 0 on Line 22
Core Execution :

Clock Cycle 1623 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1624 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1625 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1032($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1032 2052 on Line 232
Row 514 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1626 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1627 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1628 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1629 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1630 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1631 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1632 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1633 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1634 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 527084 = 2392
Core Execution :

Clock Cycle 1635 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1636 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1637 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1638 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1639 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1640 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1641 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1642 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1643 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1644 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1645 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1646 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1032 2052 on Line 232
Core Execution :

Clock Cycle 1647 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1648 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1216($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1216 $t3 on Line 260
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1649 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 1216 $t3 on Line 260
Core Execution :

Clock Cycle 1650 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1651 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1652 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1653 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1654 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1655 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1656 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3764($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3764 $t0 on Line 131
Row 1 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 1657 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 1658 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 1659 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 1660 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1661 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1662 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1663 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1664 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1665 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1032 = 2052
Core Execution :

Clock Cycle 1666 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1667 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1668 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1669 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1670 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1671 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1672 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1673 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1674 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1675 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1676 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1677 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3764 $t0 on Line 131
Core Execution :
File Number 2 : addi$t0,$t2,792
File Number 2 : $t0 = 3796

Clock Cycle 1678 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t3,576
File Number 2 : $t3 = 576

Clock Cycle 1679 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,96($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 96 $t4 on Line 264
Row 259 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1868($zero) on Line 134

Clock Cycle 1680 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1868($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1681 -> 
MRM :
Completed addition of Instruction lw$t3,1868($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 1682 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 1683 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 1684 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1685 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 1686 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1687 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 1688 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1689 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1690 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t4 = 12602
File Number 1 : Finished Instruction lw 96 $t4 on Line 264
Core Execution :

Clock Cycle 1691 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t3,$t4
File Number 1 : $t3 = 0

Clock Cycle 1692 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t3,$t2
File Number 1 : $t3 = 0

Clock Cycle 1693 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t0,$t1
File Number 1 : $t3 = 2912

Clock Cycle 1694 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1376($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1376 10952 on Line 129
Row 0 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : add$t4,$t3,$t1
File Number 1 : $t4 = 2912

Clock Cycle 1695 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,96($zero) on Line 269

Clock Cycle 1696 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,96($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : sub$t4,$t3,$t2
File Number 1 : $t4 = 2912

Clock Cycle 1697 -> 
MRM :
Completed addition of Instruction sw$t0,96($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : slt$t2,$t4,$t3
File Number 1 : $t2 = 0

Clock Cycle 1698 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : sub$t0,$t1,$t0
File Number 1 : $t0 = -2912

Clock Cycle 1699 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : slt$t4,$t4,$t1
File Number 1 : $t4 = 0

Clock Cycle 1700 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : sub$t0,$t0,$t0
File Number 1 : $t0 = 0

Clock Cycle 1701 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : slt$t3,$t3,$t0
File Number 1 : $t3 = 0

Clock Cycle 1702 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : addi$t4,$t1,3136
File Number 1 : $t4 = 3136

Clock Cycle 1703 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : addi$t2,$t3,2008
File Number 1 : $t2 = 2008

Clock Cycle 1704 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : mul$t4,$t1,$t0
File Number 1 : $t4 = 0

Clock Cycle 1705 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1376 10952 on Line 129
Core Execution :
File Number 1 : addi$t0,$t2,3624
File Number 1 : $t0 = 5632

Clock Cycle 1706 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t0,$t4,$t2
File Number 1 : $t0 = 2008

Clock Cycle 1707 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1868($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1868 $t3 on Line 134
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2752($zero) on Line 281

Clock Cycle 1708 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2752($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1868 $t3 on Line 134
Core Execution :
File Number 2 : addi$t3,$t3,3396
File Number 2 : $t3 = 3396

Clock Cycle 1709 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t0,2388
File Number 2 : $t4 = 6184

Clock Cycle 1710 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1711 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1712 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1713 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1714 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1715 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1716 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3240($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3240 $t4 on Line 25
Row 257 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 1717 -> 
MRM :
Completed addition of Instruction lw$t4,2752($zero) of Core 1
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2756($zero) on Line 137

Clock Cycle 1718 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2756($zero) of Core : 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : addi$t3,$t0,3388
File Number 2 : $t3 = 7184

Clock Cycle 1719 -> 
MRM :
Completed addition of Instruction sw$t1,2756($zero) of Core 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1996($zero) on Line 139

Clock Cycle 1720 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1996($zero) of Core : 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 1721 -> 
MRM :
Completed addition of Instruction sw$t0,1996($zero) of Core 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3976($zero) on Line 140

Clock Cycle 1722 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3976($zero) of Core : 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 1723 -> 
MRM :
Completed addition of Instruction lw$t4,3976($zero) of Core 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3784($zero) on Line 141

Clock Cycle 1724 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3784($zero) of Core : 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 1725 -> 
MRM :
Completed addition of Instruction sw$t3,3784($zero) of Core 2
DRAM: 
File Number 3 : Completed 10/22
Memory at 263520 = 10952
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2256($zero) on Line 142

Clock Cycle 1726 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2256($zero) of Core : 2
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 1727 -> 
MRM :
Completed addition of Instruction sw$t3,2256($zero) of Core 2
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,816($zero) on Line 143

Clock Cycle 1728 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,816($zero) of Core : 2
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 1729 -> 
MRM :
Completed addition of Instruction lw$t3,816($zero) of Core 2
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,732($zero) on Line 144

Clock Cycle 1730 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,732($zero) of Core : 2
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 1731 -> 
MRM :
Completed addition of Instruction sw$t0,732($zero) of Core 2
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 1732 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 1733 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 1734 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 1735 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 1736 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 1737 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3240 $t4 on Line 25
Core Execution :
File Number 3 : addi$t3,$t4,2560
File Number 3 : $t3 = 2560

Clock Cycle 1738 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1412($zero) on Line 27

Clock Cycle 1739 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1740 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2988($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2988 740 on Line 219
Row 515 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 1741 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1412($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1742 -> 
MRM :
Completed addition of Instruction lw$t3,1412($zero) of Core 3
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3660($zero) on Line 28

Clock Cycle 1743 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3660($zero) of Core : 3
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 3 : addi$t0,$t1,3088
File Number 3 : $t0 = 6088

Clock Cycle 1744 -> 
MRM :
Completed addition of Instruction sw$t4,3660($zero) of Core 3
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 1745 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1746 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 1747 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1748 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 1749 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1750 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1751 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 2988 740 on Line 219
Core Execution :

Clock Cycle 1752 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1753 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2752($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2752 $t4 on Line 281
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1754 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2752 $t4 on Line 281
Core Execution :

Clock Cycle 1755 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t4,$t2,$t0
File Number 1 : $t4 = 4016

Clock Cycle 1756 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,984($zero) on Line 283

Clock Cycle 1757 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t3,$t3
File Number 1 : $t4 = 0

Clock Cycle 1758 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t1,$t3
File Number 1 : $t1 = 0

Clock Cycle 1759 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t2,$t4
File Number 1 : $t3 = 0

Clock Cycle 1760 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t4,236
File Number 1 : $t0 = 236

Clock Cycle 1761 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3976($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3976 $t4 on Line 140
Row 2 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : slt$t4,$t1,$t0
File Number 1 : $t4 = 1

Clock Cycle 1762 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,984($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : mul$t3,$t4,$t4
File Number 1 : $t3 = 1

Clock Cycle 1763 -> 
MRM :
Completed addition of Instruction sw$t2,984($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : addi$t4,$t3,3980
File Number 1 : $t4 = 3981

Clock Cycle 1764 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3660($zero) on Line 291

Clock Cycle 1765 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3660($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1766 -> 
MRM :
Completed addition of Instruction lw$t4,3660($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1767 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1768 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1769 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1770 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2988 = 740
Core Execution :

Clock Cycle 1771 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1772 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1773 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1774 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1775 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1776 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1777 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1778 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1779 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1780 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1781 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1782 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3976 $t4 on Line 140
Core Execution :
File Number 2 : addi$t4,$t4,3648
File Number 2 : $t4 = 3648

Clock Cycle 1783 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1784 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3784($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3784 7184 on Line 141
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1785 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3784 7184 on Line 141
Core Execution :

Clock Cycle 1786 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1787 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1788 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3812($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3812 0 on Line 257
Row 259 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1789 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1790 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1791 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1792 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1793 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1794 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1795 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1796 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1797 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265928 = 7184
Core Execution :

Clock Cycle 1798 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1799 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1800 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1801 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1802 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1803 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1804 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1805 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1806 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1807 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1808 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1809 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3812 0 on Line 257
Core Execution :

Clock Cycle 1810 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1811 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3084($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3084 2912 on Line 261
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1812 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3084 2912 on Line 261
Core Execution :

Clock Cycle 1813 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1814 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3660($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3660 $t4 on Line 291
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1815 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3660 $t4 on Line 291
Core Execution :

Clock Cycle 1816 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t3,$t4
File Number 1 : $t0 = 1

Clock Cycle 1817 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t4,$t0
File Number 1 : $t3 = -1

Clock Cycle 1818 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,816($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 816 $t3 on Line 143
Row 3 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : addi$t4,$t2,1052
File Number 1 : $t4 = 3060

Clock Cycle 1819 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : mul$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 1820 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,952($zero) on Line 296

Clock Cycle 1821 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,952($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : slt$t3,$t1,$t3
File Number 1 : $t3 = 0

Clock Cycle 1822 -> 
MRM :
Completed addition of Instruction lw$t0,952($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1823 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1824 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1825 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1826 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1827 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3084 = 2912
Core Execution :

Clock Cycle 1828 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1829 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1830 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1831 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1832 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1833 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1834 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1835 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1836 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1837 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1838 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1839 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 816 $t3 on Line 143
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,640($zero) on Line 146

Clock Cycle 1840 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t0,3804
File Number 2 : $t2 = 7600

Clock Cycle 1841 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,732($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 732 3796 on Line 144
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1842 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,640($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 732 3796 on Line 144
Core Execution :

Clock Cycle 1843 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1844 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,96($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 96 2912 on Line 269
Row 256 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 1845 -> 
MRM :
Completed addition of Instruction sw$t3,640($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2996($zero) on Line 148

Clock Cycle 1846 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2996($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1847 -> 
MRM :
Completed addition of Instruction lw$t2,2996($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3636($zero) on Line 149

Clock Cycle 1848 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3636($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : addi$t3,$t3,3908
File Number 2 : $t3 = 3908

Clock Cycle 1849 -> 
MRM :
Completed addition of Instruction sw$t3,3636($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1850 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1851 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1852 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1853 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262876 = 3796
Core Execution :

Clock Cycle 1854 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1855 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1856 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1857 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1858 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1859 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1860 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1861 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1862 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1863 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1864 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1865 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 96 2912 on Line 269
Core Execution :

Clock Cycle 1866 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1867 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,984($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 984 2008 on Line 283
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1868 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 984 2008 on Line 283
Core Execution :

Clock Cycle 1869 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1870 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,952($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 952 $t0 on Line 296
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 1871 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 952 $t0 on Line 296
Core Execution :

Clock Cycle 1872 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t4,$t3
File Number 1 : $t0 = 0

Clock Cycle 1873 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1156($zero) on Line 299

Clock Cycle 1874 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1875 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3036($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3036 0 on Line 127
Row 0 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 1876 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1156($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 1877 -> 
MRM :
Completed addition of Instruction lw$t2,1156($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,288($zero) on Line 300

Clock Cycle 1878 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,288($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : mul$t1,$t3,$t0
File Number 1 : $t1 = 0

Clock Cycle 1879 -> 
MRM :
Completed addition of Instruction lw$t4,288($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 1880 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 1881 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 1882 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 1883 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 1884 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 96 = 2912
Memory at 984 = 2008
Core Execution :

Clock Cycle 1885 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 1886 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 1887 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 1888 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 1889 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 1890 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 1891 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 1892 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 1893 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 1894 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 1895 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 1896 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3036 0 on Line 127
Core Execution :

Clock Cycle 1897 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1898 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2756($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2756 10020 on Line 137
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1899 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2756 10020 on Line 137
Core Execution :

Clock Cycle 1900 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1901 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2256($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2256 7184 on Line 142
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1902 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2256 7184 on Line 142
Core Execution :

Clock Cycle 1903 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1904 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2996($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2996 $t2 on Line 148
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 1905 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2996 $t2 on Line 148
Core Execution :
File Number 2 : addi$t0,$t2,1816
File Number 2 : $t0 = 1816

Clock Cycle 1906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t1,2412
File Number 2 : $t1 = 12432

Clock Cycle 1907 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,288($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 288 $t4 on Line 300
Row 258 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3036($zero) on Line 153

Clock Cycle 1908 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3036($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 1909 -> 
MRM :
Completed addition of Instruction lw$t0,3036($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 1910 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 1911 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 1912 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 1913 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 1914 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 1915 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 1916 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264400 = 7184
Memory at 264900 = 10020
Core Execution :

Clock Cycle 1917 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 1918 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 1919 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 1920 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 1921 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 1922 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 1923 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 1924 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 1925 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 1926 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 1927 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 1928 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 288 $t4 on Line 300
Core Execution :

Clock Cycle 1929 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t3,$t4
File Number 1 : $t0 = 0

Clock Cycle 1930 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,2960($zero) on Line 303

Clock Cycle 1931 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t4,$t4
File Number 1 : $t1 = 0

Clock Cycle 1932 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1933 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3036($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3036 $t0 on Line 153
Row 0 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 1934 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2960($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 1935 -> 
MRM :
Completed addition of Instruction lw$t2,2960($zero) of Core 1
Removed instruction lw$t2,1156($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 1936 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 1937 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 1938 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 1939 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 1940 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 1941 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 1942 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 1943 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 1944 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3036 $t0 on Line 153
Core Execution :
File Number 2 : addi$t0,$t4,3148
File Number 2 : $t0 = 6796

Clock Cycle 1945 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2724($zero) on Line 155

Clock Cycle 1946 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2960($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2960 $t2 on Line 303
Row 258 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : addi$t1,$t3,372
File Number 2 : $t1 = 4280

Clock Cycle 1947 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2724($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 1948 -> 
MRM :
Completed addition of Instruction lw$t2,2724($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1500($zero) on Line 157

Clock Cycle 1949 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1500($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 1950 -> 
MRM :
Completed addition of Instruction sw$t4,1500($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,360($zero) on Line 158

Clock Cycle 1951 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,360($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 1952 -> 
MRM :
Completed addition of Instruction lw$t0,360($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 1953 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 1954 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 1955 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 1956 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 1957 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 2960 $t2 on Line 303
Core Execution :

Clock Cycle 1958 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3344($zero) on Line 305

Clock Cycle 1959 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1960 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 1961 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2724($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2724 $t2 on Line 155
Row 2 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 1962 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3344($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 1963 -> 
MRM :
Completed addition of Instruction sw$t2,3344($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,936($zero) on Line 306

Clock Cycle 1964 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,936($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : sub$t2,$t0,$t1
File Number 1 : $t2 = 0

Clock Cycle 1965 -> 
MRM :
Completed addition of Instruction sw$t1,936($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : addi$t0,$t0,2208
File Number 1 : $t0 = 2208

Clock Cycle 1966 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,3716($zero) on Line 309

Clock Cycle 1967 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3716($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : mul$t2,$t4,$t4
File Number 1 : $t2 = 0

Clock Cycle 1968 -> 
MRM :
Completed addition of Instruction sw$t0,3716($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : sub$t4,$t0,$t2
File Number 1 : $t4 = 2208

Clock Cycle 1969 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : add$t4,$t1,$t1
File Number 1 : $t4 = 0

Clock Cycle 1970 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : add$t4,$t3,$t3
File Number 1 : $t4 = 0

Clock Cycle 1971 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : addi$t3,$t4,1872
File Number 1 : $t3 = 1872

Clock Cycle 1972 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2724 $t2 on Line 155
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,768($zero) on Line 159

Clock Cycle 1973 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t3,$t2
File Number 1 : $t0 = 1872

Clock Cycle 1974 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t4,$t2
File Number 1 : $t4 = 0

Clock Cycle 1975 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t4,$t3
File Number 1 : $t4 = -1872

Clock Cycle 1976 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 1977 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t3
File Number 1 : $t2 = 1872

Clock Cycle 1978 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t4,$t3
File Number 1 : $t1 = 0

Clock Cycle 1979 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t0,$t2
File Number 1 : $t0 = 3504384

Clock Cycle 1980 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1424($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1424 0 on Line 4
Row 258 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :
File Number 1 : sub$t1,$t3,$t0
File Number 1 : $t1 = -3504384

Clock Cycle 1981 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,768($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 1 : addi$t2,$t0,1784
File Number 1 : $t2 = 3506168

Clock Cycle 1982 -> 
MRM :
Completed addition of Instruction sw$t2,768($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,2820($zero) on Line 324

Clock Cycle 1983 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2820($zero) of Core : 1
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 1 : add$t4,$t1,$t0
File Number 1 : $t4 = 0

Clock Cycle 1984 -> 
MRM :
Completed addition of Instruction sw$t2,2820($zero) of Core 1
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,304($zero) on Line 326

Clock Cycle 1985 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,304($zero) of Core : 1
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 1986 -> 
MRM :
Completed addition of Instruction lw$t0,304($zero) of Core 1
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 1987 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 1988 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 1989 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 1990 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 1991 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1424 0 on Line 4
Core Execution :

Clock Cycle 1992 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1993 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1796($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1796 2248 on Line 14
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 1994 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1796 2248 on Line 14
Core Execution :

Clock Cycle 1995 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1996 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1656($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1656 2248 on Line 18
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 1997 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1656 2248 on Line 18
Core Execution :

Clock Cycle 1998 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 1999 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1412($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1412 $t3 on Line 27
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2000 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1412 $t3 on Line 27
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1544($zero) on Line 30

Clock Cycle 2001 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,3916
File Number 3 : $t0 = 6916

Clock Cycle 2002 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,936($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 936 0 on Line 306
Row 513 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 3 : addi$t2,$t3,2212
File Number 3 : $t2 = 2212

Clock Cycle 2003 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1544($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2004 -> 
MRM :
Completed addition of Instruction sw$t3,1544($zero) of Core 3
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,996($zero) on Line 33

Clock Cycle 2005 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,996($zero) of Core : 3
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2006 -> 
MRM :
Completed addition of Instruction sw$t4,996($zero) of Core 3
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3928($zero) on Line 34

Clock Cycle 2007 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3928($zero) of Core : 3
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 3 : addi$t1,$t0,1508
File Number 3 : $t1 = 8424

Clock Cycle 2008 -> 
MRM :
Completed addition of Instruction lw$t2,3928($zero) of Core 3
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2009 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2010 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2011 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 525944 = 2248
Memory at 526084 = 2248
Core Execution :

Clock Cycle 2012 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2013 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2014 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2015 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2016 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2017 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2018 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2019 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2020 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2021 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2022 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2023 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 936 0 on Line 306
Core Execution :

Clock Cycle 2024 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2025 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,304($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 304 $t0 on Line 326
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2026 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 304 $t0 on Line 326
Core Execution :

Clock Cycle 2027 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t0,1060
File Number 1 : $t3 = 1060

Clock Cycle 2028 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t0,$t1
File Number 1 : $t4 = -3504384

Clock Cycle 2029 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t2,$t1
File Number 1 : $t4 = 7010552

Clock Cycle 2030 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,640($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 640 0 on Line 146
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : addi$t2,$t4,1352
File Number 1 : $t2 = 7011904

Clock Cycle 2031 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : sub$t2,$t3,$t3
File Number 1 : $t2 = 0

Clock Cycle 2032 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : add$t4,$t3,$t0
File Number 1 : $t4 = 1060

Clock Cycle 2033 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,340($zero) on Line 333

Clock Cycle 2034 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,340($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : add$t1,$t0,$t2
File Number 1 : $t1 = 0

Clock Cycle 2035 -> 
MRM :
Completed addition of Instruction sw$t4,340($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t1,$t0,$t1
File Number 1 : $t1 = 0

Clock Cycle 2036 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : add$t4,$t2,$t1
File Number 1 : $t4 = 0

Clock Cycle 2037 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : sub$t1,$t1,$t3
File Number 1 : $t1 = -1060

Clock Cycle 2038 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,3268($zero) on Line 338

Clock Cycle 2039 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3268($zero) of Core : 1
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 2040 -> 
MRM :
Completed addition of Instruction sw$t0,3268($zero) of Core 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,360($zero) on Line 339

Clock Cycle 2041 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,360($zero) of Core : 1
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : add$t4,$t0,$t0
File Number 1 : $t4 = 0

Clock Cycle 2042 -> 
MRM :
Completed addition of Instruction lw$t2,360($zero) of Core 1
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : addi$t3,$t0,728
File Number 1 : $t3 = 728

Clock Cycle 2043 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,780($zero) on Line 342

Clock Cycle 2044 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,780($zero) of Core : 1
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2045 -> 
MRM :
Completed addition of Instruction sw$t4,780($zero) of Core 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,3160($zero) on Line 343

Clock Cycle 2046 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3160($zero) of Core : 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2047 -> 
MRM :
Completed addition of Instruction sw$t0,3160($zero) of Core 1
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2048 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2049 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2050 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2051 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 640 0 on Line 146
Core Execution :

Clock Cycle 2052 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2053 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,360($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 360 $t0 on Line 158
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2054 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 360 $t0 on Line 158
Core Execution :
File Number 2 : addi$t1,$t0,1704
File Number 2 : $t1 = 1704

Clock Cycle 2055 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,244($zero) on Line 161

Clock Cycle 2056 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,768($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 768 0 on Line 159
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : addi$t4,$t0,2168
File Number 2 : $t4 = 2168

Clock Cycle 2057 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,244($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 768 0 on Line 159
Core Execution :

Clock Cycle 2058 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2059 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,340($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 340 1060 on Line 333
Row 256 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2060 -> 
MRM :
Completed addition of Instruction lw$t1,244($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,908($zero) on Line 163

Clock Cycle 2061 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,908($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2062 -> 
MRM :
Completed addition of Instruction sw$t2,908($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2063 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2064 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2065 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2066 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2067 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2068 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 2069 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2070 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2071 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2072 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2073 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2074 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2075 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2076 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2077 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2078 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2079 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2080 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 340 1060 on Line 333
Core Execution :

Clock Cycle 2081 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2082 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,360($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 360 $t2 on Line 339
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2083 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 360 $t2 on Line 339
Core Execution :

Clock Cycle 2084 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t2
File Number 1 : $t2 = 0

Clock Cycle 2085 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,780($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 780 0 on Line 342
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,2176($zero) on Line 345

Clock Cycle 2086 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2176($zero) of Core : 1
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 780 0 on Line 342
Core Execution :

Clock Cycle 2087 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2088 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2089 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2090 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,244($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 244 $t1 on Line 161
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 2091 -> 
MRM :
Completed addition of Instruction lw$t1,2176($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1016($zero) on Line 346

Clock Cycle 2092 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1016($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 2093 -> 
MRM :
Completed addition of Instruction lw$t1,1016($zero) of Core 1
Removed instruction lw$t1,2176($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2094 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 2095 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2096 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2097 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2098 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2099 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 340 = 1060
Core Execution :

Clock Cycle 2100 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2101 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2102 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2103 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2104 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2105 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2106 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2107 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2108 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2109 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2110 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2111 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 244 $t1 on Line 161
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,500($zero) on Line 164

Clock Cycle 2112 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t3,1248
File Number 2 : $t4 = 5156

Clock Cycle 2113 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,908($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 908 0 on Line 163
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2114 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,500($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 908 0 on Line 163
Core Execution :

Clock Cycle 2115 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2116 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1016($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1016 $t1 on Line 346
Row 256 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2117 -> 
MRM :
Completed addition of Instruction sw$t1,500($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2104($zero) on Line 166

Clock Cycle 2118 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2104($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2119 -> 
MRM :
Completed addition of Instruction sw$t2,2104($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,792($zero) on Line 167

Clock Cycle 2120 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,792($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2121 -> 
MRM :
Completed addition of Instruction lw$t4,792($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2800($zero) on Line 168

Clock Cycle 2122 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2800($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : addi$t2,$t0,2008
File Number 2 : $t2 = 2008

Clock Cycle 2123 -> 
MRM :
Completed addition of Instruction sw$t0,2800($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : addi$t2,$t1,2484
File Number 2 : $t2 = 2484

Clock Cycle 2124 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : addi$t2,$t2,3292
File Number 2 : $t2 = 5776

Clock Cycle 2125 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1276($zero) on Line 172

Clock Cycle 2126 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1276($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2127 -> 
MRM :
Completed addition of Instruction lw$t2,1276($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2128 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2129 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2130 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2131 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2132 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2133 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2134 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2135 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2136 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2137 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 1016 $t1 on Line 346
Core Execution :

Clock Cycle 2138 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t2,$t0
File Number 1 : $t1 = 0

Clock Cycle 2139 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t0,$t0
File Number 1 : $t1 = 0

Clock Cycle 2140 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t0,$t3,$t4
File Number 1 : $t0 = 728

Clock Cycle 2141 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,500($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 500 0 on Line 164
Row 0 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : mul$t4,$t0,$t0
File Number 1 : $t4 = 529984

Clock Cycle 2142 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : slt$t3,$t2,$t2
File Number 1 : $t3 = 0

Clock Cycle 2143 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : slt$t0,$t3,$t0
File Number 1 : $t0 = 1

Clock Cycle 2144 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t4,$t4,$t3
File Number 1 : $t4 = 529984

Clock Cycle 2145 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,264($zero) on Line 354

Clock Cycle 2146 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,264($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 2147 -> 
MRM :
Completed addition of Instruction lw$t3,264($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1044($zero) on Line 355

Clock Cycle 2148 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1044($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 2149 -> 
MRM :
Completed addition of Instruction lw$t0,1044($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1804($zero) on Line 356

Clock Cycle 2150 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1804($zero) of Core : 1
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 2151 -> 
MRM :
Completed addition of Instruction lw$t0,1804($zero) of Core 1
Removed instruction lw$t0,1044($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 2152 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 500 0 on Line 164
Core Execution :

Clock Cycle 2153 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2154 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,792($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 792 $t4 on Line 167
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2155 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 792 $t4 on Line 167
Core Execution :
File Number 2 : addi$t1,$t4,808
File Number 2 : $t1 = 808

Clock Cycle 2156 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3300($zero) on Line 174

Clock Cycle 2157 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,264($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 264 $t3 on Line 354
Row 256 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t0,$t1,760
File Number 2 : $t0 = 1568

Clock Cycle 2158 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3300($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2159 -> 
MRM :
Completed addition of Instruction sw$t3,3300($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3984($zero) on Line 176

Clock Cycle 2160 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3984($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t1,$t3,1584
File Number 2 : $t1 = 5492

Clock Cycle 2161 -> 
MRM :
Completed addition of Instruction sw$t0,3984($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2308($zero) on Line 178

Clock Cycle 2162 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2308($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2163 -> 
MRM :
Completed addition of Instruction sw$t3,2308($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2688($zero) on Line 179

Clock Cycle 2164 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2688($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2165 -> 
MRM :
Completed addition of Instruction lw$t2,2688($zero) of Core 2
Removed instruction lw$t2,1276($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,132($zero) on Line 180

Clock Cycle 2166 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,132($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 2167 -> 
MRM :
Completed addition of Instruction lw$t1,132($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,640($zero) on Line 181

Clock Cycle 2168 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,640($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2169 -> 
MRM :
Completed addition of Instruction lw$t0,640($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1252($zero) on Line 182

Clock Cycle 2170 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1252($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2171 -> 
MRM :
Completed addition of Instruction lw$t1,1252($zero) of Core 2
Removed instruction lw$t1,132($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2172 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2173 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2174 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2175 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2176 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2177 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2178 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 264 $t3 on Line 354
Core Execution :

Clock Cycle 2179 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2180 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2181 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2182 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2183 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2184 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2185 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2104($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2104 0 on Line 166
Row 0 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 2186 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 2187 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 2188 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 2189 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 2190 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 2191 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 2192 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 2193 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 2194 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 2195 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 2196 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2104 0 on Line 166
Core Execution :

Clock Cycle 2197 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2198 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2800($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2800 0 on Line 168
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2199 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2800 0 on Line 168
Core Execution :

Clock Cycle 2200 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2201 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2308($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2308 3908 on Line 178
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2202 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2308 3908 on Line 178
Core Execution :

Clock Cycle 2203 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2204 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2688($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2688 $t2 on Line 179
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2205 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2688 $t2 on Line 179
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2900($zero) on Line 183

Clock Cycle 2206 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2207 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1804($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1804 $t0 on Line 356
Row 258 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2208 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2900($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2209 -> 
MRM :
Completed addition of Instruction sw$t2,2900($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1860($zero) on Line 184

Clock Cycle 2210 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1860($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2211 -> 
MRM :
Completed addition of Instruction lw$t1,1860($zero) of Core 2
Removed instruction lw$t1,1252($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2212 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2213 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2214 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2215 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2216 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264452 = 3908
Core Execution :

Clock Cycle 2217 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2218 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2219 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2220 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2221 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2222 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2223 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2224 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2225 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2226 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2227 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2228 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1804 $t0 on Line 356
Core Execution :

Clock Cycle 2229 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t0,$t3
File Number 1 : $t3 = 0

Clock Cycle 2230 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t4,$t0
File Number 1 : $t1 = 529984

Clock Cycle 2231 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t0,$t1
File Number 1 : $t4 = -529984

Clock Cycle 2232 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,960($zero) on Line 360

Clock Cycle 2233 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1996($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1996 3796 on Line 139
Row 1 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 2234 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,960($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 2235 -> 
MRM :
Completed addition of Instruction sw$t2,960($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1252($zero) on Line 361

Clock Cycle 2236 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1252($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : sub$t4,$t0,$t0
File Number 1 : $t4 = 0

Clock Cycle 2237 -> 
MRM :
Completed addition of Instruction sw$t1,1252($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : sub$t3,$t1,$t3
File Number 1 : $t3 = 529984

Clock Cycle 2238 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : addi$t3,$t2,2388
File Number 1 : $t3 = 2388

Clock Cycle 2239 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : sub$t4,$t1,$t0
File Number 1 : $t4 = 529984

Clock Cycle 2240 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : sub$t3,$t2,$t0
File Number 1 : $t3 = 0

Clock Cycle 2241 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : addi$t3,$t2,3208
File Number 1 : $t3 = 3208

Clock Cycle 2242 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : add$t0,$t3,$t0
File Number 1 : $t0 = 3208

Clock Cycle 2243 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : add$t2,$t2,$t1
File Number 1 : $t2 = 529984

Clock Cycle 2244 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1996 3796 on Line 139
Core Execution :
File Number 1 : mul$t4,$t1,$t3
File Number 1 : $t4 = 1700188672

Clock Cycle 2245 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 2246 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1500($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1500 3648 on Line 157
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : addi$t0,$t4,3408
File Number 1 : $t0 = 1700192080

Clock Cycle 2247 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1500 3648 on Line 157
Core Execution :
File Number 1 : add$t2,$t2,$t0
File Number 1 : $t2 = 1700722064

Clock Cycle 2248 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,48($zero) on Line 374

Clock Cycle 2249 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1860($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1860 $t1 on Line 184
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2250 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,48($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1860 $t1 on Line 184
Core Execution :
File Number 2 : addi$t1,$t4,3432
File Number 2 : $t1 = 3432

Clock Cycle 2251 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t2,2232
File Number 2 : $t3 = 2232

Clock Cycle 2252 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2253 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2254 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2255 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2256 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2257 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2258 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2259 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2260 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2261 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3660($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3660 0 on Line 28
Row 257 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 2262 -> 
MRM :
Completed addition of Instruction lw$t0,48($zero) of Core 1
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3036($zero) on Line 375

Clock Cycle 2263 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3036($zero) of Core : 1
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 2264 -> 
MRM :
Completed addition of Instruction sw$t3,3036($zero) of Core 1
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 2265 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 2266 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 2267 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 2268 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 2269 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 2270 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 263644 = 3648
Memory at 264140 = 3796
Core Execution :

Clock Cycle 2271 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 2272 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 2273 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 2274 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 2275 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 2276 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 2277 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 2278 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 2279 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 2280 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 2281 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 2282 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3660 0 on Line 28
Core Execution :

Clock Cycle 2283 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2284 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3928($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3928 $t2 on Line 34
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2285 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3928 $t2 on Line 34
Core Execution :
File Number 3 : addi$t2,$t2,2464
File Number 3 : $t2 = 2464

Clock Cycle 2286 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1520($zero) on Line 37

Clock Cycle 2287 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,960($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 960 0 on Line 360
Row 515 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 3 : addi$t0,$t0,1816
File Number 3 : $t0 = 8732

Clock Cycle 2288 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1520($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2289 -> 
MRM :
Completed addition of Instruction lw$t1,1520($zero) of Core 3
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3224($zero) on Line 39

Clock Cycle 2290 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3224($zero) of Core : 3
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2291 -> 
MRM :
Completed addition of Instruction sw$t0,3224($zero) of Core 3
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2640($zero) on Line 40

Clock Cycle 2292 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2640($zero) of Core : 3
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 3 : addi$t2,$t0,2456
File Number 3 : $t2 = 11188

Clock Cycle 2293 -> 
MRM :
Completed addition of Instruction lw$t1,2640($zero) of Core 3
Removed instruction lw$t1,1520($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,828($zero) on Line 42

Clock Cycle 2294 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,828($zero) of Core : 3
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2295 -> 
MRM :
Completed addition of Instruction sw$t0,828($zero) of Core 3
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2296 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 2297 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2298 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2299 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2300 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2301 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2302 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2303 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2304 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2305 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2306 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2307 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2308 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 960 0 on Line 360
Core Execution :

Clock Cycle 2309 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2310 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,48($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 48 $t0 on Line 374
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2311 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 48 $t0 on Line 374
Core Execution :

Clock Cycle 2312 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t0,$t1,$t0
File Number 1 : $t0 = 529984

Clock Cycle 2313 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3452($zero) on Line 377

Clock Cycle 2314 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t3,$t2
File Number 1 : $t4 = 1700722064

Clock Cycle 2315 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t1,$t4
File Number 1 : $t2 = 1701252048

Clock Cycle 2316 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,640($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 640 $t0 on Line 181
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 2317 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3452($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 2318 -> 
MRM :
Completed addition of Instruction lw$t0,3452($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 2319 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2320 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 2321 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2322 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2323 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2324 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2325 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 2326 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2327 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2328 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2329 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2330 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2331 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2332 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2333 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2334 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2335 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2336 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2337 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 640 $t0 on Line 181
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3136($zero) on Line 187

Clock Cycle 2338 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2339 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2340 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2341 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3344($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3344 0 on Line 305
Row 256 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 2342 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3136($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 2343 -> 
MRM :
Completed addition of Instruction sw$t0,3136($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2108($zero) on Line 188

Clock Cycle 2344 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2108($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 2345 -> 
MRM :
Completed addition of Instruction lw$t2,2108($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,436($zero) on Line 189

Clock Cycle 2346 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,436($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 2347 -> 
MRM :
Completed addition of Instruction lw$t2,436($zero) of Core 2
Removed instruction lw$t2,2108($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2236($zero) on Line 190

Clock Cycle 2348 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2236($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 2349 -> 
MRM :
Completed addition of Instruction lw$t0,2236($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3480($zero) on Line 191

Clock Cycle 2350 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3480($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 2 : addi$t1,$t3,1536
File Number 2 : $t1 = 3768

Clock Cycle 2351 -> 
MRM :
Completed addition of Instruction lw$t0,3480($zero) of Core 2
Removed instruction lw$t0,2236($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 2352 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3344 0 on Line 305
Core Execution :

Clock Cycle 2353 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2354 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3716($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3716 2208 on Line 309
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2355 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3716 2208 on Line 309
Core Execution :

Clock Cycle 2356 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2357 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3268($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3268 0 on Line 338
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2358 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3268 0 on Line 338
Core Execution :

Clock Cycle 2359 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2360 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3160($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3160 0 on Line 343
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2361 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3160 0 on Line 343
Core Execution :

Clock Cycle 2362 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2363 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3452($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3452 $t0 on Line 377
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2364 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3452 $t0 on Line 377
Core Execution :

Clock Cycle 2365 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t3,2744
File Number 1 : $t0 = 2744

Clock Cycle 2366 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t1,736
File Number 1 : $t4 = 530720

Clock Cycle 2367 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t4,$t2
File Number 1 : $t3 = -1700721328

Clock Cycle 2368 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,28($zero) on Line 383

Clock Cycle 2369 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t3,$t2
File Number 1 : $t0 = 1

Clock Cycle 2370 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3636 0 on Line 149
Row 3 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t4,$t1,$t4
File Number 1 : $t4 = -736

Clock Cycle 2371 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,28($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : sub$t3,$t3,$t1
File Number 1 : $t3 = -1701251312

Clock Cycle 2372 -> 
MRM :
Completed addition of Instruction sw$t1,28($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,552($zero) on Line 387

Clock Cycle 2373 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,552($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2374 -> 
MRM :
Completed addition of Instruction lw$t0,552($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,2236($zero) on Line 388

Clock Cycle 2375 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2236($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2376 -> 
MRM :
Completed addition of Instruction lw$t1,2236($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2377 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2378 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2379 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3716 = 2208
Core Execution :

Clock Cycle 2380 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2381 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2382 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2383 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2384 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2385 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2386 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2387 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2388 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2389 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2390 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2391 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3636 0 on Line 149
Core Execution :

Clock Cycle 2392 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2393 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3300($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3300 3908 on Line 174
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2394 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3300 3908 on Line 174
Core Execution :

Clock Cycle 2395 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2396 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3984 1568 on Line 176
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2397 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3984 1568 on Line 176
Core Execution :

Clock Cycle 2398 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2399 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3136($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3136 0 on Line 187
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2400 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3136 0 on Line 187
Core Execution :

Clock Cycle 2401 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2402 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3480($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3480 $t0 on Line 191
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2403 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3480 $t0 on Line 191
Core Execution :
File Number 2 : addi$t0,$t0,2072
File Number 2 : $t0 = 2072

Clock Cycle 2404 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t4,136
File Number 2 : $t0 = 136

Clock Cycle 2405 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,28($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 28 529984 on Line 383
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1000($zero) on Line 195

Clock Cycle 2406 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1000($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : addi$t4,$t0,532
File Number 2 : $t4 = 668

Clock Cycle 2407 -> 
MRM :
Completed addition of Instruction sw$t4,1000($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2408 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2409 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2410 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2411 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2412 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2413 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2414 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265444 = 3908
Memory at 266128 = 1568
Core Execution :

Clock Cycle 2415 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2416 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2417 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2418 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2419 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2420 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2421 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2422 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2423 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2424 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2425 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2426 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 28 529984 on Line 383
Core Execution :

Clock Cycle 2427 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2428 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,552($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 552 $t0 on Line 387
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2429 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 552 $t0 on Line 387
Core Execution :

Clock Cycle 2430 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2431 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2432 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2433 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,436($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 436 $t2 on Line 189
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 2434 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 2435 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 2436 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2437 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 2438 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2439 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2440 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2441 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2442 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 28 = 529984
Core Execution :

Clock Cycle 2443 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2444 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2445 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2446 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2447 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2448 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2449 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2450 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2451 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2452 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2453 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2454 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 436 $t2 on Line 189
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3944($zero) on Line 197

Clock Cycle 2455 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2456 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1000($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1000 0 on Line 195
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2457 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3944($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1000 0 on Line 195
Core Execution :

Clock Cycle 2458 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2459 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2460 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2820($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2820 3506168 on Line 324
Row 256 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2461 -> 
MRM :
Completed addition of Instruction sw$t2,3944($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3100($zero) on Line 198

Clock Cycle 2462 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3100($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2463 -> 
MRM :
Completed addition of Instruction lw$t0,3100($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2464 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2465 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2466 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2467 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2468 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2469 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 2470 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2471 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2472 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2473 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2474 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2475 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2476 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2477 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2478 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2479 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2480 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2481 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2820 3506168 on Line 324
Core Execution :

Clock Cycle 2482 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2483 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3036($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3036 0 on Line 375
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2484 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3036 0 on Line 375
Core Execution :

Clock Cycle 2485 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2486 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2236($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2236 $t1 on Line 388
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2487 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 2236 $t1 on Line 388
Core Execution :

Clock Cycle 2488 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t1,$t1
File Number 1 : $t0 = 0

Clock Cycle 2489 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t4,1660
File Number 1 : $t2 = 924

Clock Cycle 2490 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t4,$t0
File Number 1 : $t3 = 0

Clock Cycle 2491 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3944($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3944 0 on Line 197
Row 2 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3560($zero) on Line 392

Clock Cycle 2492 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3560($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 2493 -> 
MRM :
Completed addition of Instruction lw$t2,3560($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 2494 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2495 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 2496 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2497 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2498 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2499 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2500 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2820 = 3506168
Core Execution :

Clock Cycle 2501 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2502 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2503 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2504 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2505 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2506 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2507 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2508 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2509 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2510 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2511 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2512 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3944 0 on Line 197
Core Execution :

Clock Cycle 2513 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2514 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3100($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3100 $t0 on Line 198
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2515 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3100 $t0 on Line 198
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1280($zero) on Line 199

Clock Cycle 2516 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t2,2812
File Number 2 : $t1 = 2812

Clock Cycle 2517 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t3,2876
File Number 2 : $t0 = 5108

Clock Cycle 2518 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3560($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3560 $t2 on Line 392
Row 259 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2519 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1280($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2520 -> 
MRM :
Completed addition of Instruction sw$t0,1280($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1456($zero) on Line 202

Clock Cycle 2521 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1456($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2522 -> 
MRM :
Completed addition of Instruction lw$t3,1456($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2288($zero) on Line 203

Clock Cycle 2523 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2288($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2524 -> 
MRM :
Completed addition of Instruction lw$t3,2288($zero) of Core 2
Removed instruction lw$t3,1456($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3668($zero) on Line 204

Clock Cycle 2525 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3668($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2526 -> 
MRM :
Completed addition of Instruction sw$t2,3668($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1112($zero) on Line 205

Clock Cycle 2527 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1112($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 2 : addi$t4,$t0,1356
File Number 2 : $t4 = 6464

Clock Cycle 2528 -> 
MRM :
Completed addition of Instruction sw$t4,1112($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : addi$t1,$t2,2368
File Number 2 : $t1 = 2368

Clock Cycle 2529 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 2 : addi$t4,$t1,688
File Number 2 : $t4 = 3056

Clock Cycle 2530 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1412($zero) on Line 209

Clock Cycle 2531 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1412($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :
File Number 2 : addi$t1,$t1,680
File Number 2 : $t1 = 3048

Clock Cycle 2532 -> 
MRM :
Completed addition of Instruction sw$t2,1412($zero) of Core 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :
File Number 2 : addi$t1,$t0,512
File Number 2 : $t1 = 5620

Clock Cycle 2533 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3724($zero) on Line 212

Clock Cycle 2534 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3724($zero) of Core : 2
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2535 -> 
MRM :
Completed addition of Instruction lw$t0,3724($zero) of Core 2
DRAM: 
File Number 1 : Completed 18/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,636($zero) on Line 213

Clock Cycle 2536 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,636($zero) of Core : 2
DRAM: 
File Number 1 : Completed 19/22
Core Execution :
File Number 2 : addi$t1,$t2,1032
File Number 2 : $t1 = 1032

Clock Cycle 2537 -> 
MRM :
Completed addition of Instruction lw$t0,636($zero) of Core 2
Removed instruction lw$t0,3724($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2538 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2539 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3560 $t2 on Line 392
Core Execution :

Clock Cycle 2540 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t1,$t2
File Number 1 : $t2 = 0

Clock Cycle 2541 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t2,3932
File Number 1 : $t4 = 3932

Clock Cycle 2542 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 636 $t0 on Line 213
Row 3 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : sub$t0,$t4,$t0
File Number 1 : $t0 = 3932

Clock Cycle 2543 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : sub$t4,$t3,$t1
File Number 1 : $t4 = 0

Clock Cycle 2544 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : addi$t0,$t0,876
File Number 1 : $t0 = 4808

Clock Cycle 2545 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,1216($zero) on Line 398

Clock Cycle 2546 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1216($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : add$t1,$t3,$t3
File Number 1 : $t1 = 0

Clock Cycle 2547 -> 
MRM :
Completed addition of Instruction sw$t4,1216($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,92($zero) on Line 400

Clock Cycle 2548 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,92($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 2549 -> 
MRM :
Completed addition of Instruction sw$t1,92($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3412($zero) on Line 401

Clock Cycle 2550 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3412($zero) of Core : 1
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 2551 -> 
MRM :
Completed addition of Instruction lw$t2,3412($zero) of Core 1
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,3508($zero) on Line 402

Clock Cycle 2552 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3508($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 2553 -> 
MRM :
Completed addition of Instruction sw$t0,3508($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 636 $t0 on Line 213
Core Execution :
File Number 2 : addi$t1,$t0,3316
File Number 2 : $t1 = 3316

Clock Cycle 2554 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3788($zero) on Line 403

Clock Cycle 2555 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t0,$t1
File Number 1 : $t1 = 4808

Clock Cycle 2556 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2557 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2558 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2559 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2560 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2561 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2562 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2563 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2640($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2640 $t1 on Line 40
Row 256 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 2564 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3788($zero) of Core : 1
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 2565 -> 
MRM :
Completed addition of Instruction lw$t4,3788($zero) of Core 1
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,608($zero) on Line 405

Clock Cycle 2566 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,608($zero) of Core : 1
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 2567 -> 
MRM :
Completed addition of Instruction lw$t4,608($zero) of Core 1
Removed instruction lw$t4,3788($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3836($zero) on Line 216

Clock Cycle 2568 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3836($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 2569 -> 
MRM :
Completed addition of Instruction sw$t0,3836($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3512($zero) on Line 217

Clock Cycle 2570 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3512($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 2571 -> 
MRM :
Completed addition of Instruction lw$t1,3512($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,324($zero) on Line 218

Clock Cycle 2572 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,324($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 2573 -> 
MRM :
Completed addition of Instruction sw$t0,324($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 2574 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2640 $t1 on Line 40
Core Execution :
File Number 3 : addi$t1,$t2,180
File Number 3 : $t1 = 11368

Clock Cycle 2575 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1356($zero) on Line 44

Clock Cycle 2576 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t4,2284
File Number 3 : $t3 = 2284

Clock Cycle 2577 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2578 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3412($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3412 $t2 on Line 401
Row 514 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 2579 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1356($zero) of Core : 3
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 2580 -> 
MRM :
Completed addition of Instruction lw$t1,1356($zero) of Core 3
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3820($zero) on Line 46

Clock Cycle 2581 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3820($zero) of Core : 3
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 2582 -> 
MRM :
Completed addition of Instruction sw$t2,3820($zero) of Core 3
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3288($zero) on Line 47

Clock Cycle 2583 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3288($zero) of Core : 3
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 2584 -> 
MRM :
Completed addition of Instruction sw$t3,3288($zero) of Core 3
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1604($zero) on Line 48

Clock Cycle 2585 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1604($zero) of Core : 3
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 2586 -> 
MRM :
Completed addition of Instruction lw$t3,1604($zero) of Core 3
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3672($zero) on Line 49

Clock Cycle 2587 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3672($zero) of Core : 3
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 3 : addi$t0,$t4,3808
File Number 3 : $t0 = 3808

Clock Cycle 2588 -> 
MRM :
Completed addition of Instruction sw$t0,3672($zero) of Core 3
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 2589 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3412 $t2 on Line 401
Core Execution :

Clock Cycle 2590 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t2,3000
File Number 1 : $t0 = 3000

Clock Cycle 2591 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3508($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3508 4808 on Line 402
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2592 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3508 4808 on Line 402
Core Execution :

Clock Cycle 2593 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2594 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,92($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 92 0 on Line 400
Row 3 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2595 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2596 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2597 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2598 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2599 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2600 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2601 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2602 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2603 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 3508 = 4808
Core Execution :

Clock Cycle 2604 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2605 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2606 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2607 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2608 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2609 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2610 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2611 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2612 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2613 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2614 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2615 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 92 0 on Line 400
Core Execution :

Clock Cycle 2616 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2617 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,608($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 608 $t4 on Line 405
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2618 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 608 $t4 on Line 405
Core Execution :

Clock Cycle 2619 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t4,$t2,$t3
File Number 1 : $t4 = 0

Clock Cycle 2620 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t1,$t4
File Number 1 : $t3 = 0

Clock Cycle 2621 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t3,$t1,$t3
File Number 1 : $t3 = 4808

Clock Cycle 2622 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t4,2436
File Number 1 : $t4 = 2436

Clock Cycle 2623 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2220($zero) on Line 411

Clock Cycle 2624 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3668($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3668 0 on Line 204
Row 0 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t3,$t0,$t2
File Number 1 : $t3 = 3000

Clock Cycle 2625 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2220($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : slt$t3,$t0,$t1
File Number 1 : $t3 = 1

Clock Cycle 2626 -> 
MRM :
Completed addition of Instruction sw$t0,2220($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : mul$t1,$t1,$t1
File Number 1 : $t1 = 23116864

Clock Cycle 2627 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : mul$t3,$t2,$t3
File Number 1 : $t3 = 0

Clock Cycle 2628 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : sub$t2,$t1,$t2
File Number 1 : $t2 = 23116864

Clock Cycle 2629 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 2630 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : mul$t0,$t3,$t4
File Number 1 : $t0 = 0

Clock Cycle 2631 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : sub$t2,$t2,$t2
File Number 1 : $t2 = 0

Clock Cycle 2632 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : slt$t0,$t0,$t2
File Number 1 : $t0 = 0

Clock Cycle 2633 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :
File Number 1 : slt$t4,$t2,$t1
File Number 1 : $t4 = 1

Clock Cycle 2634 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : mul$t4,$t4,$t3
File Number 1 : $t4 = 0

Clock Cycle 2635 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : add$t4,$t4,$t0
File Number 1 : $t4 = 0

Clock Cycle 2636 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : sub$t4,$t0,$t2
File Number 1 : $t4 = 0

Clock Cycle 2637 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : addi$t3,$t1,3412
File Number 1 : $t3 = 23120276

Clock Cycle 2638 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3304($zero) on Line 426

Clock Cycle 2639 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3304($zero) of Core : 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : sub$t1,$t1,$t1
File Number 1 : $t1 = 0

Clock Cycle 2640 -> 
MRM :
Completed addition of Instruction sw$t2,3304($zero) of Core 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : add$t0,$t1,$t4
File Number 1 : $t0 = 0

Clock Cycle 2641 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : sub$t0,$t1,$t0
File Number 1 : $t0 = 0

Clock Cycle 2642 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3888($zero) on Line 430

Clock Cycle 2643 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3888($zero) of Core : 1
DRAM: 
File Number 2 : Completed 20/22
Core Execution :
File Number 1 : mul$t4,$t0,$t1
File Number 1 : $t4 = 0

Clock Cycle 2644 -> 
MRM :
Completed addition of Instruction sw$t2,3888($zero) of Core 1
DRAM: 
File Number 2 : Completed 21/22
Core Execution :
File Number 1 : mul$t0,$t1,$t0
File Number 1 : $t0 = 0

Clock Cycle 2645 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3668 0 on Line 204
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2064($zero) on Line 433

Clock Cycle 2646 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t2,$t0
File Number 1 : $t1 = 0

Clock Cycle 2647 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3836($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3836 0 on Line 216
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : slt$t2,$t0,$t0
File Number 1 : $t2 = 0

Clock Cycle 2648 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2064($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3836 0 on Line 216
Core Execution :

Clock Cycle 2649 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2650 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3512($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3512 $t1 on Line 217
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2651 -> 
MRM :
Completed addition of Instruction lw$t4,2064($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3512 $t1 on Line 217
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1608($zero) on Line 219

Clock Cycle 2652 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t2,412
File Number 2 : $t4 = 412

Clock Cycle 2653 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2654 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2655 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2656 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2657 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2658 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2659 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2660 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1544($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1544 0 on Line 30
Row 259 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 2661 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1608($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 2662 -> 
MRM :
Completed addition of Instruction sw$t1,1608($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,3276($zero) on Line 436

Clock Cycle 2663 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3276($zero) of Core : 1
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 2664 -> 
MRM :
Completed addition of Instruction lw$t1,3276($zero) of Core 1
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2828($zero) on Line 221

Clock Cycle 2665 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2828($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 2666 -> 
MRM :
Completed addition of Instruction sw$t4,2828($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3404($zero) on Line 222

Clock Cycle 2667 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3404($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 2668 -> 
MRM :
Completed addition of Instruction sw$t4,3404($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 2669 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 2670 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 2671 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 2672 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 2673 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 2674 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 2675 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 2676 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 2677 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 2678 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 2679 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 2680 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 2681 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1544 0 on Line 30
Core Execution :

Clock Cycle 2682 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2683 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1356($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1356 $t1 on Line 44
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2684 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1356 $t1 on Line 44
Core Execution :
File Number 3 : addi$t4,$t1,260
File Number 3 : $t4 = 260

Clock Cycle 2685 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2740($zero) on Line 52

Clock Cycle 2686 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1604($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1604 $t3 on Line 48
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t1,$t4,1308
File Number 3 : $t1 = 1568

Clock Cycle 2687 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2740($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1604 $t3 on Line 48
Core Execution :

Clock Cycle 2688 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2689 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2690 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2691 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3304($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3304 0 on Line 426
Row 513 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2692 -> 
MRM :
Completed addition of Instruction sw$t2,2740($zero) of Core 3
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3804($zero) on Line 54

Clock Cycle 2693 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3804($zero) of Core : 3
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2694 -> 
MRM :
Completed addition of Instruction sw$t1,3804($zero) of Core 3
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3264($zero) on Line 55

Clock Cycle 2695 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3264($zero) of Core : 3
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2696 -> 
MRM :
Completed addition of Instruction lw$t4,3264($zero) of Core 3
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1760($zero) on Line 56

Clock Cycle 2697 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1760($zero) of Core : 3
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2698 -> 
MRM :
Completed addition of Instruction sw$t2,1760($zero) of Core 3
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2108($zero) on Line 57

Clock Cycle 2699 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2108($zero) of Core : 3
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2700 -> 
MRM :
Completed addition of Instruction sw$t3,2108($zero) of Core 3
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3532($zero) on Line 58

Clock Cycle 2701 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3532($zero) of Core : 3
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2702 -> 
MRM :
Completed addition of Instruction lw$t4,3532($zero) of Core 3
Removed instruction lw$t4,3264($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3992($zero) on Line 59

Clock Cycle 2703 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3992($zero) of Core : 3
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2704 -> 
MRM :
Completed addition of Instruction lw$t0,3992($zero) of Core 3
DRAM: 
File Number 1 : Completed 14/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1880($zero) on Line 60

Clock Cycle 2705 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1880($zero) of Core : 3
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2706 -> 
MRM :
Completed addition of Instruction sw$t1,1880($zero) of Core 3
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2707 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2708 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2709 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2710 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2711 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2712 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3304 0 on Line 426
Core Execution :

Clock Cycle 2713 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2714 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3888($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3888 0 on Line 430
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2715 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3888 0 on Line 430
Core Execution :

Clock Cycle 2716 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2717 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3276($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3276 $t1 on Line 436
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2718 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 3276 $t1 on Line 436
Core Execution :

Clock Cycle 2719 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 2720 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t2,$t2
File Number 1 : $t1 = 0

Clock Cycle 2721 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t0,$t3
File Number 1 : $t2 = 0

Clock Cycle 2722 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t0,1528
File Number 1 : $t0 = 1528

Clock Cycle 2723 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2724 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2900($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2900 0 on Line 183
Row 3 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 2725 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 2726 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 2727 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2728 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 2729 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2730 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2731 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2732 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2733 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 2734 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2735 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2736 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2737 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2738 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2739 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2740 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2741 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2742 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2743 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2744 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2745 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2900 0 on Line 183
Core Execution :

Clock Cycle 2746 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2747 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2288($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2288 $t3 on Line 203
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2748 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2288 $t3 on Line 203
Core Execution :
File Number 2 : addi$t3,$t4,724
File Number 2 : $t3 = 1136

Clock Cycle 2749 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t2,232
File Number 2 : $t2 = 232

Clock Cycle 2750 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2828($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2828 412 on Line 221
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1524($zero) on Line 225

Clock Cycle 2751 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1524($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2828 412 on Line 221
Core Execution :

Clock Cycle 2752 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2753 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2754 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2220($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2220 3000 on Line 411
Row 258 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2755 -> 
MRM :
Completed addition of Instruction lw$t3,1524($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1720($zero) on Line 226

Clock Cycle 2756 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1720($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2757 -> 
MRM :
Completed addition of Instruction lw$t2,1720($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2758 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2759 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2760 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2761 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2762 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2763 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264972 = 412
Core Execution :

Clock Cycle 2764 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2765 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2766 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2767 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2768 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2769 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2770 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2771 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2772 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2773 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2774 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2775 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2220 3000 on Line 411
Core Execution :

Clock Cycle 2776 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2777 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2064($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2064 $t4 on Line 433
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2778 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2064 $t4 on Line 433
Core Execution :

Clock Cycle 2779 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t4,$t2
File Number 1 : $t3 = 0

Clock Cycle 2780 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t0,3904
File Number 1 : $t4 = 5432

Clock Cycle 2781 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t4,$t3
File Number 1 : $t4 = 0

Clock Cycle 2782 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1280($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1280 0 on Line 199
Row 2 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t4,$t2,$t3
File Number 1 : $t4 = 0

Clock Cycle 2783 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : addi$t1,$t3,1032
File Number 1 : $t1 = 1032

Clock Cycle 2784 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : addi$t3,$t3,336
File Number 1 : $t3 = 336

Clock Cycle 2785 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : addi$t0,$t1,2168
File Number 1 : $t0 = 3200

Clock Cycle 2786 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : mul$t0,$t4,$t1
File Number 1 : $t0 = 0

Clock Cycle 2787 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : add$t1,$t4,$t3
File Number 1 : $t1 = 336

Clock Cycle 2788 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,1868($zero) on Line 450

Clock Cycle 2789 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1868($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : add$t3,$t0,$t1
File Number 1 : $t3 = 336

Clock Cycle 2790 -> 
MRM :
Completed addition of Instruction sw$t3,1868($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : slt$t3,$t1,$t3
File Number 1 : $t3 = 0

Clock Cycle 2791 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2220 = 3000
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2168($zero) on Line 453

Clock Cycle 2792 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2168($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2793 -> 
MRM :
Completed addition of Instruction lw$t3,2168($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2794 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2795 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2796 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2797 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2798 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2799 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2800 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2801 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2802 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2803 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1280 0 on Line 199
Core Execution :

Clock Cycle 2804 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2805 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1112($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1112 668 on Line 205
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2806 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1112 668 on Line 205
Core Execution :

Clock Cycle 2807 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2808 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1412($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1412 0 on Line 209
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2809 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1412 0 on Line 209
Core Execution :

Clock Cycle 2810 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2811 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1608($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1608 0 on Line 219
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2812 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1608 0 on Line 219
Core Execution :

Clock Cycle 2813 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2814 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1524($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1524 $t3 on Line 225
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2815 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1524 $t3 on Line 225
Core Execution :

Clock Cycle 2816 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2817 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1720($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1720 $t2 on Line 226
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2818 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1720 $t2 on Line 226
Core Execution :
File Number 2 : addi$t2,$t4,1952
File Number 2 : $t2 = 2364

Clock Cycle 2819 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1188($zero) on Line 228

Clock Cycle 2820 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2821 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2168($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2168 $t3 on Line 453
Row 257 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 2822 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1188($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 2823 -> 
MRM :
Completed addition of Instruction lw$t4,1188($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,764($zero) on Line 229

Clock Cycle 2824 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,764($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2825 -> 
MRM :
Completed addition of Instruction sw$t2,764($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2332($zero) on Line 230

Clock Cycle 2826 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2332($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2827 -> 
MRM :
Completed addition of Instruction sw$t1,2332($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3352($zero) on Line 231

Clock Cycle 2828 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3352($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2829 -> 
MRM :
Completed addition of Instruction lw$t3,3352($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,396($zero) on Line 232

Clock Cycle 2830 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,396($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 263256 = 668
Core Execution :

Clock Cycle 2831 -> 
MRM :
Completed addition of Instruction sw$t2,396($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2832 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2833 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2834 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2835 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2836 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2837 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2838 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2839 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2840 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2841 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2842 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 2168 $t3 on Line 453
Core Execution :

Clock Cycle 2843 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2972($zero) on Line 454

Clock Cycle 2844 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2845 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2846 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2847 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2848 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3404($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3404 412 on Line 222
Row 2 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 2849 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2972($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 2850 -> 
MRM :
Completed addition of Instruction sw$t3,2972($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,2868($zero) on Line 455

Clock Cycle 2851 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2868($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 2852 -> 
MRM :
Completed addition of Instruction sw$t2,2868($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,2004($zero) on Line 456

Clock Cycle 2853 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2004($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : slt$t4,$t1,$t3
File Number 1 : $t4 = 0

Clock Cycle 2854 -> 
MRM :
Completed addition of Instruction sw$t1,2004($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : addi$t2,$t2,2428
File Number 1 : $t2 = 2428

Clock Cycle 2855 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : add$t0,$t0,$t0
File Number 1 : $t0 = 0

Clock Cycle 2856 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : slt$t1,$t4,$t0
File Number 1 : $t1 = 0

Clock Cycle 2857 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : sub$t1,$t2,$t3
File Number 1 : $t1 = 2428

Clock Cycle 2858 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : addi$t0,$t1,1876
File Number 1 : $t0 = 4304

Clock Cycle 2859 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3404 412 on Line 222
Core Execution :
File Number 1 : mul$t2,$t1,$t3
File Number 1 : $t2 = 0

Clock Cycle 2860 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t3,2596
File Number 1 : $t1 = 2596

Clock Cycle 2861 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3352($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3352 $t3 on Line 231
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,2280($zero) on Line 465

Clock Cycle 2862 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2280($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3352 $t3 on Line 231
Core Execution :

Clock Cycle 2863 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2864 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2865 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2866 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2867 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2868 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2869 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2870 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2871 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2872 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3224($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3224 8732 on Line 39
Row 259 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 2873 -> 
MRM :
Completed addition of Instruction lw$t0,2280($zero) of Core 1
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3640($zero) on Line 466

Clock Cycle 2874 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3640($zero) of Core : 1
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 2875 -> 
MRM :
Completed addition of Instruction sw$t2,3640($zero) of Core 1
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2452($zero) on Line 467

Clock Cycle 2876 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2452($zero) of Core : 1
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 2877 -> 
MRM :
Completed addition of Instruction lw$t4,2452($zero) of Core 1
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1132($zero) on Line 233

Clock Cycle 2878 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1132($zero) of Core : 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 2879 -> 
MRM :
Completed addition of Instruction sw$t3,1132($zero) of Core 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,928($zero) on Line 234

Clock Cycle 2880 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,928($zero) of Core : 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 2881 -> 
MRM :
Completed addition of Instruction lw$t0,928($zero) of Core 2
DRAM: 
File Number 3 : Completed 10/22
Memory at 265548 = 412
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1068($zero) on Line 235

Clock Cycle 2882 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1068($zero) of Core : 2
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 2883 -> 
MRM :
Completed addition of Instruction sw$t3,1068($zero) of Core 2
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,356($zero) on Line 236

Clock Cycle 2884 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,356($zero) of Core : 2
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 2885 -> 
MRM :
Completed addition of Instruction lw$t3,356($zero) of Core 2
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,148($zero) on Line 237

Clock Cycle 2886 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,148($zero) of Core : 2
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 2887 -> 
MRM :
Completed addition of Instruction lw$t1,148($zero) of Core 2
DRAM: 
File Number 3 : Completed 16/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,268($zero) on Line 238

Clock Cycle 2888 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,268($zero) of Core : 2
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 2889 -> 
MRM :
Completed addition of Instruction sw$t2,268($zero) of Core 2
DRAM: 
File Number 3 : Completed 18/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,744($zero) on Line 239

Clock Cycle 2890 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,744($zero) of Core : 2
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 2891 -> 
MRM :
1/3 completed for adding Instruction lw$t0,744($zero) of Core 2
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 2892 -> 
MRM :
2/3 completed for adding Instruction lw$t0,744($zero) of Core 2
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 2893 -> 
MRM :
Completed addition of Instruction lw$t0,744($zero) of Core 2
Removed instruction lw$t0,928($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3224 8732 on Line 39
Core Execution :

Clock Cycle 2894 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2895 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3820($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3820 11188 on Line 46
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2896 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3820 11188 on Line 46
Core Execution :

Clock Cycle 2897 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2898 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3288($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3288 2284 on Line 47
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2899 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3288 2284 on Line 47
Core Execution :

Clock Cycle 2900 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2901 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3672($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3672 8732 on Line 49
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2902 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3672 8732 on Line 49
Core Execution :

Clock Cycle 2903 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2904 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3804($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3804 1568 on Line 54
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2905 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3804 1568 on Line 54
Core Execution :

Clock Cycle 2906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2907 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3532($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3532 $t4 on Line 58
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2908 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3532 $t4 on Line 58
Core Execution :

Clock Cycle 2909 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3992($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3992 $t0 on Line 59
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 2911 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3992 $t0 on Line 59
Core Execution :
File Number 3 : addi$t0,$t2,648
File Number 3 : $t0 = 11836

Clock Cycle 2912 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t3,1892
File Number 3 : $t0 = 1892

Clock Cycle 2913 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t3,1216
File Number 3 : $t3 = 1216

Clock Cycle 2914 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2972($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2972 0 on Line 454
Row 515 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 3 : addi$t1,$t4,2416
File Number 3 : $t1 = 2416

Clock Cycle 2915 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3376($zero) on Line 65

Clock Cycle 2916 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3376($zero) of Core : 3
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 2917 -> 
MRM :
Completed addition of Instruction lw$t4,3376($zero) of Core 3
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,116($zero) on Line 66

Clock Cycle 2918 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,116($zero) of Core : 3
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 2919 -> 
MRM :
Completed addition of Instruction sw$t0,116($zero) of Core 3
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,688($zero) on Line 67

Clock Cycle 2920 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,688($zero) of Core : 3
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 2921 -> 
MRM :
Completed addition of Instruction sw$t0,688($zero) of Core 3
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1612($zero) on Line 68

Clock Cycle 2922 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1612($zero) of Core : 3
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 2923 -> 
MRM :
Completed addition of Instruction lw$t2,1612($zero) of Core 3
DRAM: 
File Number 1 : Completed 10/22
Memory at 527512 = 8732
Memory at 527576 = 2284
Memory at 527960 = 8732
Memory at 528092 = 1568
Memory at 528108 = 11188
Core Execution :

Clock Cycle 2924 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 2925 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 2926 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 2927 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 2928 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 2929 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 2930 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 2931 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 2932 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 2933 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 2934 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 2935 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2972 0 on Line 454
Core Execution :

Clock Cycle 2936 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2937 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2868($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2868 0 on Line 455
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2938 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2868 0 on Line 455
Core Execution :

Clock Cycle 2939 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2940 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2280($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2280 $t0 on Line 465
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 2941 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 2280 $t0 on Line 465
Core Execution :

Clock Cycle 2942 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t2,$t0
File Number 1 : $t2 = 0

Clock Cycle 2943 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2452($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2452 $t4 on Line 467
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1844($zero) on Line 469

Clock Cycle 2944 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1844($zero) of Core : 1
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2452 $t4 on Line 467
Core Execution :

Clock Cycle 2945 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2946 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2947 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 2948 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,324($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 324 0 on Line 218
Row 2 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 2949 -> 
MRM :
Completed addition of Instruction lw$t3,1844($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 2950 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 2951 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 2952 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 2953 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 2954 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 2955 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 2956 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 2957 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 2958 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 2959 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 2960 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 2961 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 2962 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 2963 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 2964 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 2965 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 2966 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 2967 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 2968 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 2969 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 324 0 on Line 218
Core Execution :

Clock Cycle 2970 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2971 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,764($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 764 2364 on Line 229
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2972 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 764 2364 on Line 229
Core Execution :

Clock Cycle 2973 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2974 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,396($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 396 2364 on Line 232
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2975 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 396 2364 on Line 232
Core Execution :

Clock Cycle 2976 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2977 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 356 $t3 on Line 236
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2978 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 356 $t3 on Line 236
Core Execution :

Clock Cycle 2979 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2980 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,148($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 148 $t1 on Line 237
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2981 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 148 $t1 on Line 237
Core Execution :

Clock Cycle 2982 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2983 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,268($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 268 2364 on Line 238
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2984 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 268 2364 on Line 238
Core Execution :

Clock Cycle 2985 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 2986 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,744($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 744 $t0 on Line 239
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 2987 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 744 $t0 on Line 239
Core Execution :
File Number 2 : addi$t2,$t0,1636
File Number 2 : $t2 = 1636

Clock Cycle 2988 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1156($zero) on Line 241

Clock Cycle 2989 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1252($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1252 529984 on Line 361
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t3,$t0,3760
File Number 2 : $t3 = 3760

Clock Cycle 2990 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1156($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : addi$t0,$t2,2844
File Number 2 : $t0 = 4480

Clock Cycle 2991 -> 
MRM :
Completed addition of Instruction sw$t0,1156($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1492($zero) on Line 244

Clock Cycle 2992 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1492($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 2993 -> 
MRM :
Completed addition of Instruction sw$t2,1492($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2120($zero) on Line 245

Clock Cycle 2994 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2120($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 2995 -> 
MRM :
Completed addition of Instruction lw$t3,2120($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1684($zero) on Line 246

Clock Cycle 2996 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1684($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 2997 -> 
MRM :
Completed addition of Instruction lw$t0,1684($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2116($zero) on Line 247

Clock Cycle 2998 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2116($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 262412 = 2364
Memory at 262540 = 2364
Memory at 262908 = 2364
Core Execution :

Clock Cycle 2999 -> 
MRM :
Completed addition of Instruction lw$t0,2116($zero) of Core 2
Removed instruction lw$t0,1684($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,160($zero) on Line 248

Clock Cycle 3000 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,160($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3001 -> 
MRM :
Completed addition of Instruction sw$t1,160($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3016($zero) on Line 249

Clock Cycle 3002 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3016($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3003 -> 
MRM :
Completed addition of Instruction lw$t1,3016($zero) of Core 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3004 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3005 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3006 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3007 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3008 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3009 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3010 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1252 529984 on Line 361
Core Execution :

Clock Cycle 3011 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3012 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1216($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1216 0 on Line 398
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3013 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1216 0 on Line 398
Core Execution :

Clock Cycle 3014 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3015 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1868($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1868 336 on Line 450
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3016 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1868 336 on Line 450
Core Execution :

Clock Cycle 3017 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3018 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2004($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2004 336 on Line 456
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3019 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2004 336 on Line 456
Core Execution :

Clock Cycle 3020 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3021 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1844($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1844 $t3 on Line 469
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3022 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 1844 $t3 on Line 469
Core Execution :

Clock Cycle 3023 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t0,$t1
File Number 1 : $t3 = 1

Clock Cycle 3024 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t2,1628
File Number 1 : $t2 = 1628

Clock Cycle 3025 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,336($zero) on Line 472

Clock Cycle 3026 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t0,2136
File Number 1 : $t1 = 2136

Clock Cycle 3027 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2332($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2332 0 on Line 230
Row 1 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t4,$t1,$t0
File Number 1 : $t4 = 2136

Clock Cycle 3028 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,336($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : add$t2,$t1,$t2
File Number 1 : $t2 = 3764

Clock Cycle 3029 -> 
MRM :
Completed addition of Instruction lw$t3,336($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : sub$t2,$t0,$t0
File Number 1 : $t2 = 0

Clock Cycle 3030 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 3031 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 3032 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 3033 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 3034 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 3035 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3036 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1252 = 529984
Memory at 1868 = 336
Memory at 2004 = 336
Core Execution :

Clock Cycle 3037 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3038 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3039 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3040 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3041 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3042 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3043 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3044 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3045 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3046 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3047 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3048 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2332 0 on Line 230
Core Execution :

Clock Cycle 3049 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3050 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2120 $t3 on Line 245
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3051 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2120 $t3 on Line 245
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,144($zero) on Line 250

Clock Cycle 3052 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3053 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2116($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2116 $t0 on Line 247
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3054 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,144($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2116 $t0 on Line 247
Core Execution :

Clock Cycle 3055 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3056 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3016($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3016 $t1 on Line 249
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3057 -> 
MRM :
Completed addition of Instruction sw$t3,144($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3016 $t1 on Line 249
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,992($zero) on Line 251

Clock Cycle 3058 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3059 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,336($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 336 $t3 on Line 472
Row 258 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3060 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,992($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3061 -> 
MRM :
Completed addition of Instruction sw$t2,992($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3062 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3063 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3064 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3065 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3066 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3067 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3068 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 3069 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3070 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3071 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3072 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3073 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3074 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3075 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3076 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3077 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3078 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3079 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3080 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 336 $t3 on Line 472
Core Execution :

Clock Cycle 3081 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t3,$t0
File Number 1 : $t2 = 0

Clock Cycle 3082 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t3,2624
File Number 1 : $t4 = 2624

Clock Cycle 3083 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t0,$t1
File Number 1 : $t4 = -2136

Clock Cycle 3084 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1188($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1188 $t4 on Line 228
Row 0 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : add$t4,$t1,$t2
File Number 1 : $t4 = 2136

Clock Cycle 3085 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3224($zero) on Line 481

Clock Cycle 3086 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3224($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : mul$t1,$t2,$t2
File Number 1 : $t1 = 0

Clock Cycle 3087 -> 
MRM :
Completed addition of Instruction sw$t1,3224($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t4,$t4,$t1
File Number 1 : $t4 = 2136

Clock Cycle 3088 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : mul$t0,$t0,$t3
File Number 1 : $t0 = 0

Clock Cycle 3089 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : sub$t0,$t1,$t1
File Number 1 : $t0 = 0

Clock Cycle 3090 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : add$t1,$t0,$t2
File Number 1 : $t1 = 0

Clock Cycle 3091 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : addi$t4,$t4,2152
File Number 1 : $t4 = 4288

Clock Cycle 3092 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : sub$t0,$t1,$t4
File Number 1 : $t0 = -4288

Clock Cycle 3093 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : sub$t4,$t3,$t3
File Number 1 : $t4 = 0

Clock Cycle 3094 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : sub$t2,$t1,$t4
File Number 1 : $t2 = 0

Clock Cycle 3095 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1188 $t4 on Line 228
Core Execution :
File Number 2 : addi$t4,$t0,108
File Number 2 : $t4 = 108

Clock Cycle 3096 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t3,$t4
File Number 1 : $t1 = 0
File Number 2 : addi$t0,$t2,1588
File Number 2 : $t0 = 3224

Clock Cycle 3097 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1132($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1132 0 on Line 233
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : addi$t0,$t4,864
File Number 1 : $t0 = 864
File Number 2 : DRAM Request(Write) Issued for sw$t1,1776($zero) on Line 254

Clock Cycle 3098 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1776($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1132 0 on Line 233
Core Execution :
File Number 1 : mul$t3,$t0,$t4
File Number 1 : $t3 = 0

Clock Cycle 3099 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3100 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1068($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1068 0 on Line 235
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3101 -> 
MRM :
Completed addition of Instruction sw$t1,1776($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1068 0 on Line 235
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1040($zero) on Line 494

Clock Cycle 3102 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3103 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1156($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1156 0 on Line 241
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3104 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1040($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1156 0 on Line 241
Core Execution :

Clock Cycle 3105 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3106 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1492($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1492 1636 on Line 244
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3107 -> 
MRM :
Completed addition of Instruction sw$t0,1040($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1492 1636 on Line 244
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,852($zero) on Line 495

Clock Cycle 3108 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3109 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1776($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1776 0 on Line 254
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3110 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,852($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1776 0 on Line 254
Core Execution :

Clock Cycle 3111 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3112 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3113 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3114 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3115 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3116 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3117 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3118 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3119 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3576($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3576 0 on Line 6
Row 257 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 3120 -> 
MRM :
Completed addition of Instruction lw$t2,852($zero) of Core 1
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1296($zero) on Line 496

Clock Cycle 3121 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1296($zero) of Core : 1
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 1 : slt$t4,$t1,$t4
File Number 1 : $t4 = 0

Clock Cycle 3122 -> 
MRM :
Completed addition of Instruction lw$t2,1296($zero) of Core 1
Removed instruction lw$t2,852($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3448($zero) on Line 498

Clock Cycle 3123 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3448($zero) of Core : 1
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 3124 -> 
MRM :
Completed addition of Instruction lw$t0,3448($zero) of Core 1
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1284($zero) on Line 499

Clock Cycle 3125 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1284($zero) of Core : 1
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 3126 -> 
MRM :
Completed addition of Instruction sw$t1,1284($zero) of Core 1
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,412($zero) on Line 255

Clock Cycle 3127 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,412($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 3128 -> 
MRM :
Completed addition of Instruction lw$t0,412($zero) of Core 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 263636 = 1636
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,580($zero) on Line 256

Clock Cycle 3129 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,580($zero) of Core : 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 3130 -> 
MRM :
Completed addition of Instruction sw$t1,580($zero) of Core 2
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 3131 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 3132 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 3133 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 3134 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 3135 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 3136 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 3137 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 3138 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 3139 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 3140 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3576 0 on Line 6
Core Execution :

Clock Cycle 3141 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3142 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3692($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3692 $t4 on Line 9
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 3143 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3692 $t4 on Line 9
Core Execution :
File Number 4 : addi$t1,$t4,1448
File Number 4 : $t1 = 1448

Clock Cycle 3144 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t2,3320
File Number 4 : $t2 = 4492

Clock Cycle 3145 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3832($zero) on Line 13

Clock Cycle 3146 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3640($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3640 0 on Line 466
Row 771 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3147 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3832($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3148 -> 
MRM :
Completed addition of Instruction lw$t1,3832($zero) of Core 4
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3096($zero) on Line 14

Clock Cycle 3149 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3096($zero) of Core : 4
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3150 -> 
MRM :
Completed addition of Instruction sw$t4,3096($zero) of Core 4
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3151 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3152 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3153 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3154 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3155 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 3156 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3157 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3158 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3159 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3160 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3161 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3162 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3163 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3164 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3165 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3166 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3167 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3640 0 on Line 466
Core Execution :

Clock Cycle 3168 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3169 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3224($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3224 2136 on Line 481
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3170 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3224 2136 on Line 481
Core Execution :

Clock Cycle 3171 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3172 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3448($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3448 $t0 on Line 498
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3173 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3448 $t0 on Line 498
Core Execution :

Clock Cycle 3174 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,912($zero) on Line 500

Clock Cycle 3175 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3176 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,160($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 160 0 on Line 248
Row 3 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 3177 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,912($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 3178 -> 
MRM :
Completed addition of Instruction sw$t0,912($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 3179 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 3180 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 3181 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 3182 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 3183 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 3184 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3185 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3224 = 2136
Core Execution :

Clock Cycle 3186 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3187 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3188 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3189 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3190 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3191 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3192 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3193 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3194 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3195 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3196 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3197 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 160 0 on Line 248
Core Execution :

Clock Cycle 3198 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3199 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,144($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 144 0 on Line 250
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3200 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 144 0 on Line 250
Core Execution :

Clock Cycle 3201 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3202 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,992($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 992 1636 on Line 251
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3203 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 992 1636 on Line 251
Core Execution :

Clock Cycle 3204 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3205 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,412($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 412 $t0 on Line 255
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3206 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 412 $t0 on Line 255
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3784($zero) on Line 257

Clock Cycle 3207 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3208 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,580($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 580 0 on Line 256
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3209 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3784($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 580 0 on Line 256
Core Execution :

Clock Cycle 3210 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3211 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3212 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1040($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1040 864 on Line 494
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3213 -> 
MRM :
Completed addition of Instruction sw$t0,3784($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2948($zero) on Line 258

Clock Cycle 3214 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2948($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3215 -> 
MRM :
Completed addition of Instruction sw$t0,2948($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,96($zero) on Line 259

Clock Cycle 3216 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,96($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : addi$t2,$t2,664
File Number 2 : $t2 = 2300

Clock Cycle 3217 -> 
MRM :
Completed addition of Instruction lw$t1,96($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1328($zero) on Line 261

Clock Cycle 3218 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1328($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3219 -> 
MRM :
Completed addition of Instruction lw$t2,1328($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,44($zero) on Line 262

Clock Cycle 3220 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,44($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3221 -> 
MRM :
Completed addition of Instruction lw$t2,44($zero) of Core 2
Removed instruction lw$t2,1328($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 10/22
Memory at 263136 = 1636
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3684($zero) on Line 263

Clock Cycle 3222 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3684($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3223 -> 
MRM :
Completed addition of Instruction lw$t0,3684($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,980($zero) on Line 264

Clock Cycle 3224 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,980($zero) of Core : 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : addi$t3,$t4,2084
File Number 2 : $t3 = 2192

Clock Cycle 3225 -> 
MRM :
Completed addition of Instruction sw$t3,980($zero) of Core 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2056($zero) on Line 266

Clock Cycle 3226 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2056($zero) of Core : 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3227 -> 
MRM :
Completed addition of Instruction sw$t3,2056($zero) of Core 2
DRAM: 
File Number 1 : Completed 16/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3524($zero) on Line 267

Clock Cycle 3228 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3524($zero) of Core : 2
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3229 -> 
MRM :
Completed addition of Instruction lw$t4,3524($zero) of Core 2
DRAM: 
File Number 1 : Completed 18/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2832($zero) on Line 268

Clock Cycle 3230 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2832($zero) of Core : 2
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3231 -> 
MRM :
Completed addition of Instruction lw$t4,2832($zero) of Core 2
Removed instruction lw$t4,3524($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3232 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3233 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1040 864 on Line 494
Core Execution :

Clock Cycle 3234 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3235 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1296($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1296 $t2 on Line 496
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3236 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 1296 $t2 on Line 496
Core Execution :

Clock Cycle 3237 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t1,$t4
File Number 1 : $t2 = 0

Clock Cycle 3238 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1284($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1284 0 on Line 499
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : sub$t1,$t0,$t3
File Number 1 : $t1 = 0

Clock Cycle 3239 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1284 0 on Line 499
Core Execution :
File Number 1 : sub$t0,$t2,$t0
File Number 1 : $t0 = 0

Clock Cycle 3240 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t4,$t1
File Number 1 : $t1 = 0

Clock Cycle 3241 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t3,$t4
File Number 1 : $t4 = 0

Clock Cycle 3242 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,96($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 96 $t1 on Line 259
Row 1 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3944($zero) on Line 506

Clock Cycle 3243 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3944($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 3244 -> 
MRM :
Completed addition of Instruction lw$t0,3944($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 3245 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 3246 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 3247 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 3248 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 3249 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 3250 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3251 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1040 = 864
Core Execution :

Clock Cycle 3252 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3253 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3254 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3255 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3256 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3257 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3258 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3259 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3260 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3261 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3262 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3263 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 96 $t1 on Line 259
Core Execution :

Clock Cycle 3264 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3265 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,44($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 44 $t2 on Line 262
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3266 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 44 $t2 on Line 262
Core Execution :
File Number 2 : addi$t3,$t2,3800
File Number 2 : $t3 = 3800

Clock Cycle 3267 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2584($zero) on Line 270

Clock Cycle 3268 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,980($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 980 0 on Line 264
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3269 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2584($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 980 0 on Line 264
Core Execution :

Clock Cycle 3270 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3271 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3272 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3944($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3944 $t0 on Line 506
Row 256 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3273 -> 
MRM :
Completed addition of Instruction sw$t3,2584($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2724($zero) on Line 271

Clock Cycle 3274 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2724($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3275 -> 
MRM :
Completed addition of Instruction sw$t2,2724($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3276 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3277 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3278 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3279 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3280 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3281 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 3282 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3283 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3284 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3285 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3286 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3287 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3288 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3289 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3290 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3291 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3292 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3293 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3944 $t0 on Line 506
Core Execution :

Clock Cycle 3294 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,616($zero) on Line 507

Clock Cycle 3295 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3296 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2948($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2948 0 on Line 258
Row 3 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 3297 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,616($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 3298 -> 
MRM :
Completed addition of Instruction sw$t0,616($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1964($zero) on Line 508

Clock Cycle 3299 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1964($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 3300 -> 
MRM :
Completed addition of Instruction lw$t3,1964($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 3301 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 3302 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 3303 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3304 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3305 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3306 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3307 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2948 0 on Line 258
Core Execution :

Clock Cycle 3308 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3309 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2056($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2056 2192 on Line 266
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3310 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2056 2192 on Line 266
Core Execution :

Clock Cycle 3311 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3312 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2832($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2832 $t4 on Line 268
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3313 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2832 $t4 on Line 268
Core Execution :
File Number 2 : addi$t4,$t2,3196
File Number 2 : $t4 = 3196

Clock Cycle 3314 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1288($zero) on Line 273

Clock Cycle 3315 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2584($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2584 3800 on Line 270
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : addi$t2,$t2,3912
File Number 2 : $t2 = 3912

Clock Cycle 3316 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1288($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2584 3800 on Line 270
Core Execution :

Clock Cycle 3317 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3318 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2724($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2724 0 on Line 271
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3319 -> 
MRM :
Completed addition of Instruction sw$t3,1288($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2724 0 on Line 271
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1632($zero) on Line 275

Clock Cycle 3320 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3321 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3322 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1964($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1964 $t3 on Line 508
Row 258 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3323 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1632($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3324 -> 
MRM :
Completed addition of Instruction sw$t4,1632($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1460($zero) on Line 276

Clock Cycle 3325 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1460($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3326 -> 
MRM :
Completed addition of Instruction lw$t0,1460($zero) of Core 2
Removed instruction lw$t0,3684($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3200($zero) on Line 277

Clock Cycle 3327 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3200($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3328 -> 
MRM :
Completed addition of Instruction lw$t4,3200($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3329 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3330 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3331 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264200 = 2192
Memory at 264728 = 3800
Core Execution :

Clock Cycle 3332 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3333 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3334 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3335 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3336 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3337 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3338 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3339 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3340 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3341 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3342 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3343 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 1964 $t3 on Line 508
Core Execution :

Clock Cycle 3344 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t3,$t1
File Number 1 : $t1 = 0

Clock Cycle 3345 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t2,$t2
File Number 1 : $t2 = 0

Clock Cycle 3346 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1288($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1288 3800 on Line 273
Row 1 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : slt$t0,$t3,$t1
File Number 1 : $t0 = 0

Clock Cycle 3347 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : slt$t4,$t0,$t4
File Number 1 : $t4 = 0

Clock Cycle 3348 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,460($zero) on Line 513

Clock Cycle 3349 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,460($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : addi$t4,$t2,3312
File Number 1 : $t4 = 3312

Clock Cycle 3350 -> 
MRM :
Completed addition of Instruction sw$t0,460($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,500($zero) on Line 515

Clock Cycle 3351 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,500($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : add$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 3352 -> 
MRM :
Completed addition of Instruction lw$t4,500($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : sub$t0,$t2,$t3
File Number 1 : $t0 = 0

Clock Cycle 3353 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3354 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3355 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3356 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3357 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1288 3800 on Line 273
Core Execution :

Clock Cycle 3358 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3359 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1632($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1632 3196 on Line 275
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3360 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1632 3196 on Line 275
Core Execution :

Clock Cycle 3361 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3362 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1460($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1460 $t0 on Line 276
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3363 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1460 $t0 on Line 276
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1564($zero) on Line 278

Clock Cycle 3364 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3365 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,912($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 912 0 on Line 500
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3366 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1564($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3367 -> 
MRM :
Completed addition of Instruction sw$t0,1564($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3344($zero) on Line 279

Clock Cycle 3368 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3344($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3369 -> 
MRM :
Completed addition of Instruction lw$t0,3344($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,4000($zero) on Line 280

Clock Cycle 3370 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,4000($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : addi$t2,$t3,612
File Number 2 : $t2 = 4412

Clock Cycle 3371 -> 
MRM :
Completed addition of Instruction lw$t0,4000($zero) of Core 2
Removed instruction lw$t0,3344($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3372 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3373 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3374 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263432 = 3800
Memory at 263776 = 3196
Core Execution :

Clock Cycle 3375 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3376 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3377 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3378 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3379 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3380 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3381 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3382 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3383 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3384 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3385 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3386 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 912 0 on Line 500
Core Execution :

Clock Cycle 3387 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3388 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,616($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 616 0 on Line 507
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3389 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 616 0 on Line 507
Core Execution :

Clock Cycle 3390 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3391 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,460($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 460 0 on Line 513
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3392 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 460 0 on Line 513
Core Execution :

Clock Cycle 3393 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3394 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,500($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 500 $t4 on Line 515
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3395 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 500 $t4 on Line 515
Core Execution :

Clock Cycle 3396 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t0,$t3
File Number 1 : $t4 = 0

Clock Cycle 3397 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t0,1416
File Number 1 : $t0 = 1416

Clock Cycle 3398 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3784($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3784 0 on Line 257
Row 0 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : add$t4,$t2,$t1
File Number 1 : $t4 = 0

Clock Cycle 3399 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1852($zero) on Line 521

Clock Cycle 3400 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1852($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : mul$t0,$t4,$t0
File Number 1 : $t0 = 0

Clock Cycle 3401 -> 
MRM :
Completed addition of Instruction sw$t1,1852($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1868($zero) on Line 523

Clock Cycle 3402 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1868($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 3403 -> 
MRM :
Completed addition of Instruction lw$t1,1868($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1524($zero) on Line 524

Clock Cycle 3404 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1524($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : mul$t3,$t2,$t4
File Number 1 : $t3 = 0

Clock Cycle 3405 -> 
MRM :
Completed addition of Instruction lw$t0,1524($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,772($zero) on Line 526

Clock Cycle 3406 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,772($zero) of Core : 1
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3407 -> 
MRM :
Completed addition of Instruction sw$t2,772($zero) of Core 1
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 3408 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3409 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3410 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3411 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3412 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3413 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3414 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3415 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3416 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3417 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3418 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3419 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3784 0 on Line 257
Core Execution :

Clock Cycle 3420 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3421 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3200($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3200 $t4 on Line 277
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3422 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3200 $t4 on Line 277
Core Execution :
File Number 2 : addi$t4,$t4,1976
File Number 2 : $t4 = 1976

Clock Cycle 3423 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1720($zero) on Line 283

Clock Cycle 3424 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,4000($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 4000 $t0 on Line 280
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3425 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1720($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 4000 $t0 on Line 280
Core Execution :

Clock Cycle 3426 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3427 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3428 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1852($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1852 0 on Line 521
Row 259 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3429 -> 
MRM :
Completed addition of Instruction lw$t4,1720($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,500($zero) on Line 284

Clock Cycle 3430 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,500($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3431 -> 
MRM :
Completed addition of Instruction sw$t2,500($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,640($zero) on Line 285

Clock Cycle 3432 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,640($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3433 -> 
MRM :
Completed addition of Instruction sw$t2,640($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3712($zero) on Line 286

Clock Cycle 3434 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3712($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3435 -> 
MRM :
Completed addition of Instruction lw$t0,3712($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,500($zero) on Line 287

Clock Cycle 3436 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,500($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3437 -> 
MRM :
Completed addition of Instruction lw$t2,500($zero) of Core 2
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 1: $t2 = 4412
DRAM: 
File Number 1 : Completed 10/22
Memory at 265928 = 0
Core Execution :

Clock Cycle 3438 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1580($zero) on Line 288

Clock Cycle 3439 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1580($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3440 -> 
MRM :
Completed addition of Instruction sw$t2,1580($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3216($zero) on Line 289

Clock Cycle 3441 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3216($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3442 -> 
MRM :
Completed addition of Instruction lw$t3,3216($zero) of Core 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,24($zero) on Line 290

Clock Cycle 3443 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,24($zero) of Core : 2
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3444 -> 
MRM :
Completed addition of Instruction lw$t4,24($zero) of Core 2
Removed instruction lw$t4,1720($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 17/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2472($zero) on Line 291

Clock Cycle 3445 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2472($zero) of Core : 2
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3446 -> 
MRM :
Completed addition of Instruction sw$t1,2472($zero) of Core 2
DRAM: 
File Number 1 : Completed 19/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2848($zero) on Line 292

Clock Cycle 3447 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2848($zero) of Core : 2
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3448 -> 
MRM :
Completed addition of Instruction sw$t2,2848($zero) of Core 2
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3449 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1852 0 on Line 521
Core Execution :

Clock Cycle 3450 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3451 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1868($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1868 $t1 on Line 523
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3452 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 336
File Number 1 : Finished Instruction lw 1868 $t1 on Line 523
Core Execution :

Clock Cycle 3453 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3454 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1524($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1524 $t0 on Line 524
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3455 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1524 $t0 on Line 524
Core Execution :

Clock Cycle 3456 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t0,$t1,$t1
File Number 1 : $t0 = 672

Clock Cycle 3457 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t4,848
File Number 1 : $t0 = 848

Clock Cycle 3458 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t3,$t4,$t1
File Number 1 : $t3 = 336

Clock Cycle 3459 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t1,$t4
File Number 1 : $t2 = 336

Clock Cycle 3460 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,1468($zero) on Line 531

Clock Cycle 3461 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3712($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3712 $t0 on Line 286
Row 1 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : addi$t0,$t1,1304
File Number 1 : $t0 = 1640

Clock Cycle 3462 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1468($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : addi$t0,$t0,2472
File Number 1 : $t0 = 4112

Clock Cycle 3463 -> 
MRM :
Completed addition of Instruction sw$t4,1468($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3272($zero) on Line 534

Clock Cycle 3464 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3272($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : addi$t3,$t3,3068
File Number 1 : $t3 = 3404

Clock Cycle 3465 -> 
MRM :
Completed addition of Instruction lw$t4,3272($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 3466 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 3467 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 3468 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 3469 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3470 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 3471 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3472 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3473 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3474 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3475 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3476 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3477 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3478 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3479 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3480 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3481 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3482 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3712 $t0 on Line 286
Core Execution :
File Number 2 : addi$t0,$t2,3340
File Number 2 : $t0 = 7752

Clock Cycle 3483 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2656($zero) on Line 294

Clock Cycle 3484 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3216($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3216 $t3 on Line 289
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3485 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2656($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3216 $t3 on Line 289
Core Execution :

Clock Cycle 3486 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3487 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3488 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3489 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3272($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3272 $t4 on Line 534
Row 259 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 3490 -> 
MRM :
Completed addition of Instruction lw$t0,2656($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 3491 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 3492 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 3493 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 3494 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 3495 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 3496 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 3497 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 3498 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 3499 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 3500 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3272 $t4 on Line 534
Core Execution :

Clock Cycle 3501 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t4,$t1
File Number 1 : $t4 = 1

Clock Cycle 3502 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t2,$t3
File Number 1 : $t2 = -3068

Clock Cycle 3503 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t0,$t1
File Number 1 : $t4 = 4448

Clock Cycle 3504 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,500($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 500 4412 on Line 284
Row 3 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3996($zero) on Line 539

Clock Cycle 3505 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3996($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : mul$t3,$t2,$t1
File Number 1 : $t3 = -1030848

Clock Cycle 3506 -> 
MRM :
Completed addition of Instruction lw$t4,3996($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : add$t3,$t2,$t3
File Number 1 : $t3 = -1033916

Clock Cycle 3507 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 3508 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 3509 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 3510 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 3511 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3512 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3513 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3514 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3515 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 500 4412 on Line 284
Core Execution :

Clock Cycle 3516 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3517 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,640($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 640 4412 on Line 285
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3518 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 640 4412 on Line 285
Core Execution :

Clock Cycle 3519 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3520 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,24($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 24 $t4 on Line 290
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3521 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 24 $t4 on Line 290
Core Execution :
File Number 2 : addi$t2,$t4,3436
File Number 2 : $t2 = 3436

Clock Cycle 3522 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3000($zero) on Line 296

Clock Cycle 3523 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3524 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3525 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3996($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3996 $t4 on Line 539
Row 256 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3526 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3000($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3527 -> 
MRM :
Completed addition of Instruction lw$t3,3000($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3528 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3529 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3530 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3531 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3532 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3533 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3534 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262644 = 4412
Memory at 262784 = 4412
Core Execution :

Clock Cycle 3535 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3536 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3537 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3538 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3539 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3540 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3541 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3542 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3543 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3544 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3545 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3546 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3996 $t4 on Line 539
Core Execution :

Clock Cycle 3547 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t4,$t4
File Number 1 : $t2 = 0

Clock Cycle 3548 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t2,$t4
File Number 1 : $t0 = 0

Clock Cycle 3549 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t2,$t4
File Number 1 : $t3 = 0

Clock Cycle 3550 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t4
File Number 1 : $t2 = 0

Clock Cycle 3551 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2472($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2472 0 on Line 291
Row 3 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : mul$t4,$t4,$t1
File Number 1 : $t4 = 0

Clock Cycle 3552 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : addi$t1,$t1,2936
File Number 1 : $t1 = 3272

Clock Cycle 3553 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,2648($zero) on Line 548

Clock Cycle 3554 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2648($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 3555 -> 
MRM :
Completed addition of Instruction lw$t0,2648($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,16($zero) on Line 549

Clock Cycle 3556 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,16($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 3557 -> 
MRM :
Completed addition of Instruction sw$t1,16($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,148($zero) on Line 550

Clock Cycle 3558 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,148($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3559 -> 
MRM :
Completed addition of Instruction sw$t3,148($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3560 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3561 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3562 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2472 0 on Line 291
Core Execution :

Clock Cycle 3563 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3564 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2848($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2848 4412 on Line 292
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3565 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2848 4412 on Line 292
Core Execution :

Clock Cycle 3566 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3567 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2656($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2656 $t0 on Line 294
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3568 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2656 $t0 on Line 294
Core Execution :
File Number 2 : addi$t0,$t4,3860
File Number 2 : $t0 = 3860

Clock Cycle 3569 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t4,2544
File Number 2 : $t1 = 2544

Clock Cycle 3570 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3000($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3000 $t3 on Line 296
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3571 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3000 $t3 on Line 296
Core Execution :
File Number 2 : addi$t2,$t3,2020
File Number 2 : $t2 = 2020

Clock Cycle 3572 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2188($zero) on Line 300

Clock Cycle 3573 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3574 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2648($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2648 $t0 on Line 548
Row 258 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3576 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2188($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3577 -> 
MRM :
Completed addition of Instruction sw$t4,2188($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1336($zero) on Line 301

Clock Cycle 3578 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1336($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3579 -> 
MRM :
Completed addition of Instruction lw$t3,1336($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1892($zero) on Line 302

Clock Cycle 3580 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1892($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3581 -> 
MRM :
Completed addition of Instruction sw$t0,1892($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,788($zero) on Line 303

Clock Cycle 3582 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,788($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3583 -> 
MRM :
Completed addition of Instruction sw$t2,788($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1344($zero) on Line 304

Clock Cycle 3584 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1344($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 264992 = 4412
Core Execution :

Clock Cycle 3585 -> 
MRM :
Completed addition of Instruction sw$t1,1344($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,756($zero) on Line 305

Clock Cycle 3586 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,756($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3587 -> 
MRM :
Completed addition of Instruction lw$t1,756($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1636($zero) on Line 306

Clock Cycle 3588 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1636($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :
File Number 2 : addi$t2,$t2,568
File Number 2 : $t2 = 2588

Clock Cycle 3589 -> 
MRM :
1/2 completed for adding Instruction lw$t3,1636($zero) of Core 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3590 -> 
MRM :
Completed addition of Instruction lw$t3,1636($zero) of Core 2
Removed instruction lw$t3,1336($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3591 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3592 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3593 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3594 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3595 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3596 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 2648 $t0 on Line 548
Core Execution :

Clock Cycle 3597 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t1,$t2
File Number 1 : $t0 = 0

Clock Cycle 3598 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t2,$t1
File Number 1 : $t0 = 0

Clock Cycle 3599 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t0,$t4
File Number 1 : $t2 = 0

Clock Cycle 3600 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,604($zero) on Line 554

Clock Cycle 3601 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1564($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1564 0 on Line 278
Row 2 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 3602 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,604($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 3603 -> 
MRM :
Completed addition of Instruction lw$t4,604($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 3604 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 3605 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 3606 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 3607 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 3608 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3609 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3610 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3611 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3612 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1564 0 on Line 278
Core Execution :

Clock Cycle 3613 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3614 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1580($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1580 4412 on Line 288
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3615 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1580 4412 on Line 288
Core Execution :

Clock Cycle 3616 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3617 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1892($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1892 3860 on Line 302
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3618 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1892 3860 on Line 302
Core Execution :

Clock Cycle 3619 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3620 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1344($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1344 2544 on Line 304
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3621 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1344 2544 on Line 304
Core Execution :

Clock Cycle 3622 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3623 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1636 $t3 on Line 306
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3624 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1636 $t3 on Line 306
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,40($zero) on Line 308

Clock Cycle 3625 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t4,1276
File Number 2 : $t4 = 1276

Clock Cycle 3626 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,772($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 772 0 on Line 526
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3627 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,40($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3628 -> 
MRM :
Completed addition of Instruction sw$t3,40($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3629 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3630 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3631 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3632 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3633 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3634 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3635 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263488 = 2544
Memory at 263724 = 4412
Memory at 264036 = 3860
Core Execution :

Clock Cycle 3636 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3637 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3638 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3639 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3640 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3641 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3642 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3643 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3644 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3645 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3646 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3647 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 772 0 on Line 526
Core Execution :

Clock Cycle 3648 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3649 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,16($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 16 3272 on Line 549
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3650 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 16 3272 on Line 549
Core Execution :

Clock Cycle 3651 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3652 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,148($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 148 0 on Line 550
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3653 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 148 0 on Line 550
Core Execution :

Clock Cycle 3654 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3655 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,604($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 604 $t4 on Line 554
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3656 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 604 $t4 on Line 554
Core Execution :

Clock Cycle 3657 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,3652($zero) on Line 555

Clock Cycle 3658 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t1,776
File Number 1 : $t1 = 4048

Clock Cycle 3659 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,788($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 788 2020 on Line 303
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 3660 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3652($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 3661 -> 
MRM :
Completed addition of Instruction sw$t4,3652($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1180($zero) on Line 557

Clock Cycle 3662 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1180($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : mul$t2,$t2,$t0
File Number 1 : $t2 = 0

Clock Cycle 3663 -> 
MRM :
Completed addition of Instruction sw$t0,1180($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : addi$t2,$t1,3428
File Number 1 : $t2 = 7476

Clock Cycle 3664 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t3,$t3,$t2
File Number 1 : $t3 = 1

Clock Cycle 3665 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : add$t2,$t1,$t2
File Number 1 : $t2 = 11524

Clock Cycle 3666 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : mul$t2,$t2,$t0
File Number 1 : $t2 = 0

Clock Cycle 3667 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : add$t2,$t1,$t3
File Number 1 : $t2 = 4049

Clock Cycle 3668 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 16 = 3272
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3376($zero) on Line 564

Clock Cycle 3669 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3376($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : slt$t1,$t3,$t1
File Number 1 : $t1 = 1

Clock Cycle 3670 -> 
MRM :
Completed addition of Instruction sw$t2,3376($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : mul$t3,$t4,$t3
File Number 1 : $t3 = 0

Clock Cycle 3671 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : addi$t4,$t0,2700
File Number 1 : $t4 = 2700

Clock Cycle 3672 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : slt$t4,$t2,$t1
File Number 1 : $t4 = 0

Clock Cycle 3673 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,1920($zero) on Line 569

Clock Cycle 3674 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1920($zero) of Core : 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3675 -> 
MRM :
Completed addition of Instruction sw$t2,1920($zero) of Core 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1044($zero) on Line 570

Clock Cycle 3676 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1044($zero) of Core : 1
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : sub$t2,$t0,$t4
File Number 1 : $t2 = 0

Clock Cycle 3677 -> 
MRM :
Completed addition of Instruction lw$t3,1044($zero) of Core 1
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3220($zero) on Line 572

Clock Cycle 3678 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3220($zero) of Core : 1
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3679 -> 
MRM :
Completed addition of Instruction lw$t2,3220($zero) of Core 1
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3680 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 788 2020 on Line 303
Core Execution :

Clock Cycle 3681 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3682 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,756($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 756 $t1 on Line 305
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3683 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 756 $t1 on Line 305
Core Execution :
File Number 2 : addi$t1,$t2,2156
File Number 2 : $t1 = 4744

Clock Cycle 3684 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3256($zero) on Line 311

Clock Cycle 3685 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,40($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 40 0 on Line 308
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3686 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3256($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 40 0 on Line 308
Core Execution :

Clock Cycle 3687 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3688 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1468($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1468 0 on Line 531
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3689 -> 
MRM :
Completed addition of Instruction sw$t3,3256($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1160($zero) on Line 312

Clock Cycle 3690 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1160($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3691 -> 
MRM :
Completed addition of Instruction lw$t0,1160($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3692 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3693 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3694 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3695 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3696 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3697 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262932 = 2020
Core Execution :

Clock Cycle 3698 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3699 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3700 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3701 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3702 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3703 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3704 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3705 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3706 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3707 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3708 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3709 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1468 0 on Line 531
Core Execution :

Clock Cycle 3710 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3711 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1180($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1180 0 on Line 557
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3712 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1180 0 on Line 557
Core Execution :

Clock Cycle 3713 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3714 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1920($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1920 4049 on Line 569
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3715 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1920 4049 on Line 569
Core Execution :

Clock Cycle 3716 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3717 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1044($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1044 $t3 on Line 570
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3718 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 1044 $t3 on Line 570
Core Execution :

Clock Cycle 3719 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t3,$t3
File Number 1 : $t1 = 0

Clock Cycle 3720 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3721 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1160($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1160 $t0 on Line 312
Row 1 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 3722 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 3723 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 3724 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 3725 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 3726 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 3727 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 3728 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 3729 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3730 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1920 = 4049
Core Execution :

Clock Cycle 3731 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3732 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3733 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3734 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3735 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3736 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3737 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3738 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3739 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3740 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3741 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3742 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1160 $t0 on Line 312
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,264($zero) on Line 313

Clock Cycle 3743 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3744 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3652($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3652 0 on Line 555
Row 257 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 3745 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,264($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 3746 -> 
MRM :
Completed addition of Instruction sw$t0,264($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3636($zero) on Line 314

Clock Cycle 3747 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3636($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 3748 -> 
MRM :
Completed addition of Instruction sw$t0,3636($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2780($zero) on Line 315

Clock Cycle 3749 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2780($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 2 : addi$t0,$t3,8
File Number 2 : $t0 = 8

Clock Cycle 3750 -> 
MRM :
Completed addition of Instruction lw$t1,2780($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : addi$t2,$t2,3084
File Number 2 : $t2 = 5672

Clock Cycle 3751 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3116($zero) on Line 318

Clock Cycle 3752 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3116($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 3753 -> 
MRM :
Completed addition of Instruction lw$t4,3116($zero) of Core 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3048($zero) on Line 319

Clock Cycle 3754 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3048($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 3755 -> 
MRM :
Completed addition of Instruction lw$t0,3048($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3652 0 on Line 555
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1256($zero) on Line 320

Clock Cycle 3756 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t2,1472
File Number 2 : $t2 = 7144

Clock Cycle 3757 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3376($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3376 4049 on Line 564
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3758 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1256($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3376 4049 on Line 564
Core Execution :

Clock Cycle 3759 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3760 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3220($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3220 $t2 on Line 572
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3761 -> 
MRM :
Completed addition of Instruction lw$t0,1256($zero) of Core 2
Removed instruction lw$t0,3048($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3220 $t2 on Line 572
Core Execution :

Clock Cycle 3762 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t2,460
File Number 1 : $t2 = 460

Clock Cycle 3763 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t2,1400
File Number 1 : $t4 = 1860

Clock Cycle 3764 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1256($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1256 $t0 on Line 320
Row 3 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : add$t0,$t0,$t3
File Number 1 : $t0 = 0

Clock Cycle 3765 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,964($zero) on Line 577

Clock Cycle 3766 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,964($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 3767 -> 
MRM :
Completed addition of Instruction sw$t1,964($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,2492($zero) on Line 578

Clock Cycle 3768 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2492($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : slt$t3,$t4,$t0
File Number 1 : $t3 = 0

Clock Cycle 3769 -> 
MRM :
Completed addition of Instruction sw$t2,2492($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t3,$t1,$t4
File Number 1 : $t3 = 1

Clock Cycle 3770 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : mul$t4,$t4,$t1
File Number 1 : $t4 = 0

Clock Cycle 3771 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : mul$t4,$t1,$t2
File Number 1 : $t4 = 0

Clock Cycle 3772 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : add$t4,$t1,$t1
File Number 1 : $t4 = 0

Clock Cycle 3773 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3376 = 4049
Core Execution :
File Number 1 : add$t1,$t1,$t2
File Number 1 : $t1 = 460

Clock Cycle 3774 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : sub$t4,$t2,$t2
File Number 1 : $t4 = 0

Clock Cycle 3775 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : slt$t2,$t0,$t0
File Number 1 : $t2 = 0

Clock Cycle 3776 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : mul$t4,$t3,$t4
File Number 1 : $t4 = 0

Clock Cycle 3777 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : slt$t4,$t0,$t2
File Number 1 : $t4 = 0

Clock Cycle 3778 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : add$t2,$t0,$t1
File Number 1 : $t2 = 460

Clock Cycle 3779 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : mul$t2,$t2,$t2
File Number 1 : $t2 = 211600

Clock Cycle 3780 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2268($zero) on Line 591

Clock Cycle 3781 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2268($zero) of Core : 1
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3782 -> 
MRM :
Completed addition of Instruction lw$t4,2268($zero) of Core 1
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3783 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3784 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3785 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1256 $t0 on Line 320
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2752($zero) on Line 322

Clock Cycle 3786 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3787 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3788 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2492($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2492 460 on Line 578
Row 257 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 3789 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2752($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 3790 -> 
MRM :
Completed addition of Instruction sw$t0,2752($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2880($zero) on Line 323

Clock Cycle 3791 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2880($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 3792 -> 
MRM :
Completed addition of Instruction sw$t0,2880($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2196($zero) on Line 324

Clock Cycle 3793 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2196($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 3794 -> 
MRM :
Completed addition of Instruction lw$t0,2196($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 3795 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 3796 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 3797 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 3798 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 3799 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 2492 460 on Line 578
Core Execution :

Clock Cycle 3800 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3801 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2268($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2268 $t4 on Line 591
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3802 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2268 $t4 on Line 591
Core Execution :

Clock Cycle 3803 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,1316($zero) on Line 592

Clock Cycle 3804 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t3,$t0,$t0
File Number 1 : $t3 = 0

Clock Cycle 3805 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t3,$t1
File Number 1 : $t0 = 1

Clock Cycle 3806 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3807 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3256($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3256 0 on Line 311
Row 2 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 3808 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1316($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 3809 -> 
MRM :
Completed addition of Instruction sw$t4,1316($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,1244($zero) on Line 595

Clock Cycle 3810 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1244($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : add$t1,$t4,$t1
File Number 1 : $t1 = 460

Clock Cycle 3811 -> 
MRM :
Completed addition of Instruction sw$t2,1244($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : add$t4,$t4,$t3
File Number 1 : $t4 = 0

Clock Cycle 3812 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : addi$t0,$t1,220
File Number 1 : $t0 = 680

Clock Cycle 3813 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : mul$t4,$t3,$t3
File Number 1 : $t4 = 0

Clock Cycle 3814 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : slt$t1,$t3,$t0
File Number 1 : $t1 = 1

Clock Cycle 3815 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : sub$t3,$t1,$t1
File Number 1 : $t3 = 0

Clock Cycle 3816 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2492 = 460
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,200($zero) on Line 602

Clock Cycle 3817 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,200($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3818 -> 
MRM :
Completed addition of Instruction lw$t2,200($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2544($zero) on Line 603

Clock Cycle 3819 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2544($zero) of Core : 1
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3820 -> 
MRM :
Completed addition of Instruction lw$t4,2544($zero) of Core 1
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3821 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3822 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3823 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3824 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3825 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3826 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3827 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3828 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3256 0 on Line 311
Core Execution :

Clock Cycle 3829 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3830 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3636 0 on Line 314
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3831 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3636 0 on Line 314
Core Execution :

Clock Cycle 3832 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3833 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3116($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3116 $t4 on Line 318
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3834 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3116 $t4 on Line 318
Core Execution :
File Number 2 : addi$t4,$t4,2904
File Number 2 : $t4 = 2904

Clock Cycle 3835 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,808($zero) on Line 326

Clock Cycle 3836 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3837 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3838 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2544($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2544 $t4 on Line 603
Row 259 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3839 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,808($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3840 -> 
MRM :
Completed addition of Instruction lw$t2,808($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3841 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3842 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3843 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3844 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3845 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3846 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3847 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 3848 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3849 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3850 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3851 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3852 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3853 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3854 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3855 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3856 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3857 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3858 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3859 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2544 $t4 on Line 603
Core Execution :

Clock Cycle 3860 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,1424($zero) on Line 604

Clock Cycle 3861 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3862 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3863 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3864 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2188($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2188 0 on Line 300
Row 2 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 3865 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1424($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 3866 -> 
MRM :
Completed addition of Instruction sw$t4,1424($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 3867 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 3868 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 3869 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 3870 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 3871 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3872 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3873 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3874 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3875 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2188 0 on Line 300
Core Execution :

Clock Cycle 3876 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3877 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2780($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2780 $t1 on Line 315
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3878 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2780 $t1 on Line 315
Core Execution :

Clock Cycle 3879 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3880 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2752($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2752 0 on Line 322
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3881 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2752 0 on Line 322
Core Execution :

Clock Cycle 3882 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3883 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2880($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2880 0 on Line 323
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3884 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2880 0 on Line 323
Core Execution :

Clock Cycle 3885 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3886 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2196($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2196 $t0 on Line 324
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3887 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2196 $t0 on Line 324
Core Execution :
File Number 2 : addi$t0,$t3,2076
File Number 2 : $t0 = 2076

Clock Cycle 3888 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t0,836
File Number 2 : $t4 = 2912

Clock Cycle 3889 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,964($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 964 0 on Line 577
Row 258 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3890 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3891 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3892 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3893 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3894 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3895 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3896 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3897 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3898 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 3899 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3900 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3901 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 3902 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3903 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3904 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 3905 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 3906 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 3907 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3908 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 3909 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3910 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 964 0 on Line 577
Core Execution :

Clock Cycle 3911 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3912 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,200($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 200 $t2 on Line 602
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 3913 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 200 $t2 on Line 602
Core Execution :

Clock Cycle 3914 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t1,$t0
File Number 1 : $t2 = 1

Clock Cycle 3915 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t3,1604
File Number 1 : $t1 = 1604

Clock Cycle 3916 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,264($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 264 0 on Line 313
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t1,$t3,$t2
File Number 1 : $t1 = 0

Clock Cycle 3917 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,3944($zero) on Line 608

Clock Cycle 3918 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3944($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : mul$t4,$t3,$t4
File Number 1 : $t4 = 0

Clock Cycle 3919 -> 
MRM :
Completed addition of Instruction sw$t4,3944($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,2376($zero) on Line 610

Clock Cycle 3920 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2376($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : sub$t2,$t3,$t0
File Number 1 : $t2 = -680

Clock Cycle 3921 -> 
MRM :
Completed addition of Instruction lw$t1,2376($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3328($zero) on Line 612

Clock Cycle 3922 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3328($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : addi$t3,$t0,2492
File Number 1 : $t3 = 3172

Clock Cycle 3923 -> 
MRM :
Completed addition of Instruction lw$t4,3328($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 3924 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 3925 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 3926 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 3927 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 3928 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 3929 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 3930 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 3931 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 3932 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 3933 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 3934 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 3935 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 3936 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 3937 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 264 0 on Line 313
Core Execution :

Clock Cycle 3938 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3939 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,808($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 808 $t2 on Line 326
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3940 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 808 $t2 on Line 326
Core Execution :
File Number 2 : addi$t2,$t1,2960
File Number 2 : $t2 = 2960

Clock Cycle 3941 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2824($zero) on Line 330

Clock Cycle 3942 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3943 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2376($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2376 $t1 on Line 610
Row 256 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3944 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2824($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3945 -> 
MRM :
Completed addition of Instruction sw$t0,2824($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1176($zero) on Line 331

Clock Cycle 3946 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1176($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3947 -> 
MRM :
Completed addition of Instruction lw$t2,1176($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3676($zero) on Line 332

Clock Cycle 3948 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3676($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3949 -> 
MRM :
Completed addition of Instruction sw$t0,3676($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1644($zero) on Line 333

Clock Cycle 3950 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1644($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : addi$t0,$t0,3304
File Number 2 : $t0 = 5380

Clock Cycle 3951 -> 
MRM :
Completed addition of Instruction sw$t1,1644($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : addi$t3,$t4,2556
File Number 2 : $t3 = 5468

Clock Cycle 3952 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 2 : addi$t1,$t3,1108
File Number 2 : $t1 = 6576

Clock Cycle 3953 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1664($zero) on Line 337

Clock Cycle 3954 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1664($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 3955 -> 
MRM :
Completed addition of Instruction lw$t1,1664($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3676($zero) on Line 338

Clock Cycle 3956 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3676($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 3957 -> 
MRM :
Completed addition of Instruction lw$t0,3676($zero) of Core 2
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 1: $t0 = 2076
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 3958 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :
File Number 2 : addi$t0,$t4,3400
File Number 2 : $t0 = 6312

Clock Cycle 3959 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :
File Number 2 : addi$t4,$t0,1868
File Number 2 : $t4 = 8180

Clock Cycle 3960 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,228($zero) on Line 341

Clock Cycle 3961 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,228($zero) of Core : 2
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 3962 -> 
MRM :
Completed addition of Instruction lw$t4,228($zero) of Core 2
DRAM: 
File Number 1 : Completed 20/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,120($zero) on Line 342

Clock Cycle 3963 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,120($zero) of Core : 2
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 3964 -> 
MRM :
Completed addition of Instruction sw$t3,120($zero) of Core 2
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 2376 $t1 on Line 610
Core Execution :

Clock Cycle 3965 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t1,$t0
File Number 1 : $t2 = 1

Clock Cycle 3966 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t2,$t0
File Number 1 : $t0 = 1

Clock Cycle 3967 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1372($zero) on Line 616

Clock Cycle 3968 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 3969 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1176($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1176 $t2 on Line 331
Row 2 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 3970 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1372($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 3971 -> 
MRM :
Completed addition of Instruction lw$t0,1372($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 3972 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 3973 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 3974 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 3975 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 3976 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 3977 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 3978 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 3979 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 3980 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1176 $t2 on Line 331
Core Execution :

Clock Cycle 3981 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3982 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1644($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1644 0 on Line 333
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3983 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1644 0 on Line 333
Core Execution :

Clock Cycle 3984 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3985 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1664($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1664 $t1 on Line 337
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 3986 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1664 $t1 on Line 337
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3324($zero) on Line 343

Clock Cycle 3987 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 3988 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1316($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1316 0 on Line 592
Row 257 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 3989 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3324($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 3990 -> 
MRM :
Completed addition of Instruction sw$t1,3324($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 3991 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 3992 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 3993 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 3994 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 3995 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 3996 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 3997 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 3998 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 3999 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4000 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4001 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4002 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4003 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4004 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4005 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4006 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4007 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4008 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4009 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1316 0 on Line 592
Core Execution :

Clock Cycle 4010 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4011 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1244($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1244 211600 on Line 595
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4012 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1244 211600 on Line 595
Core Execution :

Clock Cycle 4013 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4014 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1424($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1424 0 on Line 604
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4015 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1424 0 on Line 604
Core Execution :

Clock Cycle 4016 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4017 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1372($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1372 $t0 on Line 616
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4018 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1372 $t0 on Line 616
Core Execution :

Clock Cycle 4019 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t0,$t1
File Number 1 : $t1 = 0

Clock Cycle 4020 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4021 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,228($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 228 $t4 on Line 341
Row 1 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4022 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4023 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 4024 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4025 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4026 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4027 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4028 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4029 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4030 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1244 = 211600
Core Execution :

Clock Cycle 4031 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4032 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4033 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4034 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4035 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4036 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4037 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4038 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4039 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4040 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4041 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4042 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 228 $t4 on Line 341
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2376($zero) on Line 344

Clock Cycle 4043 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4044 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 120 5468 on Line 342
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4045 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2376($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 120 5468 on Line 342
Core Execution :

Clock Cycle 4046 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4047 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3944($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3944 0 on Line 608
Row 256 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4048 -> 
MRM :
Completed addition of Instruction sw$t4,2376($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,256($zero) on Line 345

Clock Cycle 4049 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,256($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 4050 -> 
MRM :
Completed addition of Instruction lw$t0,256($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2848($zero) on Line 346

Clock Cycle 4051 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2848($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4052 -> 
MRM :
Completed addition of Instruction lw$t1,2848($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3300($zero) on Line 347

Clock Cycle 4053 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3300($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4054 -> 
MRM :
Completed addition of Instruction lw$t2,3300($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3664($zero) on Line 348

Clock Cycle 4055 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3664($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4056 -> 
MRM :
Completed addition of Instruction lw$t3,3664($zero) of Core 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 262264 = 5468
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,960($zero) on Line 349

Clock Cycle 4057 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,960($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4058 -> 
MRM :
Completed addition of Instruction sw$t4,960($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4059 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4060 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4061 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4062 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4063 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4064 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4065 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4066 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4067 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4068 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3944 0 on Line 608
Core Execution :

Clock Cycle 4069 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4070 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3328($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3328 $t4 on Line 612
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4071 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3328 $t4 on Line 612
Core Execution :

Clock Cycle 4072 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t3,$t3,$t4
File Number 1 : $t3 = 3172

Clock Cycle 4073 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t0,$t1
File Number 1 : $t0 = 0

Clock Cycle 4074 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,68($zero) on Line 620

Clock Cycle 4075 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3676($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3676 2076 on Line 332
Row 3 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : slt$t4,$t0,$t2
File Number 1 : $t4 = 1

Clock Cycle 4076 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,68($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4077 -> 
MRM :
Completed addition of Instruction lw$t3,68($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,84($zero) on Line 622

Clock Cycle 4078 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,84($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4079 -> 
MRM :
Completed addition of Instruction sw$t4,84($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2796($zero) on Line 623

Clock Cycle 4080 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2796($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4081 -> 
MRM :
Completed addition of Instruction lw$t3,2796($zero) of Core 1
Removed instruction lw$t3,68($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4082 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4083 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4084 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 4085 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4086 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4087 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4088 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4089 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4090 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4091 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4092 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4093 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4094 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4095 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4096 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3676 2076 on Line 332
Core Execution :

Clock Cycle 4097 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4098 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3324($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3324 0 on Line 343
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4099 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3324 0 on Line 343
Core Execution :

Clock Cycle 4100 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4101 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3300($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3300 $t2 on Line 347
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4102 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 3908
File Number 2 : Finished Instruction lw 3300 $t2 on Line 347
Core Execution :
File Number 2 : addi$t2,$t2,3984
File Number 2 : $t2 = 7892

Clock Cycle 4103 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4104 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3664($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3664 $t3 on Line 348
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4105 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3664 $t3 on Line 348
Core Execution :

Clock Cycle 4106 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4107 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4108 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2796($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2796 $t3 on Line 623
Row 259 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4109 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4110 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 4111 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4112 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4113 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4114 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4115 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4116 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4117 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265820 = 2076
Core Execution :

Clock Cycle 4118 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4119 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4120 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4121 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4122 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4123 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4124 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4125 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4126 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4127 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4128 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4129 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 2796 $t3 on Line 623
Core Execution :

Clock Cycle 4130 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t2,3516
File Number 1 : $t3 = 3517

Clock Cycle 4131 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t3,$t1,$t2
File Number 1 : $t3 = 1

Clock Cycle 4132 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,256($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 256 $t0 on Line 345
Row 2 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : sub$t2,$t3,$t0
File Number 1 : $t2 = 1

Clock Cycle 4133 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : addi$t4,$t1,1144
File Number 1 : $t4 = 1144

Clock Cycle 4134 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : mul$t0,$t0,$t2
File Number 1 : $t0 = 0

Clock Cycle 4135 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t3,$t3,$t3
File Number 1 : $t3 = 2

Clock Cycle 4136 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : sub$t0,$t4,$t1
File Number 1 : $t0 = 1144

Clock Cycle 4137 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : sub$t1,$t3,$t2
File Number 1 : $t1 = 1

Clock Cycle 4138 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : slt$t4,$t0,$t3
File Number 1 : $t4 = 0

Clock Cycle 4139 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : addi$t0,$t1,3196
File Number 1 : $t0 = 3197

Clock Cycle 4140 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3632($zero) on Line 634

Clock Cycle 4141 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3632($zero) of Core : 1
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 4142 -> 
MRM :
Completed addition of Instruction sw$t1,3632($zero) of Core 1
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2428($zero) on Line 635

Clock Cycle 4143 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2428($zero) of Core : 1
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 256 $t0 on Line 345
Core Execution :
File Number 2 : addi$t3,$t0,1976
File Number 2 : $t3 = 1976

Clock Cycle 4144 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t2,$t0
File Number 1 : $t2 = 3198

Clock Cycle 4145 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,960($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 960 0 on Line 349
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : mul$t1,$t2,$t0
File Number 1 : $t1 = 10224006

Clock Cycle 4146 -> 
MRM :
Completed addition of Instruction sw$t0,2428($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 960 0 on Line 349
Core Execution :
File Number 1 : mul$t1,$t2,$t4
File Number 1 : $t1 = 0
File Number 2 : DRAM Request(Write) Issued for sw$t0,840($zero) on Line 352

Clock Cycle 4147 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t3,$t2
File Number 1 : $t2 = 6396

Clock Cycle 4148 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4149 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4150 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4151 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4152 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4153 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4154 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4155 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4156 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3832($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3832 $t1 on Line 13
Row 256 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 4157 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,840($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 4158 -> 
MRM :
Completed addition of Instruction sw$t0,840($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,560($zero) on Line 640

Clock Cycle 4159 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,560($zero) of Core : 1
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 1 : add$t4,$t3,$t2
File Number 1 : $t4 = 6398

Clock Cycle 4160 -> 
MRM :
Completed addition of Instruction lw$t1,560($zero) of Core 1
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 1 : addi$t4,$t4,2344
File Number 1 : $t4 = 8742
File Number 2 : DRAM Request(Write) Issued for sw$t4,1692($zero) on Line 353

Clock Cycle 4161 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1692($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : addi$t4,$t2,2536
File Number 2 : $t4 = 10428

Clock Cycle 4162 -> 
MRM :
Completed addition of Instruction sw$t4,1692($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 4163 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 4164 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 4165 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 4166 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 4167 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 4168 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 4169 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 4170 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 4171 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 4172 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 4173 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 4174 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 4175 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 4176 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 4177 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3832 $t1 on Line 13
Core Execution :
File Number 4 : addi$t1,$t4,2888
File Number 4 : $t1 = 2888

Clock Cycle 4178 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t4,344
File Number 4 : $t4 = 344

Clock Cycle 4179 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3096($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3096 0 on Line 14
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : addi$t1,$t1,3820
File Number 4 : $t1 = 6708

Clock Cycle 4180 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3096 0 on Line 14
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,436($zero) on Line 18

Clock Cycle 4181 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t2,36
File Number 4 : $t4 = 4528

Clock Cycle 4182 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,84($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 84 1 on Line 622
Row 771 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 4 : addi$t2,$t4,52
File Number 4 : $t2 = 4580

Clock Cycle 4183 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,436($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4184 -> 
MRM :
Completed addition of Instruction sw$t3,436($zero) of Core 4
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2432($zero) on Line 21

Clock Cycle 4185 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2432($zero) of Core : 4
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4186 -> 
MRM :
Completed addition of Instruction lw$t1,2432($zero) of Core 4
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2412($zero) on Line 22

Clock Cycle 4187 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2412($zero) of Core : 4
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4188 -> 
MRM :
Completed addition of Instruction lw$t1,2412($zero) of Core 4
Removed instruction lw$t1,2432($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4189 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4190 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4191 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 4192 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4193 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4194 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4195 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4196 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4197 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4198 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4199 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4200 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4201 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4202 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4203 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 84 1 on Line 622
Core Execution :

Clock Cycle 4204 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4205 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,560($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 560 $t1 on Line 640
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4206 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 560 $t1 on Line 640
Core Execution :

Clock Cycle 4207 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t1,$t3
File Number 1 : $t2 = 2

Clock Cycle 4208 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t1,$t1
File Number 1 : $t3 = 0

Clock Cycle 4209 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,744($zero) on Line 645

Clock Cycle 4210 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t0,$t4
File Number 1 : $t4 = 1

Clock Cycle 4211 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t4,$t1
File Number 1 : $t3 = 1

Clock Cycle 4212 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2824($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2824 2076 on Line 330
Row 0 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t4,$t4,$t2
File Number 1 : $t4 = 2

Clock Cycle 4213 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,744($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4214 -> 
MRM :
Completed addition of Instruction sw$t3,744($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,720($zero) on Line 649

Clock Cycle 4215 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,720($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4216 -> 
MRM :
Completed addition of Instruction lw$t2,720($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,1652($zero) on Line 650

Clock Cycle 4217 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1652($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4218 -> 
MRM :
Completed addition of Instruction sw$t3,1652($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4219 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4220 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4221 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 84 = 1
Core Execution :

Clock Cycle 4222 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4223 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4224 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4225 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4226 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4227 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4228 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4229 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4230 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4231 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4232 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4233 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2824 2076 on Line 330
Core Execution :

Clock Cycle 4234 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4235 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2376($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2376 0 on Line 344
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4236 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2376 0 on Line 344
Core Execution :

Clock Cycle 4237 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4238 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2848($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2848 $t1 on Line 346
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4239 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 4412
File Number 2 : Finished Instruction lw 2848 $t1 on Line 346
Core Execution :
File Number 2 : addi$t2,$t1,3268
File Number 2 : $t2 = 7680

Clock Cycle 4240 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t2,1888
File Number 2 : $t2 = 9568

Clock Cycle 4241 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,744($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 744 0 on Line 645
Row 258 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t0,$t2,392
File Number 2 : $t0 = 9960

Clock Cycle 4242 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2824($zero) on Line 358

Clock Cycle 4243 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2824($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : addi$t0,$t3,1036
File Number 2 : $t0 = 3012

Clock Cycle 4244 -> 
MRM :
Completed addition of Instruction sw$t2,2824($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1048($zero) on Line 360

Clock Cycle 4245 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1048($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4246 -> 
MRM :
Completed addition of Instruction sw$t4,1048($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1876($zero) on Line 361

Clock Cycle 4247 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1876($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : addi$t2,$t0,2300
File Number 2 : $t2 = 5312

Clock Cycle 4248 -> 
MRM :
Completed addition of Instruction lw$t1,1876($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1648($zero) on Line 363

Clock Cycle 4249 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1648($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4250 -> 
MRM :
Completed addition of Instruction lw$t2,1648($zero) of Core 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 264968 = 2076
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1780($zero) on Line 364

Clock Cycle 4251 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1780($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4252 -> 
MRM :
Completed addition of Instruction sw$t3,1780($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,496($zero) on Line 365

Clock Cycle 4253 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,496($zero) of Core : 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4254 -> 
MRM :
Completed addition of Instruction lw$t0,496($zero) of Core 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,40($zero) on Line 366

Clock Cycle 4255 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,40($zero) of Core : 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4256 -> 
MRM :
Completed addition of Instruction sw$t4,40($zero) of Core 2
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4257 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4258 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4259 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4260 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4261 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4262 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 744 0 on Line 645
Core Execution :

Clock Cycle 4263 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4264 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,720($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 720 $t2 on Line 649
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4265 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 720 $t2 on Line 649
Core Execution :

Clock Cycle 4266 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t3,844
File Number 1 : $t2 = 845

Clock Cycle 4267 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t3,$t1
File Number 1 : $t4 = 0

Clock Cycle 4268 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1684($zero) on Line 653

Clock Cycle 4269 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4270 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,840($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 840 0 on Line 352
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4271 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1684($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4272 -> 
MRM :
Completed addition of Instruction lw$t1,1684($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 4273 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4274 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4275 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4276 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4277 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4278 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4279 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 4280 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4281 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4282 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4283 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4284 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4285 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4286 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4287 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4288 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4289 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4290 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4291 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 840 0 on Line 352
Core Execution :

Clock Cycle 4292 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4293 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,496($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 496 $t0 on Line 365
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4294 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 496 $t0 on Line 365
Core Execution :
File Number 2 : addi$t3,$t0,3256
File Number 2 : $t3 = 3256

Clock Cycle 4295 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2144($zero) on Line 368

Clock Cycle 4296 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,40($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 40 10428 on Line 366
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4297 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2144($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 40 10428 on Line 366
Core Execution :

Clock Cycle 4298 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4299 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1652($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1652 1 on Line 650
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4300 -> 
MRM :
Completed addition of Instruction lw$t4,2144($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2400($zero) on Line 369

Clock Cycle 4301 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2400($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : addi$t3,$t3,2632
File Number 2 : $t3 = 5888

Clock Cycle 4302 -> 
MRM :
Completed addition of Instruction lw$t0,2400($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2508($zero) on Line 371

Clock Cycle 4303 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2508($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4304 -> 
MRM :
Completed addition of Instruction sw$t3,2508($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4305 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4306 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4307 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4308 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262184 = 10428
Core Execution :

Clock Cycle 4309 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4310 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4311 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4312 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4313 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4314 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4315 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4316 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4317 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4318 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4319 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4320 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1652 1 on Line 650
Core Execution :

Clock Cycle 4321 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4322 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1684($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1684 $t1 on Line 653
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4323 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 1684 $t1 on Line 653
Core Execution :

Clock Cycle 4324 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t1,2676
File Number 1 : $t4 = 2676

Clock Cycle 4325 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t3,$t4
File Number 1 : $t2 = 1

Clock Cycle 4326 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1236($zero) on Line 656

Clock Cycle 4327 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t4,$t0
File Number 1 : $t3 = 1

Clock Cycle 4328 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2824($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2824 9568 on Line 358
Row 1 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t3,$t4,$t4
File Number 1 : $t3 = 7160976

Clock Cycle 4329 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1236($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : addi$t1,$t4,1924
File Number 1 : $t1 = 4600

Clock Cycle 4330 -> 
MRM :
Completed addition of Instruction sw$t1,1236($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : sub$t1,$t1,$t1
File Number 1 : $t1 = 0

Clock Cycle 4331 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : addi$t1,$t4,2080
File Number 1 : $t1 = 4756

Clock Cycle 4332 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : add$t4,$t2,$t2
File Number 1 : $t4 = 2

Clock Cycle 4333 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : add$t1,$t2,$t0
File Number 1 : $t1 = 3198

Clock Cycle 4334 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : sub$t0,$t3,$t0
File Number 1 : $t0 = 7157779

Clock Cycle 4335 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : slt$t3,$t2,$t4
File Number 1 : $t3 = 1

Clock Cycle 4336 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : sub$t2,$t2,$t2
File Number 1 : $t2 = 0

Clock Cycle 4337 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1652 = 1
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2792($zero) on Line 667

Clock Cycle 4338 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2792($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : addi$t4,$t0,3068
File Number 1 : $t4 = 7160847

Clock Cycle 4339 -> 
MRM :
Completed addition of Instruction sw$t0,2792($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : add$t3,$t3,$t3
File Number 1 : $t3 = 2

Clock Cycle 4340 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : mul$t3,$t3,$t2
File Number 1 : $t3 = 0

Clock Cycle 4341 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : addi$t2,$t1,444
File Number 1 : $t2 = 3642

Clock Cycle 4342 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : add$t3,$t1,$t3
File Number 1 : $t3 = 3198

Clock Cycle 4343 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : slt$t4,$t2,$t2
File Number 1 : $t4 = 0

Clock Cycle 4344 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : slt$t3,$t0,$t4
File Number 1 : $t3 = 0

Clock Cycle 4345 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : sub$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 4346 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 1 : slt$t2,$t3,$t2
File Number 1 : $t2 = 1

Clock Cycle 4347 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :
File Number 1 : slt$t1,$t3,$t2
File Number 1 : $t1 = 1

Clock Cycle 4348 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :
File Number 1 : add$t3,$t1,$t1
File Number 1 : $t3 = 2

Clock Cycle 4349 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2824 9568 on Line 358
Core Execution :
File Number 1 : addi$t3,$t3,212
File Number 1 : $t3 = 214

Clock Cycle 4350 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t3,$t0
File Number 1 : $t0 = 1531764706

Clock Cycle 4351 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2144($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2144 $t4 on Line 368
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1664($zero) on Line 681

Clock Cycle 4352 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1664($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2144 $t4 on Line 368
Core Execution :

Clock Cycle 4353 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4354 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2400($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2400 $t0 on Line 369
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4355 -> 
MRM :
Completed addition of Instruction lw$t1,1664($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2400 $t0 on Line 369
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3868($zero) on Line 372

Clock Cycle 4356 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4357 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2508 5888 on Line 371
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4358 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3868($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2508 5888 on Line 371
Core Execution :

Clock Cycle 4359 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4360 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4361 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4362 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4363 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1692($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1692 0 on Line 353
Row 258 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4364 -> 
MRM :
Completed addition of Instruction sw$t0,3868($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1568($zero) on Line 682

Clock Cycle 4365 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1568($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : slt$t0,$t4,$t3
File Number 1 : $t0 = 1

Clock Cycle 4366 -> 
MRM :
Completed addition of Instruction lw$t2,1568($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4367 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4368 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4369 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4370 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4371 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4372 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264652 = 5888
Memory at 264968 = 9568
Core Execution :

Clock Cycle 4373 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4374 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4375 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4376 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4377 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4378 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4379 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4380 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4381 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4382 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4383 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4384 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1692 0 on Line 353
Core Execution :

Clock Cycle 4385 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4386 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1048($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1048 10428 on Line 360
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4387 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1048 10428 on Line 360
Core Execution :

Clock Cycle 4388 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4389 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1876($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1876 $t1 on Line 361
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4390 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1876 $t1 on Line 361
Core Execution :
File Number 2 : addi$t1,$t4,288
File Number 2 : $t1 = 288

Clock Cycle 4391 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2256($zero) on Line 374

Clock Cycle 4392 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1648($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1648 $t2 on Line 363
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4393 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2256($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1648 $t2 on Line 363
Core Execution :

Clock Cycle 4394 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4395 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1780($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1780 1976 on Line 364
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4396 -> 
MRM :
Completed addition of Instruction lw$t2,2256($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1780 1976 on Line 364
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,316($zero) on Line 375

Clock Cycle 4397 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4398 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1236($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1236 0 on Line 656
Row 257 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4399 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,316($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4400 -> 
MRM :
Completed addition of Instruction lw$t2,316($zero) of Core 2
Removed instruction lw$t2,2256($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,584($zero) on Line 376

Clock Cycle 4401 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,584($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4402 -> 
MRM :
Completed addition of Instruction lw$t1,584($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1276($zero) on Line 377

Clock Cycle 4403 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1276($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4404 -> 
MRM :
Completed addition of Instruction lw$t1,1276($zero) of Core 2
Removed instruction lw$t1,584($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3448($zero) on Line 378

Clock Cycle 4405 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3448($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4406 -> 
MRM :
Completed addition of Instruction lw$t0,3448($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2952($zero) on Line 379

Clock Cycle 4407 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2952($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 263192 = 10428
Memory at 263924 = 1976
Core Execution :

Clock Cycle 4408 -> 
MRM :
Completed addition of Instruction lw$t1,2952($zero) of Core 2
Removed instruction lw$t1,1276($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2644($zero) on Line 380

Clock Cycle 4409 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2644($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4410 -> 
MRM :
Completed addition of Instruction sw$t4,2644($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,24($zero) on Line 381

Clock Cycle 4411 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,24($zero) of Core : 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4412 -> 
MRM :
Completed addition of Instruction lw$t1,24($zero) of Core 2
Removed instruction lw$t1,2952($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 15/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2892($zero) on Line 382

Clock Cycle 4413 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2892($zero) of Core : 2
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4414 -> 
MRM :
Completed addition of Instruction sw$t3,2892($zero) of Core 2
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4415 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4416 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4417 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4418 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4419 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1236 0 on Line 656
Core Execution :

Clock Cycle 4420 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4421 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1664($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1664 $t1 on Line 681
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4422 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 1664 $t1 on Line 681
Core Execution :

Clock Cycle 4423 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4424 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1568($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1568 $t2 on Line 682
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4425 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 1568 $t2 on Line 682
Core Execution :

Clock Cycle 4426 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t2,68
File Number 1 : $t2 = 68

Clock Cycle 4427 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t0,$t3
File Number 1 : $t4 = 215

Clock Cycle 4428 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1288($zero) on Line 686

Clock Cycle 4429 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,316($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 316 $t2 on Line 375
Row 1 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4430 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1288($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4431 -> 
MRM :
Completed addition of Instruction sw$t1,1288($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,96($zero) on Line 687

Clock Cycle 4432 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,96($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4433 -> 
MRM :
Completed addition of Instruction lw$t3,96($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1596($zero) on Line 688

Clock Cycle 4434 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1596($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : addi$t2,$t4,1992
File Number 1 : $t2 = 2207

Clock Cycle 4435 -> 
MRM :
Completed addition of Instruction sw$t0,1596($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1420($zero) on Line 690

Clock Cycle 4436 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1420($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4437 -> 
MRM :
Completed addition of Instruction lw$t2,1420($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,520($zero) on Line 691

Clock Cycle 4438 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,520($zero) of Core : 1
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 4439 -> 
MRM :
Completed addition of Instruction lw$t2,520($zero) of Core 1
Removed instruction lw$t2,1420($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4440 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4441 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4442 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4443 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4444 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4445 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4446 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4447 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4448 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4449 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4450 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 316 $t2 on Line 375
Core Execution :

Clock Cycle 4451 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4452 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,24($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 24 $t1 on Line 381
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4453 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 24 $t1 on Line 381
Core Execution :
File Number 2 : addi$t1,$t1,3888
File Number 2 : $t1 = 3888

Clock Cycle 4454 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1432($zero) on Line 384

Clock Cycle 4455 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,96($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 96 $t3 on Line 687
Row 256 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 4456 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1432($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 4457 -> 
MRM :
Completed addition of Instruction lw$t1,1432($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,796($zero) on Line 385

Clock Cycle 4458 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,796($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 4459 -> 
MRM :
Completed addition of Instruction sw$t3,796($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 4460 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 4461 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 4462 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 4463 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 4464 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 4465 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 4466 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t3 = 2912
File Number 1 : Finished Instruction lw 96 $t3 on Line 687
Core Execution :

Clock Cycle 4467 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4468 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,520($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 520 $t2 on Line 691
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4469 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 520 $t2 on Line 691
Core Execution :

Clock Cycle 4470 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t2,2752
File Number 1 : $t3 = 2752

Clock Cycle 4471 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t3,$t4
File Number 1 : $t1 = 2967

Clock Cycle 4472 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t1,$t2
File Number 1 : $t3 = 0

Clock Cycle 4473 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t4,$t3,$t2
File Number 1 : $t4 = 0

Clock Cycle 4474 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,264($zero) on Line 696

Clock Cycle 4475 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1432($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1432 $t1 on Line 384
Row 0 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : addi$t4,$t4,312
File Number 1 : $t4 = 312

Clock Cycle 4476 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,264($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : slt$t3,$t4,$t3
File Number 1 : $t3 = 0

Clock Cycle 4477 -> 
MRM :
Completed addition of Instruction sw$t2,264($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : slt$t0,$t2,$t3
File Number 1 : $t0 = 0

Clock Cycle 4478 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : addi$t0,$t3,2500
File Number 1 : $t0 = 2500

Clock Cycle 4479 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : slt$t1,$t2,$t3
File Number 1 : $t1 = 0

Clock Cycle 4480 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : slt$t2,$t4,$t0
File Number 1 : $t2 = 1

Clock Cycle 4481 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : add$t2,$t2,$t1
File Number 1 : $t2 = 1

Clock Cycle 4482 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : addi$t2,$t4,3152
File Number 1 : $t2 = 3464

Clock Cycle 4483 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : addi$t1,$t2,2784
File Number 1 : $t1 = 6248

Clock Cycle 4484 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : add$t2,$t4,$t4
File Number 1 : $t2 = 624

Clock Cycle 4485 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : slt$t0,$t3,$t4
File Number 1 : $t0 = 1

Clock Cycle 4486 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1432 $t1 on Line 384
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1560($zero) on Line 386

Clock Cycle 4487 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t3,$t0
File Number 1 : $t2 = 0

Clock Cycle 4488 -> 
MRM :
1/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t1,$t0
File Number 1 : $t2 = 0

Clock Cycle 4489 -> 
MRM :
2/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4490 -> 
MRM :
3/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4491 -> 
MRM :
4/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4492 -> 
MRM :
5/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4493 -> 
MRM :
6/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4494 -> 
MRM :
7/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4495 -> 
MRM :
8/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4496 -> 
MRM :
9/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4497 -> 
MRM :
10/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4498 -> 
MRM :
11/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4499 -> 
MRM :
12/13 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4500 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2412($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2412 $t1 on Line 22
Row 257 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 4501 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1560($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 4502 -> 
MRM :
Completed addition of Instruction sw$t1,1560($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3592($zero) on Line 710

Clock Cycle 4503 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3592($zero) of Core : 1
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 4504 -> 
MRM :
Completed addition of Instruction lw$t2,3592($zero) of Core 1
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3576($zero) on Line 387

Clock Cycle 4505 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3576($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 4506 -> 
MRM :
Completed addition of Instruction lw$t2,3576($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3204($zero) on Line 388

Clock Cycle 4507 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3204($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 4508 -> 
MRM :
Completed addition of Instruction sw$t4,3204($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1524($zero) on Line 389

Clock Cycle 4509 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1524($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 4510 -> 
MRM :
Completed addition of Instruction lw$t3,1524($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 4511 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2412 $t1 on Line 22
Core Execution :
File Number 4 : addi$t1,$t2,1328
File Number 4 : $t1 = 5908

Clock Cycle 4512 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,20($zero) on Line 24

Clock Cycle 4513 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t3,760
File Number 4 : $t1 = 2544

Clock Cycle 4514 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t0,1396
File Number 4 : $t2 = 5348

Clock Cycle 4515 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t0,3020
File Number 4 : $t3 = 6972

Clock Cycle 4516 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3632($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3632 1 on Line 634
Row 770 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 4517 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,20($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 4518 -> 
MRM :
Completed addition of Instruction sw$t0,20($zero) of Core 4
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2848($zero) on Line 28

Clock Cycle 4519 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2848($zero) of Core : 4
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 4520 -> 
MRM :
Completed addition of Instruction sw$t0,2848($zero) of Core 4
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1572($zero) on Line 29

Clock Cycle 4521 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1572($zero) of Core : 4
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 4522 -> 
MRM :
Completed addition of Instruction sw$t2,1572($zero) of Core 4
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3640($zero) on Line 30

Clock Cycle 4523 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3640($zero) of Core : 4
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 4524 -> 
MRM :
Completed addition of Instruction lw$t3,3640($zero) of Core 4
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1504($zero) on Line 31

Clock Cycle 4525 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1504($zero) of Core : 4
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 4526 -> 
MRM :
Completed addition of Instruction lw$t0,1504($zero) of Core 4
DRAM: 
File Number 1 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1224($zero) on Line 32

Clock Cycle 4527 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1224($zero) of Core : 4
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3632 1 on Line 634
Core Execution :

Clock Cycle 4528 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4529 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3592($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3592 $t2 on Line 710
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4530 -> 
MRM :
Completed addition of Instruction sw$t2,1224($zero) of Core 4
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3592 $t2 on Line 710
Core Execution :

Clock Cycle 4531 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t2,124
File Number 1 : $t2 = 124

Clock Cycle 4532 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t1,1200
File Number 1 : $t1 = 7448

Clock Cycle 4533 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t0,$t2,$t4
File Number 1 : $t0 = 436

Clock Cycle 4534 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t0,992
File Number 1 : $t2 = 1428

Clock Cycle 4535 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t4,$t1
File Number 1 : $t4 = 1

Clock Cycle 4536 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1560($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1560 0 on Line 386
Row 3 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t0,$t0,$t2
File Number 1 : $t0 = 622608

Clock Cycle 4537 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : addi$t3,$t3,372
File Number 1 : $t3 = 372

Clock Cycle 4538 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : slt$t0,$t3,$t0
File Number 1 : $t0 = 1

Clock Cycle 4539 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,0($zero) on Line 719

Clock Cycle 4540 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,0($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4541 -> 
MRM :
Completed addition of Instruction lw$t2,0($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4542 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4543 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4544 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4545 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3632 = 1
Core Execution :

Clock Cycle 4546 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4547 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4548 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4549 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4550 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4551 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4552 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4553 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4554 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4555 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4556 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4557 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1560 0 on Line 386
Core Execution :

Clock Cycle 4558 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4559 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1524($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1524 $t3 on Line 389
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4560 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1524 $t3 on Line 389
Core Execution :

Clock Cycle 4561 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4562 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,264($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 264 0 on Line 696
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4563 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4564 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 4565 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4566 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4567 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4568 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4569 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4570 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4571 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 4572 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4573 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4574 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4575 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4576 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4577 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4578 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4579 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4580 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4581 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4582 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4583 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 264 0 on Line 696
Core Execution :

Clock Cycle 4584 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4585 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,0($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 0 $t2 on Line 719
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4586 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 0 $t2 on Line 719
Core Execution :

Clock Cycle 4587 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t2,$t3
File Number 1 : $t2 = -372

Clock Cycle 4588 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3796($zero) on Line 721

Clock Cycle 4589 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t4,$t1
File Number 1 : $t4 = -7447

Clock Cycle 4590 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4591 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4592 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3868($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3868 0 on Line 372
Row 0 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4593 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3796($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4594 -> 
MRM :
Completed addition of Instruction sw$t3,3796($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,2068($zero) on Line 723

Clock Cycle 4595 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2068($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4596 -> 
MRM :
Completed addition of Instruction lw$t3,2068($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4597 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4598 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4599 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4600 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4601 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 4602 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4603 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4604 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4605 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4606 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4607 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4608 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4609 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4610 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4611 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4612 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4613 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3868 0 on Line 372
Core Execution :

Clock Cycle 4614 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4615 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3448($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3448 $t0 on Line 378
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4616 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3448 $t0 on Line 378
Core Execution :

Clock Cycle 4617 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4618 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3576($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3576 $t2 on Line 387
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4619 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 3576 $t2 on Line 387
Core Execution :
File Number 2 : addi$t3,$t2,1428
File Number 2 : $t3 = 1428

Clock Cycle 4620 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1844($zero) on Line 391

Clock Cycle 4621 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3204($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3204 0 on Line 388
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4622 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1844($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3204 0 on Line 388
Core Execution :

Clock Cycle 4623 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4624 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4625 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2428($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2428 3197 on Line 635
Row 259 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4626 -> 
MRM :
Completed addition of Instruction sw$t1,1844($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3752($zero) on Line 392

Clock Cycle 4627 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3752($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 4628 -> 
MRM :
Completed addition of Instruction sw$t1,3752($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2300($zero) on Line 393

Clock Cycle 4629 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2300($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4630 -> 
MRM :
Completed addition of Instruction lw$t3,2300($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,68($zero) on Line 394

Clock Cycle 4631 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,68($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4632 -> 
MRM :
Completed addition of Instruction lw$t1,68($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1076($zero) on Line 395

Clock Cycle 4633 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1076($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4634 -> 
MRM :
Completed addition of Instruction lw$t4,1076($zero) of Core 2
DRAM: 
File Number 1 : Completed 10/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1028($zero) on Line 396

Clock Cycle 4635 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1028($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4636 -> 
MRM :
Completed addition of Instruction sw$t2,1028($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4637 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4638 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4639 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4640 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4641 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4642 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4643 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4644 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4645 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4646 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2428 3197 on Line 635
Core Execution :

Clock Cycle 4647 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4648 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2792($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2792 7157779 on Line 667
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4649 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2792 7157779 on Line 667
Core Execution :

Clock Cycle 4650 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4651 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2068($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2068 $t3 on Line 723
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4652 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 2068 $t3 on Line 723
Core Execution :

Clock Cycle 4653 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t2,$t3
File Number 1 : $t2 = 1

Clock Cycle 4654 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t4
File Number 1 : $t2 = -7446

Clock Cycle 4655 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t0,$t0
File Number 1 : $t1 = 2

Clock Cycle 4656 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,796($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 796 5888 on Line 385
Row 2 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2152($zero) on Line 727

Clock Cycle 4657 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2152($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4658 -> 
MRM :
Completed addition of Instruction sw$t3,2152($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1628($zero) on Line 728

Clock Cycle 4659 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1628($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : add$t2,$t1,$t1
File Number 1 : $t2 = 4

Clock Cycle 4660 -> 
MRM :
Completed addition of Instruction lw$t0,1628($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4661 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4662 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4663 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4664 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4665 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2428 = 3197
Memory at 2792 = 7157779
Core Execution :

Clock Cycle 4666 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4667 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4668 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4669 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4670 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4671 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4672 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4673 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4674 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4675 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4676 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4677 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 796 5888 on Line 385
Core Execution :

Clock Cycle 4678 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4679 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,68($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 68 $t1 on Line 394
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4680 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 68 $t1 on Line 394
Core Execution :
File Number 2 : addi$t1,$t1,2384
File Number 2 : $t1 = 2384

Clock Cycle 4681 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3868($zero) on Line 398

Clock Cycle 4682 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1288($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1288 0 on Line 686
Row 256 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4683 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3868($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4684 -> 
MRM :
Completed addition of Instruction lw$t0,3868($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2124($zero) on Line 399

Clock Cycle 4685 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2124($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4686 -> 
MRM :
Completed addition of Instruction sw$t2,2124($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,492($zero) on Line 400

Clock Cycle 4687 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,492($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4688 -> 
MRM :
Completed addition of Instruction lw$t3,492($zero) of Core 2
Removed instruction lw$t3,2300($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4689 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4690 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4691 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262940 = 5888
Core Execution :

Clock Cycle 4692 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4693 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4694 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4695 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4696 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4697 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4698 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4699 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4700 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4701 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4702 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4703 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1288 0 on Line 686
Core Execution :

Clock Cycle 4704 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4705 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1596($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1596 1 on Line 688
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4706 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1596 1 on Line 688
Core Execution :

Clock Cycle 4707 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4708 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1628($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1628 $t0 on Line 728
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4709 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1628 $t0 on Line 728
Core Execution :

Clock Cycle 4710 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t3,$t0
File Number 1 : $t4 = 0

Clock Cycle 4711 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,3400($zero) on Line 731

Clock Cycle 4712 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4713 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4714 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1844($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1844 0 on Line 391
Row 1 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4715 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3400($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4716 -> 
MRM :
Completed addition of Instruction lw$t1,3400($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 4717 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 4718 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4719 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4720 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4721 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4722 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4723 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1596 = 1
Core Execution :

Clock Cycle 4724 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4725 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4726 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4727 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4728 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4729 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4730 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4731 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4732 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4733 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4734 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4735 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1844 0 on Line 391
Core Execution :

Clock Cycle 4736 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4737 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1076($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1076 $t4 on Line 395
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4738 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1076 $t4 on Line 395
Core Execution :
File Number 2 : addi$t2,$t4,1476
File Number 2 : $t2 = 1476

Clock Cycle 4739 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,80($zero) on Line 402

Clock Cycle 4740 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1028($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1028 0 on Line 396
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4741 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,80($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1028 0 on Line 396
Core Execution :

Clock Cycle 4742 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4743 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4744 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3796($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3796 372 on Line 721
Row 257 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4745 -> 
MRM :
Completed addition of Instruction lw$t0,80($zero) of Core 2
Removed instruction lw$t0,3868($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4746 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 4747 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4748 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 4749 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4750 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4751 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4752 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4753 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 4754 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4755 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4756 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4757 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4758 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4759 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4760 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4761 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4762 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4763 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4764 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4765 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 3796 372 on Line 721
Core Execution :

Clock Cycle 4766 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4767 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3400($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3400 $t1 on Line 731
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4768 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 3400 $t1 on Line 731
Core Execution :

Clock Cycle 4769 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t1,$t4
File Number 1 : $t2 = 0

Clock Cycle 4770 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3156($zero) on Line 733

Clock Cycle 4771 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,492($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 492 $t3 on Line 400
Row 3 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 4772 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3156($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 4773 -> 
MRM :
Completed addition of Instruction sw$t3,3156($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,928($zero) on Line 734

Clock Cycle 4774 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,928($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : mul$t3,$t4,$t4
File Number 1 : $t3 = 0

Clock Cycle 4775 -> 
MRM :
Completed addition of Instruction sw$t1,928($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : slt$t3,$t3,$t2
File Number 1 : $t3 = 0

Clock Cycle 4776 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : add$t4,$t2,$t3
File Number 1 : $t4 = 0

Clock Cycle 4777 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : sub$t0,$t3,$t2
File Number 1 : $t0 = 0

Clock Cycle 4778 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : sub$t3,$t1,$t0
File Number 1 : $t3 = 0

Clock Cycle 4779 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : addi$t2,$t2,2344
File Number 1 : $t2 = 2344

Clock Cycle 4780 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3796 = 372
Core Execution :
File Number 1 : mul$t2,$t4,$t3
File Number 1 : $t2 = 0

Clock Cycle 4781 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : mul$t0,$t1,$t4
File Number 1 : $t0 = 0

Clock Cycle 4782 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3596($zero) on Line 743

Clock Cycle 4783 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3596($zero) of Core : 1
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : mul$t2,$t4,$t4
File Number 1 : $t2 = 0

Clock Cycle 4784 -> 
MRM :
Completed addition of Instruction sw$t1,3596($zero) of Core 1
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : addi$t4,$t1,3968
File Number 1 : $t4 = 3968

Clock Cycle 4785 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,660($zero) on Line 746

Clock Cycle 4786 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,660($zero) of Core : 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4787 -> 
MRM :
Completed addition of Instruction lw$t4,660($zero) of Core 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,616($zero) on Line 747

Clock Cycle 4788 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,616($zero) of Core : 1
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : addi$t2,$t3,408
File Number 1 : $t2 = 408

Clock Cycle 4789 -> 
MRM :
Completed addition of Instruction sw$t0,616($zero) of Core 1
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4790 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4791 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4792 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 492 $t3 on Line 400
Core Execution :

Clock Cycle 4793 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4794 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,80($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 80 $t0 on Line 402
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4795 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 80 $t0 on Line 402
Core Execution :
File Number 2 : addi$t4,$t0,1352
File Number 2 : $t4 = 1352

Clock Cycle 4796 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3872($zero) on Line 404

Clock Cycle 4797 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,928($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 928 0 on Line 734
Row 256 need NOT be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : addi$t3,$t2,3060
File Number 2 : $t3 = 4536

Clock Cycle 4798 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3872($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 4799 -> 
MRM :
Completed addition of Instruction sw$t4,3872($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,576($zero) on Line 406

Clock Cycle 4800 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,576($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 4801 -> 
MRM :
Completed addition of Instruction lw$t1,576($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 4802 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 4803 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 4804 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 4805 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 4806 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 4807 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 4808 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 928 0 on Line 734
Core Execution :

Clock Cycle 4809 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4810 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,660($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 660 $t4 on Line 746
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4811 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 660 $t4 on Line 746
Core Execution :

Clock Cycle 4812 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t4,3244
File Number 1 : $t0 = 3244

Clock Cycle 4813 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,616($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 616 0 on Line 747
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : slt$t4,$t2,$t0
File Number 1 : $t4 = 1

Clock Cycle 4814 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 616 0 on Line 747
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,3628($zero) on Line 751

Clock Cycle 4815 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t1,$t3
File Number 1 : $t1 = 0

Clock Cycle 4816 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t4,$t0
File Number 1 : $t3 = 1

Clock Cycle 4817 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t3,$t4
File Number 1 : $t0 = 1

Clock Cycle 4818 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,576($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 576 $t1 on Line 406
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t2,$t2,$t1
File Number 1 : $t2 = 0

Clock Cycle 4819 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3628($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : addi$t3,$t4,3224
File Number 1 : $t3 = 3225

Clock Cycle 4820 -> 
MRM :
Completed addition of Instruction sw$t4,3628($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : add$t0,$t0,$t4
File Number 1 : $t0 = 2

Clock Cycle 4821 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3924($zero) on Line 758

Clock Cycle 4822 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3924($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 4823 -> 
MRM :
Completed addition of Instruction lw$t4,3924($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4824 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4825 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4826 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4827 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 4828 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4829 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4830 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4831 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4832 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4833 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4834 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4835 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4836 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4837 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4838 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4839 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 576 $t1 on Line 406
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,100($zero) on Line 407

Clock Cycle 4840 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4841 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4842 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3156($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3156 0 on Line 733
Row 256 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 4843 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,100($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 4844 -> 
MRM :
Completed addition of Instruction sw$t1,100($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1904($zero) on Line 408

Clock Cycle 4845 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1904($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 4846 -> 
MRM :
Completed addition of Instruction lw$t1,1904($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2848($zero) on Line 409

Clock Cycle 4847 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2848($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 4848 -> 
MRM :
Completed addition of Instruction lw$t3,2848($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,808($zero) on Line 410

Clock Cycle 4849 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,808($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 4850 -> 
MRM :
Completed addition of Instruction lw$t0,808($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1304($zero) on Line 411

Clock Cycle 4851 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1304($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 4852 -> 
MRM :
Completed addition of Instruction lw$t0,1304($zero) of Core 2
Removed instruction lw$t0,808($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 4853 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3156 0 on Line 733
Core Execution :

Clock Cycle 4854 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4855 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3596($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3596 0 on Line 743
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4856 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3596 0 on Line 743
Core Execution :

Clock Cycle 4857 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4858 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3628($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3628 1 on Line 751
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4859 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3628 1 on Line 751
Core Execution :

Clock Cycle 4860 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4861 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3924($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3924 $t4 on Line 758
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4862 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3924 $t4 on Line 758
Core Execution :

Clock Cycle 4863 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t3,$t3
File Number 1 : $t4 = 0

Clock Cycle 4864 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t0,$t1
File Number 1 : $t1 = 2

Clock Cycle 4865 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t4,$t4
File Number 1 : $t4 = 0

Clock Cycle 4866 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t4,2280
File Number 1 : $t0 = 2280

Clock Cycle 4867 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2644($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2644 0 on Line 380
Row 3 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t4,$t0,$t1
File Number 1 : $t4 = 2278

Clock Cycle 4868 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,3004($zero) on Line 764

Clock Cycle 4869 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3004($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : slt$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 4870 -> 
MRM :
Completed addition of Instruction sw$t3,3004($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : addi$t1,$t0,300
File Number 1 : $t1 = 2580

Clock Cycle 4871 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2128($zero) on Line 767

Clock Cycle 4872 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2128($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4873 -> 
MRM :
Completed addition of Instruction lw$t4,2128($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4874 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4875 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4876 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3628 = 1
Core Execution :

Clock Cycle 4877 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4878 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4879 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4880 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4881 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4882 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4883 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4884 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4885 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4886 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4887 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4888 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2644 0 on Line 380
Core Execution :

Clock Cycle 4889 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4890 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2892($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2892 5888 on Line 382
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4891 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2892 5888 on Line 382
Core Execution :

Clock Cycle 4892 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4893 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2124($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2124 0 on Line 399
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4894 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2124 0 on Line 399
Core Execution :

Clock Cycle 4895 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4896 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2848($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2848 $t3 on Line 409
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4897 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 4412
File Number 2 : Finished Instruction lw 2848 $t3 on Line 409
Core Execution :
File Number 2 : addi$t4,$t3,2844
File Number 2 : $t4 = 7256

Clock Cycle 4898 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1080($zero) on Line 413

Clock Cycle 4899 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2152($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2152 0 on Line 727
Row 258 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t3,$t2,3816
File Number 2 : $t3 = 5292

Clock Cycle 4900 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1080($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4901 -> 
MRM :
Completed addition of Instruction sw$t3,1080($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,444($zero) on Line 415

Clock Cycle 4902 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,444($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4903 -> 
MRM :
Completed addition of Instruction sw$t3,444($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3732($zero) on Line 416

Clock Cycle 4904 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3732($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4905 -> 
MRM :
Completed addition of Instruction sw$t3,3732($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 4906 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4907 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 4908 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265036 = 5888
Core Execution :

Clock Cycle 4909 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4910 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4911 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4912 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4913 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4914 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4915 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4916 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4917 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4918 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4919 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4920 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2152 0 on Line 727
Core Execution :

Clock Cycle 4921 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4922 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3004($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3004 3225 on Line 764
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4923 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 3004 3225 on Line 764
Core Execution :

Clock Cycle 4924 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4925 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2128($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2128 $t4 on Line 767
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 4926 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2128 $t4 on Line 767
Core Execution :

Clock Cycle 4927 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t4,$t0
File Number 1 : $t1 = 1

Clock Cycle 4928 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t3,3980
File Number 1 : $t4 = 7205

Clock Cycle 4929 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1904($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1904 $t1 on Line 408
Row 2 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t3,$t4,$t1
File Number 1 : $t3 = 7204

Clock Cycle 4930 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,1308($zero) on Line 771

Clock Cycle 4931 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1308($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : addi$t4,$t0,608
File Number 1 : $t4 = 2888

Clock Cycle 4932 -> 
MRM :
Completed addition of Instruction lw$t1,1308($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,640($zero) on Line 773

Clock Cycle 4933 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,640($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : mul$t3,$t3,$t0
File Number 1 : $t3 = 16425120

Clock Cycle 4934 -> 
MRM :
Completed addition of Instruction sw$t3,640($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 4935 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 4936 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 4937 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 4938 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3004 = 3225
Core Execution :

Clock Cycle 4939 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 4940 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 4941 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 4942 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 4943 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 4944 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 4945 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 4946 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 4947 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 4948 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 4949 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 4950 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1904 $t1 on Line 408
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,944($zero) on Line 417

Clock Cycle 4951 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4952 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1304($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1304 $t0 on Line 411
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4953 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,944($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1304 $t0 on Line 411
Core Execution :
File Number 2 : addi$t0,$t3,748
File Number 2 : $t0 = 6040

Clock Cycle 4954 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4955 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1080($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1080 4412 on Line 413
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4956 -> 
MRM :
Completed addition of Instruction sw$t1,944($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1080 4412 on Line 413
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,316($zero) on Line 419

Clock Cycle 4957 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t0,2788
File Number 2 : $t4 = 8828

Clock Cycle 4958 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 4959 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1308($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1308 $t1 on Line 771
Row 257 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 4960 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,316($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 4961 -> 
MRM :
Completed addition of Instruction sw$t0,316($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1484($zero) on Line 421

Clock Cycle 4962 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1484($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 4963 -> 
MRM :
Completed addition of Instruction sw$t4,1484($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,992($zero) on Line 422

Clock Cycle 4964 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,992($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 4965 -> 
MRM :
Completed addition of Instruction lw$t0,992($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3672($zero) on Line 423

Clock Cycle 4966 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3672($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 4967 -> 
MRM :
Completed addition of Instruction lw$t3,3672($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3708($zero) on Line 424

Clock Cycle 4968 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3708($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 263224 = 4412
Core Execution :

Clock Cycle 4969 -> 
MRM :
Completed addition of Instruction lw$t0,3708($zero) of Core 2
Removed instruction lw$t0,992($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 4970 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 4971 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 4972 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 4973 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 4974 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 4975 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 4976 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 4977 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 4978 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 4979 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 4980 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 1308 $t1 on Line 771
Core Execution :

Clock Cycle 4981 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t1,$t1
File Number 1 : $t2 = 0

Clock Cycle 4982 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t4,$t3
File Number 1 : $t1 = 16428008

Clock Cycle 4983 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t1,2364
File Number 1 : $t4 = 16430372

Clock Cycle 4984 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t3,$t1
File Number 1 : $t4 = 32853128

Clock Cycle 4985 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3752($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3752 0 on Line 392
Row 1 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : mul$t0,$t1,$t4
File Number 1 : $t0 = 1564226368

Clock Cycle 4986 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : mul$t1,$t1,$t4
File Number 1 : $t1 = 1564226368

Clock Cycle 4987 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : slt$t1,$t0,$t3
File Number 1 : $t1 = 0

Clock Cycle 4988 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t0,$t1,$t3
File Number 1 : $t0 = 16425120

Clock Cycle 4989 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,3148($zero) on Line 783

Clock Cycle 4990 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3148($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 4991 -> 
MRM :
Completed addition of Instruction lw$t0,3148($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 4992 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 4993 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 4994 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 4995 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 4996 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3752 0 on Line 392
Core Execution :

Clock Cycle 4997 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 4998 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3872($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3872 1352 on Line 404
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 4999 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3872 1352 on Line 404
Core Execution :

Clock Cycle 5000 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5001 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3732($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3732 5292 on Line 416
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5002 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3732 5292 on Line 416
Core Execution :

Clock Cycle 5003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5004 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3672($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3672 $t3 on Line 423
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5005 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3672 $t3 on Line 423
Core Execution :

Clock Cycle 5006 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5007 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3708($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3708 $t0 on Line 424
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5008 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3708 $t0 on Line 424
Core Execution :
File Number 2 : addi$t0,$t1,1940
File Number 2 : $t0 = 1940

Clock Cycle 5009 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t4,2392
File Number 2 : $t4 = 11220

Clock Cycle 5010 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1356($zero) on Line 427

Clock Cycle 5011 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3148($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3148 $t0 on Line 783
Row 259 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5012 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1356($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5013 -> 
MRM :
Completed addition of Instruction lw$t1,1356($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,392($zero) on Line 428

Clock Cycle 5014 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,392($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5015 -> 
MRM :
Completed addition of Instruction sw$t4,392($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,728($zero) on Line 429

Clock Cycle 5016 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,728($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5017 -> 
MRM :
Completed addition of Instruction lw$t3,728($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3984($zero) on Line 430

Clock Cycle 5018 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3984($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5019 -> 
MRM :
Completed addition of Instruction sw$t2,3984($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5020 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265876 = 5292
Memory at 266016 = 1352
Core Execution :

Clock Cycle 5021 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5022 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5023 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5024 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5025 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5026 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5027 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5028 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5029 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5030 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5031 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5032 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 3148 $t0 on Line 783
Core Execution :

Clock Cycle 5033 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,4000($zero) on Line 784

Clock Cycle 5034 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5035 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5036 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1484($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1484 8828 on Line 421
Row 3 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 5037 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,4000($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 5038 -> 
MRM :
Completed addition of Instruction sw$t0,4000($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,2404($zero) on Line 785

Clock Cycle 5039 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2404($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 5040 -> 
MRM :
Completed addition of Instruction lw$t2,2404($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,900($zero) on Line 786

Clock Cycle 5041 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,900($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : mul$t0,$t1,$t0
File Number 1 : $t0 = 0

Clock Cycle 5042 -> 
MRM :
Completed addition of Instruction lw$t3,900($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 5043 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 5044 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 5045 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 5046 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5047 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1484 8828 on Line 421
Core Execution :

Clock Cycle 5048 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5049 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1356 $t1 on Line 427
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5050 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 6936
File Number 2 : Finished Instruction lw 1356 $t1 on Line 427
Core Execution :
File Number 2 : addi$t1,$t2,2124
File Number 2 : $t1 = 3600

Clock Cycle 5051 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t1,3716
File Number 2 : $t2 = 7316

Clock Cycle 5052 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,640($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 640 7204 on Line 773
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3740($zero) on Line 433

Clock Cycle 5053 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3740($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5054 -> 
MRM :
Completed addition of Instruction lw$t4,3740($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 5055 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5056 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5057 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5058 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5059 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5060 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5061 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263628 = 8828
Core Execution :

Clock Cycle 5062 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5063 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5064 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5065 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5066 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5067 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5068 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5069 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5070 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5071 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5072 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5073 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 640 7204 on Line 773
Core Execution :

Clock Cycle 5074 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5075 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,900($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 900 $t3 on Line 786
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5076 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 900 $t3 on Line 786
Core Execution :

Clock Cycle 5077 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t3,2804
File Number 1 : $t0 = 2804

Clock Cycle 5078 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5079 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5080 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,100($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 100 0 on Line 407
Row 0 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 5081 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5082 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 5083 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 5084 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 5085 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 5086 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5087 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5088 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5089 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 640 = 7204
Core Execution :

Clock Cycle 5090 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5091 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5092 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5093 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5094 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5095 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5096 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5097 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5098 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5099 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5100 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5101 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 100 0 on Line 407
Core Execution :

Clock Cycle 5102 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5103 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,444($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 444 5292 on Line 415
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5104 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 444 5292 on Line 415
Core Execution :

Clock Cycle 5105 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5106 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,944($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 944 0 on Line 417
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5107 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 944 0 on Line 417
Core Execution :

Clock Cycle 5108 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5109 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,316($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 316 6040 on Line 419
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5110 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 316 6040 on Line 419
Core Execution :

Clock Cycle 5111 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5112 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,392($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 392 11220 on Line 428
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5113 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 392 11220 on Line 428
Core Execution :

Clock Cycle 5114 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5115 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,728($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 728 $t3 on Line 429
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5116 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 728 $t3 on Line 429
Core Execution :
File Number 2 : addi$t1,$t3,1492
File Number 2 : $t1 = 1492

Clock Cycle 5117 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2620($zero) on Line 435

Clock Cycle 5118 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2404($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2404 $t2 on Line 785
Row 256 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t2,$t2,904
File Number 2 : $t2 = 8220

Clock Cycle 5119 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2620($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5120 -> 
MRM :
Completed addition of Instruction lw$t0,2620($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3028($zero) on Line 437

Clock Cycle 5121 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3028($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5122 -> 
MRM :
Completed addition of Instruction lw$t2,3028($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5123 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5124 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5125 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5126 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5127 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262460 = 6040
Memory at 262536 = 11220
Memory at 262588 = 5292
Core Execution :

Clock Cycle 5128 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5129 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5130 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5131 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5132 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5133 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5134 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5135 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5136 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5137 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5138 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5139 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 2404 $t2 on Line 785
Core Execution :

Clock Cycle 5140 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t3,$t1,$t2
File Number 1 : $t3 = 0

Clock Cycle 5141 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t2,$t0
File Number 1 : $t3 = -2804

Clock Cycle 5142 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2620($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2620 $t0 on Line 435
Row 2 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : addi$t3,$t1,2608
File Number 1 : $t3 = 2608

Clock Cycle 5143 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,2612($zero) on Line 792

Clock Cycle 5144 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2612($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : addi$t1,$t0,504
File Number 1 : $t1 = 3308

Clock Cycle 5145 -> 
MRM :
Completed addition of Instruction sw$t1,2612($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2392($zero) on Line 794

Clock Cycle 5146 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2392($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : add$t2,$t4,$t1
File Number 1 : $t2 = 32856436

Clock Cycle 5147 -> 
MRM :
Completed addition of Instruction sw$t3,2392($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : mul$t0,$t2,$t1
File Number 1 : $t0 = 1314907888

Clock Cycle 5148 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : addi$t4,$t4,3420
File Number 1 : $t4 = 32856548

Clock Cycle 5149 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : sub$t1,$t4,$t1
File Number 1 : $t1 = 32853240

Clock Cycle 5150 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : sub$t1,$t1,$t2
File Number 1 : $t1 = -3196

Clock Cycle 5151 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : addi$t2,$t3,124
File Number 1 : $t2 = 2732

Clock Cycle 5152 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : sub$t1,$t1,$t2
File Number 1 : $t1 = -5928

Clock Cycle 5153 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2620 $t0 on Line 435
Core Execution :

Clock Cycle 5154 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2984($zero) on Line 802

Clock Cycle 5155 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3028($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3028 $t2 on Line 437
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : slt$t3,$t2,$t2
File Number 1 : $t3 = 0

Clock Cycle 5156 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2984($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 3028 $t2 on Line 437
Core Execution :
File Number 2 : addi$t0,$t2,136
File Number 2 : $t0 = 136

Clock Cycle 5157 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5158 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5159 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5160 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5161 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5162 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5163 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5164 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5165 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5166 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5167 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5168 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3640($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3640 $t3 on Line 30
Row 258 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 5169 -> 
MRM :
Completed addition of Instruction lw$t4,2984($zero) of Core 1
DRAM: 
File Number 4 : Completed 2/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3120($zero) on Line 439

Clock Cycle 5170 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3120($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 5171 -> 
MRM :
Completed addition of Instruction sw$t1,3120($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1240($zero) on Line 440

Clock Cycle 5172 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1240($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 5173 -> 
MRM :
Completed addition of Instruction lw$t0,1240($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 5174 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 5175 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 5176 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 5177 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 5178 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 5179 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3640 $t3 on Line 30
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2372($zero) on Line 33

Clock Cycle 5180 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t3,2408
File Number 4 : $t3 = 2408

Clock Cycle 5181 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2612($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2612 0 on Line 792
Row 771 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 5182 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2372($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 5183 -> 
MRM :
Completed addition of Instruction sw$t3,2372($zero) of Core 4
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1536($zero) on Line 35

Clock Cycle 5184 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1536($zero) of Core : 4
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 5185 -> 
MRM :
Completed addition of Instruction lw$t2,1536($zero) of Core 4
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,704($zero) on Line 36

Clock Cycle 5186 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,704($zero) of Core : 4
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 5187 -> 
MRM :
Completed addition of Instruction lw$t0,704($zero) of Core 4
Removed instruction lw$t0,1504($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 5188 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 5189 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 5190 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 5191 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 5192 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 2612 0 on Line 792
Core Execution :

Clock Cycle 5193 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5194 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2392($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2392 2608 on Line 794
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5195 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2392 2608 on Line 794
Core Execution :

Clock Cycle 5196 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5197 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2984($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2984 $t4 on Line 802
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5198 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 238244096
File Number 1 : Finished Instruction lw 2984 $t4 on Line 802
Core Execution :

Clock Cycle 5199 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t0,$t3
File Number 1 : $t4 = 0

Clock Cycle 5200 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,692($zero) on Line 805

Clock Cycle 5201 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t2,$t1
File Number 1 : $t2 = -16195296

Clock Cycle 5202 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3984 1476 on Line 430
Row 2 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : mul$t1,$t4,$t1
File Number 1 : $t1 = 0

Clock Cycle 5203 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,692($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5204 -> 
MRM :
Completed addition of Instruction lw$t3,692($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 5205 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 5206 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 5207 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 5208 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5209 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5210 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5211 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2392 = 2608
Core Execution :

Clock Cycle 5212 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5213 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5214 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5215 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5216 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5217 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5218 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5219 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5220 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5221 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5222 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5223 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3984 1476 on Line 430
Core Execution :

Clock Cycle 5224 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5225 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3740($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3740 $t4 on Line 433
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5226 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3740 $t4 on Line 433
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,288($zero) on Line 441

Clock Cycle 5227 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5228 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3120 1492 on Line 439
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5229 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,288($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3120 1492 on Line 439
Core Execution :

Clock Cycle 5230 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5231 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,692($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 692 $t3 on Line 805
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5232 -> 
MRM :
Completed addition of Instruction sw$t4,288($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3304($zero) on Line 442

Clock Cycle 5233 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3304($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 5234 -> 
MRM :
Completed addition of Instruction sw$t1,3304($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,732($zero) on Line 443

Clock Cycle 5235 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,732($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : addi$t1,$t1,3992
File Number 2 : $t1 = 5484

Clock Cycle 5236 -> 
MRM :
Completed addition of Instruction lw$t3,732($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5237 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5238 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5239 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5240 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265264 = 1492
Memory at 266128 = 1476
Core Execution :

Clock Cycle 5241 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5242 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5243 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5244 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5245 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5246 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5247 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5248 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5249 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5250 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5251 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5252 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 692 $t3 on Line 805
Core Execution :

Clock Cycle 5253 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t4,$t3
File Number 1 : $t2 = 0

Clock Cycle 5254 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t2,1540
File Number 1 : $t1 = 1540

Clock Cycle 5255 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,288($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 288 0 on Line 441
Row 0 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,1444($zero) on Line 810

Clock Cycle 5256 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1444($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : mul$t1,$t0,$t1
File Number 1 : $t1 = 2028551104

Clock Cycle 5257 -> 
MRM :
Completed addition of Instruction sw$t2,1444($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : add$t4,$t4,$t0
File Number 1 : $t4 = 1314907888

Clock Cycle 5258 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : add$t3,$t1,$t2
File Number 1 : $t3 = 2028551104

Clock Cycle 5259 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : mul$t1,$t0,$t1
File Number 1 : $t1 = -1835629568

Clock Cycle 5260 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : sub$t1,$t3,$t2
File Number 1 : $t1 = 2028551104

Clock Cycle 5261 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : sub$t1,$t4,$t2
File Number 1 : $t1 = 1314907888

Clock Cycle 5262 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : sub$t2,$t4,$t0
File Number 1 : $t2 = 0

Clock Cycle 5263 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : slt$t1,$t3,$t4
File Number 1 : $t1 = 0

Clock Cycle 5264 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : mul$t2,$t4,$t0
File Number 1 : $t2 = 1987322112

Clock Cycle 5265 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : add$t3,$t2,$t4
File Number 1 : $t3 = -992737296

Clock Cycle 5266 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 288 0 on Line 441
Core Execution :
File Number 1 : sub$t4,$t1,$t0
File Number 1 : $t4 = -1314907888

Clock Cycle 5267 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,1428($zero) on Line 822

Clock Cycle 5268 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,732($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 732 $t3 on Line 443
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5269 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1428($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 3796
File Number 2 : Finished Instruction lw 732 $t3 on Line 443
Core Execution :

Clock Cycle 5270 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5271 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5272 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5273 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5274 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5275 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5276 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5277 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5278 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5279 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5280 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1572($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1572 5348 on Line 29
Row 256 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 5281 -> 
MRM :
Completed addition of Instruction lw$t3,1428($zero) of Core 1
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2676($zero) on Line 445

Clock Cycle 5282 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2676($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : addi$t2,$t2,1032
File Number 2 : $t2 = 1032

Clock Cycle 5283 -> 
MRM :
Completed addition of Instruction sw$t3,2676($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3648($zero) on Line 447

Clock Cycle 5284 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3648($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 5285 -> 
MRM :
Completed addition of Instruction lw$t3,3648($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2588($zero) on Line 448

Clock Cycle 5286 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2588($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 5287 -> 
MRM :
Completed addition of Instruction sw$t2,2588($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3320($zero) on Line 449

Clock Cycle 5288 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3320($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 5289 -> 
MRM :
Completed addition of Instruction lw$t0,3320($zero) of Core 2
Removed instruction lw$t0,1240($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 10/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1092($zero) on Line 450

Clock Cycle 5290 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1092($zero) of Core : 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 5291 -> 
MRM :
Completed addition of Instruction sw$t2,1092($zero) of Core 2
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,704($zero) on Line 451

Clock Cycle 5292 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,704($zero) of Core : 2
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 5293 -> 
MRM :
Completed addition of Instruction sw$t1,704($zero) of Core 2
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2820($zero) on Line 452

Clock Cycle 5294 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2820($zero) of Core : 2
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 5295 -> 
MRM :
Completed addition of Instruction lw$t3,2820($zero) of Core 2
Removed instruction lw$t3,3648($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 5296 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 5297 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 5298 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 5299 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 5300 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 5301 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1572 5348 on Line 29
Core Execution :

Clock Cycle 5302 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5303 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1224($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1224 5348 on Line 32
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 5304 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1224 5348 on Line 32
Core Execution :

Clock Cycle 5305 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5306 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1536($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1536 $t2 on Line 35
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 5307 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1536 $t2 on Line 35
Core Execution :
File Number 4 : addi$t2,$t3,1712
File Number 4 : $t2 = 4120

Clock Cycle 5308 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3540($zero) on Line 38

Clock Cycle 5309 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1444($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1444 0 on Line 810
Row 769 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 4 : addi$t3,$t4,3200
File Number 4 : $t3 = 7728

Clock Cycle 5310 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3540($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 4 : addi$t1,$t3,488
File Number 4 : $t1 = 8216

Clock Cycle 5311 -> 
MRM :
Completed addition of Instruction lw$t0,3540($zero) of Core 4
Removed instruction lw$t0,704($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 4 : addi$t2,$t2,2952
File Number 4 : $t2 = 7072

Clock Cycle 5312 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1276($zero) on Line 42

Clock Cycle 5313 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1276($zero) of Core : 4
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5314 -> 
MRM :
Completed addition of Instruction sw$t1,1276($zero) of Core 4
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1136($zero) on Line 43

Clock Cycle 5315 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1136($zero) of Core : 4
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 4 : addi$t3,$t1,3256
File Number 4 : $t3 = 11472

Clock Cycle 5316 -> 
MRM :
Completed addition of Instruction sw$t4,1136($zero) of Core 4
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 4 : addi$t1,$t2,1808
File Number 4 : $t1 = 8880

Clock Cycle 5317 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1392($zero) on Line 46

Clock Cycle 5318 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1392($zero) of Core : 4
DRAM: 
File Number 1 : Completed 10/22
Memory at 787656 = 5348
Memory at 788004 = 5348
Core Execution :

Clock Cycle 5319 -> 
MRM :
Completed addition of Instruction lw$t1,1392($zero) of Core 4
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,216($zero) on Line 47

Clock Cycle 5320 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,216($zero) of Core : 4
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5321 -> 
MRM :
Completed addition of Instruction lw$t2,216($zero) of Core 4
DRAM: 
File Number 1 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3556($zero) on Line 48

Clock Cycle 5322 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3556($zero) of Core : 4
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5323 -> 
MRM :
Completed addition of Instruction sw$t3,3556($zero) of Core 4
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5324 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5325 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5326 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5327 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5328 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5329 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5330 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1444 0 on Line 810
Core Execution :

Clock Cycle 5331 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5332 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1428($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1428 $t3 on Line 822
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5333 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 1428 $t3 on Line 822
Core Execution :

Clock Cycle 5334 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t3,$t4,$t3
File Number 1 : $t3 = -1314907888

Clock Cycle 5335 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t4,$t2
File Number 1 : $t3 = 992737296

Clock Cycle 5336 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t4,$t3
File Number 1 : $t2 = 402198784

Clock Cycle 5337 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1020($zero) on Line 826

Clock Cycle 5338 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t2,3056
File Number 1 : $t2 = 402201840

Clock Cycle 5339 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3304($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3304 1492 on Line 442
Row 1 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 5340 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1020($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5341 -> 
MRM :
Completed addition of Instruction lw$t0,1020($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 5342 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 5343 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 5344 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 5345 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5346 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5347 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5348 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 5349 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5350 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5351 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5352 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5353 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5354 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5355 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5356 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5357 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5358 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5359 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5360 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3304 1492 on Line 442
Core Execution :

Clock Cycle 5361 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5362 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3320($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3320 $t0 on Line 449
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5363 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3320 $t0 on Line 449
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2020($zero) on Line 453

Clock Cycle 5364 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5365 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1020($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1020 $t0 on Line 826
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5366 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2020($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5367 -> 
MRM :
Completed addition of Instruction sw$t0,2020($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,744($zero) on Line 454

Clock Cycle 5368 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,744($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5369 -> 
MRM :
Completed addition of Instruction lw$t3,744($zero) of Core 2
Removed instruction lw$t3,2820($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5370 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5371 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5372 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5373 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5374 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265448 = 1492
Core Execution :

Clock Cycle 5375 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5376 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5377 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5378 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5379 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5380 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5381 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5382 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5383 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5384 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5385 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5386 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1020 $t0 on Line 826
Core Execution :

Clock Cycle 5387 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t0,$t0,$t0
File Number 1 : $t0 = 0

Clock Cycle 5388 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t0,$t3,$t1
File Number 1 : $t0 = 992737296

Clock Cycle 5389 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,704($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 704 5484 on Line 451
Row 0 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3704($zero) on Line 830

Clock Cycle 5390 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3704($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : add$t4,$t4,$t4
File Number 1 : $t4 = 1665151520

Clock Cycle 5391 -> 
MRM :
Completed addition of Instruction lw$t2,3704($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 5392 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 5393 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 5394 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 5395 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 5396 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 5397 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 5398 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 5399 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5400 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 704 5484 on Line 451
Core Execution :

Clock Cycle 5401 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5402 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,744($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 744 $t3 on Line 454
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5403 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 744 $t3 on Line 454
Core Execution :
File Number 2 : addi$t3,$t4,3784
File Number 2 : $t3 = 3784

Clock Cycle 5404 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t2,3688
File Number 2 : $t1 = 4720

Clock Cycle 5405 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,4000($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 4000 0 on Line 784
Row 256 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1624($zero) on Line 457

Clock Cycle 5406 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1624($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5407 -> 
MRM :
Completed addition of Instruction lw$t3,1624($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2128($zero) on Line 458

Clock Cycle 5408 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2128($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5409 -> 
MRM :
Completed addition of Instruction lw$t2,2128($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3716($zero) on Line 459

Clock Cycle 5410 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3716($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5411 -> 
MRM :
Completed addition of Instruction lw$t2,3716($zero) of Core 2
Removed instruction lw$t2,2128($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5412 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5413 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5414 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262848 = 5484
Core Execution :

Clock Cycle 5415 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5416 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5417 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5418 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5419 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5420 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5421 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5422 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5423 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5424 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5425 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5426 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 4000 0 on Line 784
Core Execution :

Clock Cycle 5427 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5428 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3704($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3704 $t2 on Line 830
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5429 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3704 $t2 on Line 830
Core Execution :

Clock Cycle 5430 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t4,$t1
File Number 1 : $t2 = 0

Clock Cycle 5431 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1092($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1092 1032 on Line 450
Row 3 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,688($zero) on Line 833

Clock Cycle 5432 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,688($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : slt$t1,$t0,$t3
File Number 1 : $t1 = 0

Clock Cycle 5433 -> 
MRM :
Completed addition of Instruction sw$t4,688($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,2344($zero) on Line 835

Clock Cycle 5434 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2344($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : sub$t4,$t1,$t0
File Number 1 : $t4 = -992737296

Clock Cycle 5435 -> 
MRM :
Completed addition of Instruction sw$t3,2344($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : slt$t2,$t4,$t1
File Number 1 : $t2 = 1

Clock Cycle 5436 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : slt$t3,$t0,$t3
File Number 1 : $t3 = 0

Clock Cycle 5437 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : sub$t1,$t3,$t2
File Number 1 : $t1 = -1

Clock Cycle 5438 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : sub$t1,$t0,$t4
File Number 1 : $t1 = 1985474592

Clock Cycle 5439 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : sub$t2,$t0,$t0
File Number 1 : $t2 = 0

Clock Cycle 5440 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :
File Number 1 : mul$t2,$t2,$t2
File Number 1 : $t2 = 0

Clock Cycle 5441 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : addi$t2,$t1,3916
File Number 1 : $t2 = 1985478508

Clock Cycle 5442 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : sub$t0,$t2,$t2
File Number 1 : $t0 = 0

Clock Cycle 5443 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : sub$t3,$t2,$t0
File Number 1 : $t3 = 1985478508

Clock Cycle 5444 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,904($zero) on Line 846

Clock Cycle 5445 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,904($zero) of Core : 1
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5446 -> 
MRM :
Completed addition of Instruction sw$t3,904($zero) of Core 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1584($zero) on Line 847

Clock Cycle 5447 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1584($zero) of Core : 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5448 -> 
MRM :
Completed addition of Instruction lw$t0,1584($zero) of Core 1
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,480($zero) on Line 848

Clock Cycle 5449 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,480($zero) of Core : 1
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 1 : slt$t3,$t1,$t2
File Number 1 : $t3 = 1

Clock Cycle 5450 -> 
MRM :
Completed addition of Instruction sw$t2,480($zero) of Core 1
DRAM: 
File Number 2 : Completed 20/22
Core Execution :
File Number 1 : add$t1,$t4,$t2
File Number 1 : $t1 = 992741212

Clock Cycle 5451 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :
File Number 1 : add$t3,$t1,$t2
File Number 1 : $t3 = -1316747576

Clock Cycle 5452 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1092 1032 on Line 450
Core Execution :
File Number 1 : mul$t2,$t1,$t2
File Number 1 : $t2 = -1171538224

Clock Cycle 5453 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,192($zero) on Line 853

Clock Cycle 5454 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2020($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2020 0 on Line 453
File Number 2 : Completed 1/2
Core Execution :
File Number 1 : slt$t1,$t1,$t2
File Number 1 : $t1 = 0

Clock Cycle 5455 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,192($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2020 0 on Line 453
Core Execution :

Clock Cycle 5456 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5457 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1624($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1624 $t3 on Line 457
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5458 -> 
MRM :
Completed addition of Instruction lw$t4,192($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1624 $t3 on Line 457
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3432($zero) on Line 460

Clock Cycle 5459 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5460 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5461 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1584($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1584 $t0 on Line 847
Row 257 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5462 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3432($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5463 -> 
MRM :
Completed addition of Instruction sw$t3,3432($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3216($zero) on Line 461

Clock Cycle 5464 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3216($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5465 -> 
MRM :
Completed addition of Instruction sw$t4,3216($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,812($zero) on Line 462

Clock Cycle 5466 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,812($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5467 -> 
MRM :
Completed addition of Instruction sw$t1,812($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1360($zero) on Line 463

Clock Cycle 5468 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1360($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5469 -> 
MRM :
Completed addition of Instruction lw$t3,1360($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2296($zero) on Line 464

Clock Cycle 5470 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2296($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 263236 = 1032
Core Execution :

Clock Cycle 5471 -> 
MRM :
Completed addition of Instruction lw$t4,2296($zero) of Core 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1912($zero) on Line 465

Clock Cycle 5472 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1912($zero) of Core : 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5473 -> 
MRM :
Completed addition of Instruction sw$t1,1912($zero) of Core 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5474 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5475 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5476 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5477 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5478 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5479 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5480 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5481 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5482 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1584 $t0 on Line 847
Core Execution :

Clock Cycle 5483 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5484 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5485 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5486 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5487 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5488 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5489 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3716($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3716 $t2 on Line 459
Row 1 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 5490 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 5491 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 5492 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 5493 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 5494 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 5495 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 5496 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 5497 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 5498 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 5499 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5500 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 3716 $t2 on Line 459
Core Execution :
File Number 2 : addi$t2,$t1,1348
File Number 2 : $t2 = 6068

Clock Cycle 5501 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3912($zero) on Line 467

Clock Cycle 5502 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3432($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3432 0 on Line 460
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5503 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3912($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3432 0 on Line 460
Core Execution :

Clock Cycle 5504 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5505 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3216($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3216 0 on Line 461
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5506 -> 
MRM :
Completed addition of Instruction lw$t3,3912($zero) of Core 2
Removed instruction lw$t3,1360($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3216 0 on Line 461
Core Execution :

Clock Cycle 5507 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5508 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3912($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3912 $t3 on Line 467
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5509 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3912 $t3 on Line 467
Core Execution :
File Number 2 : addi$t3,$t0,3992
File Number 2 : $t3 = 3992

Clock Cycle 5510 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t0,3224
File Number 2 : $t0 = 3224

Clock Cycle 5511 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,688($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 688 1665151520 on Line 833
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t2,$t3,2848
File Number 2 : $t2 = 6840

Clock Cycle 5512 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5513 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 5514 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5515 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5516 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5517 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5518 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5519 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5520 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 5521 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5522 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5523 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5524 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5525 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5526 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5527 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5528 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5529 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5530 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5531 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5532 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 688 1665151520 on Line 833
Core Execution :

Clock Cycle 5533 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5534 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,904($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 904 1985478508 on Line 846
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5535 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 904 1985478508 on Line 846
Core Execution :

Clock Cycle 5536 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5537 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,480($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 480 1985478508 on Line 848
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5538 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 480 1985478508 on Line 848
Core Execution :

Clock Cycle 5539 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5540 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,192($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 192 $t4 on Line 853
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5541 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 192 $t4 on Line 853
Core Execution :

Clock Cycle 5542 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t0,$t4,$t0
File Number 1 : $t0 = 0

Clock Cycle 5543 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t1,$t4
File Number 1 : $t4 = 0

Clock Cycle 5544 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,768($zero) on Line 857

Clock Cycle 5545 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5546 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2676($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2676 3796 on Line 445
Row 0 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 5547 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,768($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5548 -> 
MRM :
Completed addition of Instruction lw$t2,768($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,600($zero) on Line 858

Clock Cycle 5549 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,600($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 5550 -> 
MRM :
Completed addition of Instruction lw$t1,600($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 5551 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 5552 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5553 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5554 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5555 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 480 = 1985478508
Memory at 688 = 1665151520
Memory at 904 = 1985478508
Core Execution :

Clock Cycle 5556 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5557 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5558 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5559 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5560 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5561 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5562 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5563 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5564 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5565 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5566 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5567 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2676 3796 on Line 445
Core Execution :

Clock Cycle 5568 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5569 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2588($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2588 1032 on Line 448
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5570 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2588 1032 on Line 448
Core Execution :

Clock Cycle 5571 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5572 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2296($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2296 $t4 on Line 464
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5573 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2296 $t4 on Line 464
Core Execution :
File Number 2 : addi$t4,$t3,984
File Number 2 : $t4 = 4976

Clock Cycle 5574 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t3,456
File Number 2 : $t0 = 4448

Clock Cycle 5575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,768($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 768 $t2 on Line 857
Row 258 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t2,$t0,2220
File Number 2 : $t2 = 6668

Clock Cycle 5576 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : addi$t1,$t4,392
File Number 2 : $t1 = 5368

Clock Cycle 5577 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2124($zero) on Line 475

Clock Cycle 5578 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2124($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t3,$t1,600
File Number 2 : $t3 = 5968

Clock Cycle 5579 -> 
MRM :
Completed addition of Instruction sw$t3,2124($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2156($zero) on Line 477

Clock Cycle 5580 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2156($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : addi$t1,$t1,3680
File Number 2 : $t1 = 9048

Clock Cycle 5581 -> 
MRM :
Completed addition of Instruction sw$t2,2156($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2292($zero) on Line 479

Clock Cycle 5582 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2292($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5583 -> 
MRM :
Completed addition of Instruction sw$t2,2292($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1912($zero) on Line 480

Clock Cycle 5584 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1912($zero) of Core : 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 264732 = 1032
Memory at 264820 = 3796
Core Execution :
File Number 2 : addi$t4,$t3,2796
File Number 2 : $t4 = 8764

Clock Cycle 5585 -> 
MRM :
Completed addition of Instruction sw$t4,1912($zero) of Core 2
Removed instruction sw$t1,1912($zero) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 11/22
Core Execution :
File Number 2 : addi$t4,$t3,1656
File Number 2 : $t4 = 7624

Clock Cycle 5586 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3332($zero) on Line 483

Clock Cycle 5587 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3332($zero) of Core : 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5588 -> 
MRM :
Completed addition of Instruction sw$t0,3332($zero) of Core 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3324($zero) on Line 484

Clock Cycle 5589 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3324($zero) of Core : 2
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5590 -> 
MRM :
Completed addition of Instruction lw$t0,3324($zero) of Core 2
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5591 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5592 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5593 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5594 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5595 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5596 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 768 $t2 on Line 857
Core Execution :

Clock Cycle 5597 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5598 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,600($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 600 $t1 on Line 858
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5599 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 600 $t1 on Line 858
Core Execution :

Clock Cycle 5600 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t0,3884
File Number 1 : $t1 = 3884

Clock Cycle 5601 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t0,$t1
File Number 1 : $t0 = 0

Clock Cycle 5602 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t4,$t4
File Number 1 : $t1 = 0

Clock Cycle 5603 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t4,$t2
File Number 1 : $t2 = 0

Clock Cycle 5604 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t4,$t4
File Number 1 : $t2 = 0

Clock Cycle 5605 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3332($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3332 4448 on Line 483
Row 0 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : mul$t2,$t2,$t4
File Number 1 : $t2 = 0

Clock Cycle 5606 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : slt$t1,$t2,$t2
File Number 1 : $t1 = 0

Clock Cycle 5607 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3116($zero) on Line 866

Clock Cycle 5608 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3116($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 5609 -> 
MRM :
Completed addition of Instruction lw$t4,3116($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,632($zero) on Line 867

Clock Cycle 5610 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,632($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : addi$t2,$t0,2168
File Number 1 : $t2 = 2168

Clock Cycle 5611 -> 
MRM :
Completed addition of Instruction sw$t3,632($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : mul$t0,$t0,$t0
File Number 1 : $t0 = 0

Clock Cycle 5612 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : addi$t0,$t2,3644
File Number 1 : $t0 = 5812

Clock Cycle 5613 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : mul$t2,$t3,$t3
File Number 1 : $t2 = -1905394624

Clock Cycle 5614 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 5615 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5616 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3332 4448 on Line 483
Core Execution :

Clock Cycle 5617 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5618 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3324($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3324 $t0 on Line 484
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5619 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3324 $t0 on Line 484
Core Execution :
File Number 2 : addi$t0,$t3,44
File Number 2 : $t0 = 6012

Clock Cycle 5620 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t0,2268
File Number 2 : $t3 = 8280

Clock Cycle 5621 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t2,1348
File Number 2 : $t2 = 8016

Clock Cycle 5622 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1704($zero) on Line 488

Clock Cycle 5623 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3116($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3116 $t4 on Line 866
Row 259 will be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5624 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1704($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5625 -> 
MRM :
Completed addition of Instruction sw$t1,1704($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2880($zero) on Line 489

Clock Cycle 5626 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2880($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t4,$t0,3484
File Number 2 : $t4 = 9496

Clock Cycle 5627 -> 
MRM :
Completed addition of Instruction sw$t1,2880($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3120($zero) on Line 491

Clock Cycle 5628 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3120($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : addi$t4,$t1,2576
File Number 2 : $t4 = 11624

Clock Cycle 5629 -> 
MRM :
Completed addition of Instruction lw$t2,3120($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2728($zero) on Line 493

Clock Cycle 5630 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2728($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5631 -> 
MRM :
Completed addition of Instruction lw$t1,2728($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5632 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 265476 = 4448
Core Execution :

Clock Cycle 5633 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5634 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5635 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5636 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5637 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5638 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5639 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5640 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5641 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5642 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5643 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5644 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3116 $t4 on Line 866
Core Execution :

Clock Cycle 5645 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t3,$t3,$t4
File Number 1 : $t3 = -1316747576

Clock Cycle 5646 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t1,$t2,$t2
File Number 1 : $t1 = 0

Clock Cycle 5647 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t2,$t0,$t3
File Number 1 : $t2 = 0

Clock Cycle 5648 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t2,$t0,$t3
File Number 1 : $t2 = -1316741764

Clock Cycle 5649 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t2,$t0
File Number 1 : $t1 = -1316747576

Clock Cycle 5650 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2124($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2124 3992 on Line 475
Row 3 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : addi$t0,$t0,1160
File Number 1 : $t0 = 6972

Clock Cycle 5651 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : addi$t2,$t2,56
File Number 1 : $t2 = -1316741708

Clock Cycle 5652 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : add$t1,$t3,$t0
File Number 1 : $t1 = -1316740604

Clock Cycle 5653 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,876($zero) on Line 880

Clock Cycle 5654 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,876($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : mul$t3,$t3,$t0
File Number 1 : $t3 = -2018988320

Clock Cycle 5655 -> 
MRM :
Completed addition of Instruction sw$t2,876($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,988($zero) on Line 882

Clock Cycle 5656 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,988($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : add$t1,$t3,$t2
File Number 1 : $t1 = 959237268

Clock Cycle 5657 -> 
MRM :
Completed addition of Instruction sw$t4,988($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : sub$t2,$t3,$t2
File Number 1 : $t2 = -702246612

Clock Cycle 5658 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : slt$t3,$t4,$t2
File Number 1 : $t3 = 0

Clock Cycle 5659 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,2740($zero) on Line 886

Clock Cycle 5660 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2740($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5661 -> 
MRM :
Completed addition of Instruction sw$t1,2740($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2124 3992 on Line 475
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,1392($zero) on Line 887

Clock Cycle 5662 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t4,$t1,$t4
File Number 1 : $t4 = 0

Clock Cycle 5663 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2156($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2156 6668 on Line 477
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5664 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1392($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2156 6668 on Line 477
Core Execution :

Clock Cycle 5665 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5666 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2292($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2292 6668 on Line 479
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5667 -> 
MRM :
Completed addition of Instruction lw$t2,1392($zero) of Core 1
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2292 6668 on Line 479
Core Execution :

Clock Cycle 5668 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5669 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2880($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2880 9048 on Line 489
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5670 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2880 9048 on Line 489
Core Execution :

Clock Cycle 5671 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5672 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2728($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2728 $t1 on Line 493
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5673 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2728 $t1 on Line 493
Core Execution :

Clock Cycle 5674 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5675 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5676 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1392($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1392 $t2 on Line 887
Row 258 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5677 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5678 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 5679 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5680 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5681 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5682 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5683 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5684 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5685 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 264268 = 3992
Memory at 264300 = 6668
Memory at 264436 = 6668
Memory at 265024 = 9048
Core Execution :

Clock Cycle 5686 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5687 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5688 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5689 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5690 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5691 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5692 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5693 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5694 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5695 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5696 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5697 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 1392 $t2 on Line 887
Core Execution :

Clock Cycle 5698 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t3,$t3
File Number 1 : $t2 = 0

Clock Cycle 5699 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,3176($zero) on Line 890

Clock Cycle 5700 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t4,$t0
File Number 1 : $t4 = 1

Clock Cycle 5701 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t1,$t2
File Number 1 : $t4 = 959237268

Clock Cycle 5702 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t0,$t4,3852
File Number 1 : $t0 = 959241120

Clock Cycle 5703 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3120 $t2 on Line 491
Row 1 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : sub$t1,$t3,$t3
File Number 1 : $t1 = 0

Clock Cycle 5704 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3176($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : addi$t4,$t3,2464
File Number 1 : $t4 = 2464

Clock Cycle 5705 -> 
MRM :
Completed addition of Instruction sw$t2,3176($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : mul$t2,$t3,$t1
File Number 1 : $t2 = 0

Clock Cycle 5706 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : sub$t3,$t2,$t4
File Number 1 : $t3 = -2464

Clock Cycle 5707 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : mul$t3,$t2,$t1
File Number 1 : $t3 = 0

Clock Cycle 5708 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : slt$t0,$t3,$t4
File Number 1 : $t0 = 1

Clock Cycle 5709 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,3432($zero) on Line 900

Clock Cycle 5710 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3432($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 5711 -> 
MRM :
Completed addition of Instruction lw$t4,3432($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 5712 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 5713 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5714 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t2 = 1492
File Number 2 : Finished Instruction lw 3120 $t2 on Line 491
Core Execution :
File Number 2 : addi$t1,$t2,1832
File Number 2 : $t1 = 3324

Clock Cycle 5715 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t4,3760
File Number 2 : $t2 = 15384

Clock Cycle 5716 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t3,96
File Number 2 : $t4 = 8376

Clock Cycle 5717 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t4,2424
File Number 2 : $t3 = 10800

Clock Cycle 5718 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3176($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3176 0 on Line 890
Row 259 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1884($zero) on Line 498

Clock Cycle 5719 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1884($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :
File Number 2 : addi$t2,$t2,3852
File Number 2 : $t2 = 19236

Clock Cycle 5720 -> 
MRM :
Completed addition of Instruction lw$t3,1884($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 5721 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 5722 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 5723 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 5724 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 5725 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 5726 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 5727 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 5728 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 5729 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3176 0 on Line 890
Core Execution :

Clock Cycle 5730 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5731 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3432($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3432 $t4 on Line 900
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5732 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 3432 $t4 on Line 900
Core Execution :

Clock Cycle 5733 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t4,$t2,$t3
File Number 1 : $t4 = 0

Clock Cycle 5734 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t4,$t2,$t4
File Number 1 : $t4 = 0

Clock Cycle 5735 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1020($zero) on Line 903

Clock Cycle 5736 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t2,$t1
File Number 1 : $t3 = 0

Clock Cycle 5737 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1912($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1912 4976 on Line 480
Row 3 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : addi$t0,$t4,348
File Number 1 : $t0 = 348

Clock Cycle 5738 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1020($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5739 -> 
MRM :
Completed addition of Instruction sw$t0,1020($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,264($zero) on Line 906

Clock Cycle 5740 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,264($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 5741 -> 
MRM :
Completed addition of Instruction lw$t4,264($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,224($zero) on Line 907

Clock Cycle 5742 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,224($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 5743 -> 
MRM :
Completed addition of Instruction sw$t0,224($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5744 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5745 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5746 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 5747 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5748 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5749 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5750 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5751 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5752 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5753 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5754 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5755 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5756 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5757 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5758 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1912 4976 on Line 480
Core Execution :

Clock Cycle 5759 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5760 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1704($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1704 9048 on Line 488
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5761 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1704 9048 on Line 488
Core Execution :

Clock Cycle 5762 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5763 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1884($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1884 $t3 on Line 498
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5764 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1884 $t3 on Line 498
Core Execution :
File Number 2 : addi$t3,$t2,2864
File Number 2 : $t3 = 22100

Clock Cycle 5765 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1456($zero) on Line 501

Clock Cycle 5766 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,632($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 632 -1316747576 on Line 867
Row 257 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :
File Number 2 : addi$t0,$t1,2032
File Number 2 : $t0 = 5356

Clock Cycle 5767 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1456($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5768 -> 
MRM :
Completed addition of Instruction lw$t2,1456($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,352($zero) on Line 503

Clock Cycle 5769 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,352($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t0,$t4,2740
File Number 2 : $t0 = 11116

Clock Cycle 5770 -> 
MRM :
Completed addition of Instruction sw$t3,352($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,396($zero) on Line 505

Clock Cycle 5771 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,396($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5772 -> 
MRM :
Completed addition of Instruction sw$t0,396($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,152($zero) on Line 506

Clock Cycle 5773 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,152($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5774 -> 
MRM :
Completed addition of Instruction sw$t1,152($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5775 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263848 = 9048
Memory at 264056 = 4976
Core Execution :

Clock Cycle 5776 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5777 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5778 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5779 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5780 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5781 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5782 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5783 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5784 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5785 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5786 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5787 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 632 -1316747576 on Line 867
Core Execution :

Clock Cycle 5788 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5789 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,876($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 876 -1316741708 on Line 880
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5790 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 876 -1316741708 on Line 880
Core Execution :

Clock Cycle 5791 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5792 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,988($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 988 0 on Line 882
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5793 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 988 0 on Line 882
Core Execution :

Clock Cycle 5794 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5795 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1020($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1020 1 on Line 903
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5796 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1020 1 on Line 903
Core Execution :

Clock Cycle 5797 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5798 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,264($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 264 $t4 on Line 906
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5799 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 264 $t4 on Line 906
Core Execution :

Clock Cycle 5800 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t1,$t1
File Number 1 : $t4 = 0

Clock Cycle 5801 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,224($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 224 348 on Line 907
File Number 1 : Completed 1/2
Core Execution :
File Number 1 : mul$t1,$t4,$t0
File Number 1 : $t1 = 0

Clock Cycle 5802 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 224 348 on Line 907
Core Execution :
File Number 1 : sub$t2,$t3,$t0
File Number 1 : $t2 = -348

Clock Cycle 5803 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t1,$t4,$t2
File Number 1 : $t1 = -348

Clock Cycle 5804 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t4,$t3
File Number 1 : $t1 = 0

Clock Cycle 5805 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,932($zero) on Line 913

Clock Cycle 5806 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1456($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1456 $t2 on Line 501
Row 0 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 5807 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,932($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5808 -> 
MRM :
Completed addition of Instruction sw$t1,932($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,3412($zero) on Line 914

Clock Cycle 5809 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3412($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : mul$t1,$t0,$t0
File Number 1 : $t1 = 121104

Clock Cycle 5810 -> 
MRM :
Completed addition of Instruction sw$t0,3412($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t2,3416($zero) on Line 916

Clock Cycle 5811 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3416($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 5812 -> 
MRM :
Completed addition of Instruction lw$t2,3416($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5813 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5814 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5815 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 224 = 348
Memory at 632 = -1316747576
Memory at 876 = -1316741708
Memory at 1020 = 1
Core Execution :

Clock Cycle 5816 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5817 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5818 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5819 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5820 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5821 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5822 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5823 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5824 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5825 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5826 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5827 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1456 $t2 on Line 501
Core Execution :
File Number 2 : addi$t1,$t2,548
File Number 2 : $t1 = 548

Clock Cycle 5828 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,68($zero) on Line 508

Clock Cycle 5829 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5830 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5831 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3412($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3412 348 on Line 914
Row 257 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 5832 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,68($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 5833 -> 
MRM :
Completed addition of Instruction lw$t0,68($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2508($zero) on Line 509

Clock Cycle 5834 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2508($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 5835 -> 
MRM :
Completed addition of Instruction lw$t4,2508($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3008($zero) on Line 510

Clock Cycle 5836 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3008($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 5837 -> 
MRM :
Completed addition of Instruction lw$t0,3008($zero) of Core 2
Removed instruction lw$t0,68($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,568($zero) on Line 511

Clock Cycle 5838 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,568($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 5839 -> 
MRM :
Completed addition of Instruction sw$t2,568($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 5840 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 5841 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 5842 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3412 348 on Line 914
Core Execution :

Clock Cycle 5843 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5844 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3416($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3416 $t2 on Line 916
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5845 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t2 = 0
File Number 1 : Finished Instruction lw 3416 $t2 on Line 916
Core Execution :

Clock Cycle 5846 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t1,$t2,$t0
File Number 1 : $t1 = 0

Clock Cycle 5847 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t1,$t1,3872
File Number 1 : $t1 = 3872

Clock Cycle 5848 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t2,$t1,$t4
File Number 1 : $t2 = 3872

Clock Cycle 5849 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t3,$t0,$t4
File Number 1 : $t3 = 348

Clock Cycle 5850 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2508 $t4 on Line 509
Row 3 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : sub$t3,$t2,$t3
File Number 1 : $t3 = 3524

Clock Cycle 5851 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : sub$t0,$t2,$t3
File Number 1 : $t0 = 348

Clock Cycle 5852 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : addi$t2,$t3,3024
File Number 1 : $t2 = 6548

Clock Cycle 5853 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : addi$t4,$t1,1968
File Number 1 : $t4 = 5840

Clock Cycle 5854 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,3904($zero) on Line 925

Clock Cycle 5855 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3904($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : addi$t0,$t0,1864
File Number 1 : $t0 = 2212

Clock Cycle 5856 -> 
MRM :
Completed addition of Instruction lw$t3,3904($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 5857 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 5858 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 5859 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3412 = 348
Core Execution :

Clock Cycle 5860 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 5861 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 5862 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 5863 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5864 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 5865 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5866 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5867 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5868 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5869 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5870 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5871 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 5888
File Number 2 : Finished Instruction lw 2508 $t4 on Line 509
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3404($zero) on Line 512

Clock Cycle 5872 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t4,2252
File Number 2 : $t4 = 8140

Clock Cycle 5873 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3008($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3008 $t0 on Line 510
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5874 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3404($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3008 $t0 on Line 510
Core Execution :

Clock Cycle 5875 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5876 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5877 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5878 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3904($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3904 $t3 on Line 925
Row 258 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 5879 -> 
MRM :
Completed addition of Instruction sw$t4,3404($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1768($zero) on Line 514

Clock Cycle 5880 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1768($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 5881 -> 
MRM :
Completed addition of Instruction lw$t2,1768($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1572($zero) on Line 515

Clock Cycle 5882 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1572($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : addi$t1,$t1,3572
File Number 2 : $t1 = 4120

Clock Cycle 5883 -> 
MRM :
Completed addition of Instruction sw$t4,1572($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1376($zero) on Line 517

Clock Cycle 5884 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1376($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 5885 -> 
MRM :
Completed addition of Instruction lw$t2,1376($zero) of Core 2
Removed instruction lw$t2,1768($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2380($zero) on Line 518

Clock Cycle 5886 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2380($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 5887 -> 
MRM :
Completed addition of Instruction sw$t0,2380($zero) of Core 2
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1140($zero) on Line 519

Clock Cycle 5888 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1140($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/12
Core Execution :
File Number 2 : addi$t0,$t3,3792
File Number 2 : $t0 = 25892

Clock Cycle 5889 -> 
MRM :
Completed addition of Instruction lw$t4,1140($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 3904 $t3 on Line 925
Core Execution :

Clock Cycle 5890 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t4,$t3,480
File Number 1 : $t4 = 480

Clock Cycle 5891 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t1,$t3,$t2
File Number 1 : $t1 = 6548

Clock Cycle 5892 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : add$t4,$t0,$t1
File Number 1 : $t4 = 8760

Clock Cycle 5893 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t2,$t4
File Number 1 : $t0 = 57360480

Clock Cycle 5894 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1572($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1572 8140 on Line 515
Row 3 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : add$t3,$t3,$t3
File Number 1 : $t3 = 0

Clock Cycle 5895 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : add$t2,$t2,$t4
File Number 1 : $t2 = 15308

Clock Cycle 5896 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : sub$t2,$t2,$t4
File Number 1 : $t2 = 6548

Clock Cycle 5897 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 1 : slt$t1,$t2,$t1
File Number 1 : $t1 = 0

Clock Cycle 5898 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,2992($zero) on Line 935

Clock Cycle 5899 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2992($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : mul$t4,$t0,$t1
File Number 1 : $t4 = 0

Clock Cycle 5900 -> 
MRM :
Completed addition of Instruction sw$t1,2992($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : add$t2,$t4,$t3
File Number 1 : $t2 = 0

Clock Cycle 5901 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,2356($zero) on Line 938

Clock Cycle 5902 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2356($zero) of Core : 1
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : addi$t3,$t4,104
File Number 1 : $t3 = 104

Clock Cycle 5903 -> 
MRM :
Completed addition of Instruction lw$t0,2356($zero) of Core 1
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 5904 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 5905 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1572 8140 on Line 515
Core Execution :

Clock Cycle 5906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5907 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1376($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1376 $t2 on Line 517
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5908 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 10952
File Number 2 : Finished Instruction lw 1376 $t2 on Line 517
Core Execution :
File Number 2 : addi$t2,$t0,1124
File Number 2 : $t2 = 27016

Clock Cycle 5909 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t2,3728
File Number 2 : $t2 = 30744

Clock Cycle 5910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1140($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1140 $t4 on Line 519
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,68($zero) on Line 523

Clock Cycle 5911 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,68($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1140 $t4 on Line 519
Core Execution :

Clock Cycle 5912 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5913 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 5914 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2344($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2344 992737296 on Line 835
Row 257 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5915 -> 
MRM :
Completed addition of Instruction lw$t1,68($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2248($zero) on Line 524

Clock Cycle 5916 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2248($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 5917 -> 
MRM :
Completed addition of Instruction sw$t0,2248($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,356($zero) on Line 525

Clock Cycle 5918 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,356($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5919 -> 
MRM :
Completed addition of Instruction sw$t2,356($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1440($zero) on Line 526

Clock Cycle 5920 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1440($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5921 -> 
MRM :
Completed addition of Instruction lw$t3,1440($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5922 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5923 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263716 = 8140
Core Execution :

Clock Cycle 5924 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5925 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 5926 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 5927 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 5928 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 5929 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 5930 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 5931 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 5932 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 5933 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 5934 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 5935 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2344 992737296 on Line 835
Core Execution :

Clock Cycle 5936 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5937 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2740($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2740 959237268 on Line 886
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5938 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2740 959237268 on Line 886
Core Execution :

Clock Cycle 5939 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5940 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2992($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2992 0 on Line 935
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5941 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2992 0 on Line 935
Core Execution :

Clock Cycle 5942 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5943 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2356($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2356 $t0 on Line 938
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 5944 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 2356 $t0 on Line 938
Core Execution :

Clock Cycle 5945 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t2,$t0
File Number 1 : $t0 = 0

Clock Cycle 5946 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1064($zero) on Line 941

Clock Cycle 5947 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,812($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 812 4720 on Line 462
Row 2 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 5948 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1064($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 5949 -> 
MRM :
Completed addition of Instruction sw$t0,1064($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1920($zero) on Line 942

Clock Cycle 5950 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1920($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : sub$t3,$t3,$t0
File Number 1 : $t3 = 104

Clock Cycle 5951 -> 
MRM :
Completed addition of Instruction sw$t1,1920($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : addi$t1,$t4,2832
File Number 1 : $t1 = 2832

Clock Cycle 5952 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : sub$t4,$t2,$t0
File Number 1 : $t4 = 0

Clock Cycle 5953 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 1 : add$t2,$t3,$t4
File Number 1 : $t2 = 104

Clock Cycle 5954 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : mul$t4,$t0,$t4
File Number 1 : $t4 = 0

Clock Cycle 5955 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 1 : add$t3,$t1,$t3
File Number 1 : $t3 = 2936

Clock Cycle 5956 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2344 = 992737296
Memory at 2740 = 959237268
Core Execution :
File Number 1 : add$t0,$t3,$t4
File Number 1 : $t0 = 2936

Clock Cycle 5957 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 1 : addi$t0,$t2,2660
File Number 1 : $t0 = 2764

Clock Cycle 5958 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 1 : mul$t3,$t2,$t4
File Number 1 : $t3 = 0

Clock Cycle 5959 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,800($zero) on Line 952

Clock Cycle 5960 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,800($zero) of Core : 1
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 5961 -> 
MRM :
Completed addition of Instruction lw$t0,800($zero) of Core 1
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,3592($zero) on Line 953

Clock Cycle 5962 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3592($zero) of Core : 1
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 5963 -> 
MRM :
Completed addition of Instruction sw$t1,3592($zero) of Core 1
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 5964 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 5965 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 5966 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 5967 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 5968 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 812 4720 on Line 462
Core Execution :

Clock Cycle 5969 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5970 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,352($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 352 22100 on Line 503
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5971 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 352 22100 on Line 503
Core Execution :

Clock Cycle 5972 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5973 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,396($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 396 11116 on Line 505
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5974 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 396 11116 on Line 505
Core Execution :

Clock Cycle 5975 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5976 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,152($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 152 3324 on Line 506
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5977 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 152 3324 on Line 506
Core Execution :

Clock Cycle 5978 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5979 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,568($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 568 0 on Line 511
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5980 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 568 0 on Line 511
Core Execution :

Clock Cycle 5981 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5982 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,68($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 68 $t1 on Line 523
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 5983 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 68 $t1 on Line 523
Core Execution :
File Number 2 : addi$t2,$t1,2612
File Number 2 : $t2 = 2612

Clock Cycle 5984 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3592($zero) on Line 528

Clock Cycle 5985 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 356 30744 on Line 525
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : addi$t1,$t4,1876
File Number 2 : $t1 = 1876

Clock Cycle 5986 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3592($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 356 30744 on Line 525
Core Execution :

Clock Cycle 5987 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 5988 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,932($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 932 0 on Line 913
Row 256 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 5989 -> 
MRM :
Completed addition of Instruction sw$t1,3592($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 5990 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 5991 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 5992 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 5993 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 5994 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 5995 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 5996 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 5997 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 262296 = 3324
Memory at 262496 = 22100
Memory at 262500 = 30744
Memory at 262540 = 11116
Memory at 262956 = 4720
Core Execution :

Clock Cycle 5998 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 5999 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 6000 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 6001 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 6002 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 6003 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 6004 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 6005 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 6006 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 6007 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 6008 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 6009 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 932 0 on Line 913
Core Execution :

Clock Cycle 6010 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6011 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,800($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 800 $t0 on Line 952
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6012 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 800 $t0 on Line 952
Core Execution :

Clock Cycle 6013 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add$t2,$t2,$t0
File Number 1 : $t2 = 104

Clock Cycle 6014 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t1,$t4
File Number 1 : $t0 = 2832

Clock Cycle 6015 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t4,$t3,$t2
File Number 1 : $t4 = 0

Clock Cycle 6016 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1440($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1440 $t3 on Line 526
Row 0 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,1684($zero) on Line 957

Clock Cycle 6017 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1684($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : slt$t4,$t3,$t2
File Number 1 : $t4 = 1

Clock Cycle 6018 -> 
MRM :
Completed addition of Instruction lw$t0,1684($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : add$t4,$t1,$t3
File Number 1 : $t4 = 2832

Clock Cycle 6019 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6020 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6021 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6022 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6023 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6024 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6025 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 6026 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6027 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6028 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6029 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6030 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6031 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6032 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6033 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6034 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6035 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6036 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6037 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1440 $t3 on Line 526
Core Execution :
File Number 2 : addi$t3,$t4,3148
File Number 2 : $t3 = 3148

Clock Cycle 6038 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,124($zero) on Line 531

Clock Cycle 6039 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1064($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1064 0 on Line 941
Row 257 need NOT be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 6040 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,124($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 6041 -> 
MRM :
Completed addition of Instruction lw$t2,124($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 6042 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 6043 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 6044 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 6045 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 6046 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 6047 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 6048 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 6049 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 6050 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 1064 0 on Line 941
Core Execution :

Clock Cycle 6051 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6052 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1920($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1920 0 on Line 942
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6053 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1920 0 on Line 942
Core Execution :

Clock Cycle 6054 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6055 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1684($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1684 $t0 on Line 957
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6056 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1684 $t0 on Line 957
Core Execution :

Clock Cycle 6057 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : sub$t1,$t0,$t0
File Number 1 : $t1 = 0

Clock Cycle 6058 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : sub$t0,$t3,$t3
File Number 1 : $t0 = 0

Clock Cycle 6059 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,124($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 124 $t2 on Line 531
Row 1 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t3,3288($zero) on Line 962

Clock Cycle 6060 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3288($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : slt$t1,$t1,$t1
File Number 1 : $t1 = 0

Clock Cycle 6061 -> 
MRM :
Completed addition of Instruction lw$t3,3288($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,1912($zero) on Line 964

Clock Cycle 6062 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1912($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6063 -> 
MRM :
Completed addition of Instruction sw$t2,1912($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6064 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6065 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6066 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6067 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6068 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1920 = 0
Core Execution :

Clock Cycle 6069 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6070 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6071 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6072 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6073 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6074 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6075 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6076 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6077 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6078 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6079 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6080 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 124 $t2 on Line 531
Core Execution :
File Number 2 : addi$t0,$t2,1208
File Number 2 : $t0 = 1208

Clock Cycle 6081 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1064($zero) on Line 533

Clock Cycle 6082 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6083 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3592($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 3592 2832 on Line 953
Row 256 need NOT be copied back to DRAM and Row 3 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 6084 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1064($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 6085 -> 
MRM :
Completed addition of Instruction lw$t2,1064($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1572($zero) on Line 534

Clock Cycle 6086 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1572($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 6087 -> 
MRM :
Completed addition of Instruction sw$t0,1572($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2360($zero) on Line 535

Clock Cycle 6088 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2360($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 6089 -> 
MRM :
Completed addition of Instruction sw$t4,2360($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3600($zero) on Line 536

Clock Cycle 6090 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3600($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 6091 -> 
MRM :
Completed addition of Instruction sw$t1,3600($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 6092 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 6093 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 6094 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 3592 2832 on Line 953
Core Execution :

Clock Cycle 6095 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6096 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3288($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3288 $t3 on Line 962
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6097 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t3 = 0
File Number 1 : Finished Instruction lw 3288 $t3 on Line 962
Core Execution :

Clock Cycle 6098 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi$t3,$t3,472
File Number 1 : $t3 = 472

Clock Cycle 6099 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t4,$t0,$t3
File Number 1 : $t4 = 0

Clock Cycle 6100 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1064($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1064 $t2 on Line 533
Row 3 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,1704($zero) on Line 967

Clock Cycle 6101 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1704($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : add$t2,$t2,$t1
File Number 1 : $t2 = 104

Clock Cycle 6102 -> 
MRM :
Completed addition of Instruction lw$t4,1704($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : mul$t1,$t1,$t2
File Number 1 : $t1 = 0

Clock Cycle 6103 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6104 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6105 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6106 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6107 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6108 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6109 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 3592 = 2832
Core Execution :

Clock Cycle 6110 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6111 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6112 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6113 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6114 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6115 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6116 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6117 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6118 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6119 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6120 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6121 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1064 $t2 on Line 533
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,988($zero) on Line 537

Clock Cycle 6122 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t4,3564
File Number 2 : $t4 = 3564

Clock Cycle 6123 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1572($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1572 1208 on Line 534
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6124 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,988($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1572 1208 on Line 534
Core Execution :

Clock Cycle 6125 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6126 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1912($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1912 104 on Line 964
Row 257 will be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 6127 -> 
MRM :
Completed addition of Instruction sw$t2,988($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2260($zero) on Line 539

Clock Cycle 6128 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2260($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 6129 -> 
MRM :
Completed addition of Instruction lw$t2,2260($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2968($zero) on Line 540

Clock Cycle 6130 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2968($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : addi$t0,$t4,1464
File Number 2 : $t0 = 5028

Clock Cycle 6131 -> 
MRM :
Completed addition of Instruction sw$t4,2968($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,624($zero) on Line 542

Clock Cycle 6132 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,624($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 6133 -> 
MRM :
Completed addition of Instruction lw$t4,624($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 6134 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 6135 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 263716 = 1208
Core Execution :

Clock Cycle 6136 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 6137 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 6138 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 6139 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 6140 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 6141 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 6142 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 6143 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 6144 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 6145 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 6146 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 6147 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 1912 104 on Line 964
Core Execution :

Clock Cycle 6148 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6149 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1704($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1704 $t4 on Line 967
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6150 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 1704 $t4 on Line 967
Core Execution :

Clock Cycle 6151 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t4,$t1
File Number 1 : $t3 = 0

Clock Cycle 6152 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,988($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 988 0 on Line 537
Row 1 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,1152($zero) on Line 971

Clock Cycle 6153 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1152($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : addi$t3,$t3,2784
File Number 1 : $t3 = 2784

Clock Cycle 6154 -> 
MRM :
Completed addition of Instruction sw$t3,1152($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,2568($zero) on Line 973

Clock Cycle 6155 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2568($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : slt$t1,$t3,$t3
File Number 1 : $t1 = 0

Clock Cycle 6156 -> 
MRM :
Completed addition of Instruction sw$t0,2568($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 1 : sub$t1,$t1,$t2
File Number 1 : $t1 = -104

Clock Cycle 6157 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,1372($zero) on Line 976

Clock Cycle 6158 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1372($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6159 -> 
MRM :
Completed addition of Instruction sw$t3,1372($zero) of Core 1
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t2,2332($zero) on Line 977

Clock Cycle 6160 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2332($zero) of Core : 1
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6161 -> 
MRM :
Completed addition of Instruction sw$t2,2332($zero) of Core 1
DRAM: 
File Number 2 : Completed 10/22
Memory at 1912 = 104
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t4,2688($zero) on Line 978

Clock Cycle 6162 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2688($zero) of Core : 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6163 -> 
MRM :
Completed addition of Instruction lw$t4,2688($zero) of Core 1
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6164 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6165 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6166 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6167 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6168 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6169 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6170 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6171 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6172 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6173 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 988 0 on Line 537
Core Execution :

Clock Cycle 6174 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6175 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,624($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 624 $t4 on Line 542
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6176 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 624 $t4 on Line 542
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3864($zero) on Line 543

Clock Cycle 6177 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6178 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6179 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2568($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2568 0 on Line 973
Row 256 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 6180 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3864($zero) of Core : 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 6181 -> 
MRM :
Completed addition of Instruction sw$t4,3864($zero) of Core 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 6182 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 6183 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 6184 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 6185 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 6186 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 6187 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 6188 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Core Execution :

Clock Cycle 6189 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 6190 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 6191 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 6192 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 6193 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 6194 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 6195 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 6196 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 6197 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 6198 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 6199 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 6200 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 2568 0 on Line 973
Core Execution :

Clock Cycle 6201 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6202 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2332($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 2332 104 on Line 977
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6203 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 2332 104 on Line 977
Core Execution :

Clock Cycle 6204 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6205 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2688($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 2688 $t4 on Line 978
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 6206 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 0
File Number 1 : Finished Instruction lw 2688 $t4 on Line 978
Core Execution :

Clock Cycle 6207 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t3,$t1,$t4
File Number 1 : $t3 = 0

Clock Cycle 6208 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : addi$t2,$t0,2688
File Number 1 : $t2 = 2688

Clock Cycle 6209 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2380($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2380 0 on Line 518
Row 2 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :
File Number 1 : slt$t2,$t4,$t4
File Number 1 : $t2 = 0

Clock Cycle 6210 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : sub$t2,$t0,$t1
File Number 1 : $t2 = 104

Clock Cycle 6211 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : mul$t3,$t4,$t3
File Number 1 : $t3 = 0

Clock Cycle 6212 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,2884($zero) on Line 984

Clock Cycle 6213 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2884($zero) of Core : 1
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6214 -> 
MRM :
Completed addition of Instruction lw$t0,2884($zero) of Core 1
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t0,720($zero) on Line 985

Clock Cycle 6215 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,720($zero) of Core : 1
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6216 -> 
MRM :
Completed addition of Instruction lw$t0,720($zero) of Core 1
Removed instruction lw$t0,2884($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6217 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6218 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 2332 = 104
Core Execution :

Clock Cycle 6219 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6220 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6221 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6222 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6223 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6224 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6225 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6226 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6227 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6228 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6229 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6230 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2380 0 on Line 518
Core Execution :

Clock Cycle 6231 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6232 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2248($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2248 25892 on Line 524
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6233 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2248 25892 on Line 524
Core Execution :

Clock Cycle 6234 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6235 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2360($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2360 0 on Line 535
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6236 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2360 0 on Line 535
Core Execution :

Clock Cycle 6237 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6238 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2260($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2260 $t2 on Line 539
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6239 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2260 $t2 on Line 539
Core Execution :
File Number 2 : addi$t0,$t2,192
File Number 2 : $t0 = 192

Clock Cycle 6240 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1788($zero) on Line 545

Clock Cycle 6241 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2968($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2968 3564 on Line 540
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6242 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1788($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2968 3564 on Line 540
Core Execution :

Clock Cycle 6243 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6244 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,720($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 720 $t0 on Line 985
Row 258 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 6245 -> 
MRM :
Completed addition of Instruction sw$t1,1788($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3512($zero) on Line 546

Clock Cycle 6246 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3512($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 6247 -> 
MRM :
Completed addition of Instruction lw$t1,3512($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1200($zero) on Line 547

Clock Cycle 6248 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1200($zero) of Core : 2
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 6249 -> 
MRM :
Completed addition of Instruction sw$t4,1200($zero) of Core 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,524($zero) on Line 548

Clock Cycle 6250 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,524($zero) of Core : 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : addi$t0,$t2,3284
File Number 2 : $t0 = 3284

Clock Cycle 6251 -> 
MRM :
Completed addition of Instruction lw$t4,524($zero) of Core 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3896($zero) on Line 550

Clock Cycle 6252 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3896($zero) of Core : 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 6253 -> 
MRM :
Completed addition of Instruction lw$t3,3896($zero) of Core 2
DRAM: 
File Number 1 : Completed 10/22
Memory at 264392 = 25892
Memory at 265112 = 3564
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,744($zero) on Line 551

Clock Cycle 6254 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,744($zero) of Core : 2
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 6255 -> 
MRM :
Completed addition of Instruction sw$t0,744($zero) of Core 2
DRAM: 
File Number 1 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2704($zero) on Line 552

Clock Cycle 6256 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2704($zero) of Core : 2
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 6257 -> 
MRM :
Completed addition of Instruction sw$t2,2704($zero) of Core 2
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 6258 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 6259 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 6260 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 6261 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 6262 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 6263 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 6264 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 6265 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 720 $t0 on Line 985
Core Execution :

Clock Cycle 6266 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : slt$t4,$t2,$t0
File Number 1 : $t4 = 0

Clock Cycle 6267 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 1 : mul$t2,$t1,$t4
File Number 1 : $t2 = 0

Clock Cycle 6268 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,524($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 524 $t4 on Line 548
Row 0 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t3,428($zero) on Line 988

Clock Cycle 6269 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,428($zero) of Core : 1
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 1 : mul$t1,$t4,$t1
File Number 1 : $t1 = 0

Clock Cycle 6270 -> 
MRM :
Completed addition of Instruction sw$t3,428($zero) of Core 1
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t1,1252($zero) on Line 990

Clock Cycle 6271 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1252($zero) of Core : 1
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 6272 -> 
MRM :
Completed addition of Instruction sw$t1,1252($zero) of Core 1
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t4,1088($zero) on Line 991

Clock Cycle 6273 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1088($zero) of Core : 1
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 1 : addi$t4,$t1,3036
File Number 1 : $t4 = 3036

Clock Cycle 6274 -> 
MRM :
Completed addition of Instruction sw$t4,1088($zero) of Core 1
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw$t0,1980($zero) on Line 993

Clock Cycle 6275 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1980($zero) of Core : 1
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 1 : addi$t0,$t3,3088
File Number 1 : $t0 = 3088

Clock Cycle 6276 -> 
MRM :
Completed addition of Instruction sw$t0,1980($zero) of Core 1
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 1 : slt$t3,$t1,$t3
File Number 1 : $t3 = 0

Clock Cycle 6277 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 1 : addi$t1,$t3,588
File Number 1 : $t1 = 588

Clock Cycle 6278 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 1 : mul$t3,$t4,$t2
File Number 1 : $t3 = 0

Clock Cycle 6279 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 524 $t4 on Line 548
Core Execution :
File Number 2 : addi$t4,$t0,1988
File Number 2 : $t4 = 5272

Clock Cycle 6280 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : mul$t0,$t0,$t2
File Number 1 : $t0 = 0
File Number 2 : DRAM Request(Read) Issued for lw$t4,1856($zero) on Line 554

Clock Cycle 6281 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,744($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 744 3284 on Line 551
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6282 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1856($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 744 3284 on Line 551
Core Execution :

Clock Cycle 6283 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6284 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6285 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6286 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6287 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6288 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3404($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3404 5888 on Line 512
Row 256 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6289 -> 
MRM :
Completed addition of Instruction lw$t4,1856($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw$t1,3060($zero) on Line 999

Clock Cycle 6290 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3060($zero) of Core : 1
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 1 : add$t4,$t3,$t4
File Number 1 : $t4 = 3036

Clock Cycle 6291 -> 
MRM :
Completed addition of Instruction lw$t1,3060($zero) of Core 1
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6292 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6293 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6294 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6295 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6296 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6297 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262888 = 3284
Core Execution :

Clock Cycle 6298 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6299 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6300 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6301 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6302 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6303 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6304 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6305 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6306 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6307 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6308 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6309 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3404 5888 on Line 512
Core Execution :

Clock Cycle 6310 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6311 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3592($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3592 0 on Line 528
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6312 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3592 0 on Line 528
Core Execution :

Clock Cycle 6313 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6314 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3600($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3600 1876 on Line 536
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6315 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3600 1876 on Line 536
Core Execution :

Clock Cycle 6316 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6317 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3864($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3864 0 on Line 543
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6318 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3864 0 on Line 543
Core Execution :

Clock Cycle 6319 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6320 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3512($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3512 $t1 on Line 546
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6321 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3512 $t1 on Line 546
Core Execution :

Clock Cycle 6322 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6323 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3896($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3896 $t3 on Line 550
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6324 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3896 $t3 on Line 550
Core Execution :

Clock Cycle 6325 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6326 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6327 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6328 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6329 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1788($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1788 1876 on Line 545
Row 259 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6330 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6331 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 6332 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6333 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6334 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6335 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6336 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6337 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6338 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 265548 = 5888
Memory at 265744 = 1876
Core Execution :

Clock Cycle 6339 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6340 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6341 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6342 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6343 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6344 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6345 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6346 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6347 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6348 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6349 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6350 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1788 1876 on Line 545
Core Execution :

Clock Cycle 6351 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6352 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1200($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1200 0 on Line 547
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6353 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1200 0 on Line 547
Core Execution :

Clock Cycle 6354 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6355 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1856($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1856 $t4 on Line 554
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6356 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1856 $t4 on Line 554
Core Execution :
File Number 2 : addi$t3,$t4,3156
File Number 2 : $t3 = 3156

Clock Cycle 6357 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t3,316
File Number 2 : $t2 = 3472

Clock Cycle 6358 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2636($zero) on Line 557

Clock Cycle 6359 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6360 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6361 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6362 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6363 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6364 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6365 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6366 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6367 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1276($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1276 8216 on Line 42
Row 257 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6368 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2636($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 6369 -> 
MRM :
Completed addition of Instruction lw$t1,2636($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,516($zero) on Line 558

Clock Cycle 6370 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,516($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 6371 -> 
MRM :
Completed addition of Instruction lw$t2,516($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,216($zero) on Line 559

Clock Cycle 6372 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,216($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 6373 -> 
MRM :
Completed addition of Instruction sw$t3,216($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2916($zero) on Line 560

Clock Cycle 6374 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2916($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 6375 -> 
MRM :
Completed addition of Instruction sw$t0,2916($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,880($zero) on Line 561

Clock Cycle 6376 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,880($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 263932 = 1876
Core Execution :

Clock Cycle 6377 -> 
MRM :
Completed addition of Instruction lw$t4,880($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6378 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6379 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6380 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6381 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6382 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6383 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6384 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6385 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6386 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6387 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6388 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1276 8216 on Line 42
Core Execution :

Clock Cycle 6389 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6390 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1136($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1136 4528 on Line 43
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6391 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1136 4528 on Line 43
Core Execution :

Clock Cycle 6392 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6393 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1392($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1392 $t1 on Line 46
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6394 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1392 $t1 on Line 46
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1312($zero) on Line 49

Clock Cycle 6395 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6396 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6397 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6398 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6399 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,516($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 516 $t2 on Line 558
Row 769 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6400 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1312($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6401 -> 
MRM :
Completed addition of Instruction sw$t1,1312($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1108($zero) on Line 50

Clock Cycle 6402 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1108($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6403 -> 
MRM :
Completed addition of Instruction sw$t3,1108($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6404 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6405 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6406 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6407 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6408 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 787568 = 4528
Memory at 787708 = 8216
Core Execution :

Clock Cycle 6409 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6410 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6411 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6412 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6413 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6414 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6415 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6416 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6417 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6418 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6419 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6420 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 516 $t2 on Line 558
Core Execution :

Clock Cycle 6421 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6422 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,216($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 216 3156 on Line 559
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6423 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 216 3156 on Line 559
Core Execution :

Clock Cycle 6424 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6425 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,880($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 880 $t4 on Line 561
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6426 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 880 $t4 on Line 561
Core Execution :

Clock Cycle 6427 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6428 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6429 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6430 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6431 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2704($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2704 0 on Line 552
Row 256 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6432 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6433 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 6434 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6435 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6436 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6437 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6438 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6439 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6440 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262360 = 3156
Core Execution :

Clock Cycle 6441 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6442 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6443 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6444 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6445 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6446 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6447 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6448 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6449 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6450 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6451 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6452 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2704 0 on Line 552
Core Execution :

Clock Cycle 6453 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6454 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2636 $t1 on Line 557
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6455 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2636 $t1 on Line 557
Core Execution :
File Number 2 : addi$t4,$t1,3100
File Number 2 : $t4 = 3100

Clock Cycle 6456 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3168($zero) on Line 563

Clock Cycle 6457 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2916($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2916 3284 on Line 560
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6458 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3168($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2916 3284 on Line 560
Core Execution :

Clock Cycle 6459 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6460 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6461 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6462 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6463 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6464 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6465 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6466 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6467 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6468 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6469 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6470 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3540($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3540 $t0 on Line 38
Row 258 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6471 -> 
MRM :
Completed addition of Instruction lw$t1,3168($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2496($zero) on Line 564

Clock Cycle 6472 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2496($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : addi$t2,$t4,1228
File Number 2 : $t2 = 4328

Clock Cycle 6473 -> 
MRM :
Completed addition of Instruction sw$t0,2496($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2828($zero) on Line 566

Clock Cycle 6474 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2828($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : addi$t2,$t4,728
File Number 2 : $t2 = 3828

Clock Cycle 6475 -> 
MRM :
Completed addition of Instruction sw$t4,2828($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 6476 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 6477 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 6478 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 6479 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 265060 = 3284
Core Execution :

Clock Cycle 6480 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6481 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6482 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6483 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6484 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6485 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6486 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6487 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6488 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6489 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6490 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6491 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3540 $t0 on Line 38
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2540($zero) on Line 51

Clock Cycle 6492 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6493 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3556($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3556 11472 on Line 48
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6494 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2540($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3556 11472 on Line 48
Core Execution :

Clock Cycle 6495 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6496 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6497 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6498 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6499 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6500 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3168($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3168 $t1 on Line 563
Row 771 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6501 -> 
MRM :
Completed addition of Instruction sw$t0,2540($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1632($zero) on Line 52

Clock Cycle 6502 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1632($zero) of Core : 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 6503 -> 
MRM :
Completed addition of Instruction lw$t1,1632($zero) of Core 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2852($zero) on Line 53

Clock Cycle 6504 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2852($zero) of Core : 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6505 -> 
MRM :
Completed addition of Instruction lw$t0,2852($zero) of Core 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6506 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6507 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6508 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6509 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 789988 = 11472
Core Execution :

Clock Cycle 6510 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6511 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6512 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6513 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6514 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6515 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6516 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6517 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6518 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6519 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6520 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6521 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3168 $t1 on Line 563
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,568($zero) on Line 568

Clock Cycle 6522 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6523 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6524 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6525 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6526 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6527 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6528 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6529 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6530 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6531 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6532 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6533 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2848($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2848 3952 on Line 28
Row 259 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 6534 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,568($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 6535 -> 
MRM :
Completed addition of Instruction sw$t1,568($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1492($zero) on Line 569

Clock Cycle 6536 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1492($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 6537 -> 
MRM :
Completed addition of Instruction lw$t2,1492($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3804($zero) on Line 570

Clock Cycle 6538 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3804($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 6539 -> 
MRM :
Completed addition of Instruction sw$t4,3804($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 6540 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 6541 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 6542 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 6543 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 6544 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2848 3952 on Line 28
Core Execution :

Clock Cycle 6545 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6546 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2372($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2372 0 on Line 33
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6547 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2372 0 on Line 33
Core Execution :

Clock Cycle 6548 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6549 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2540($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2540 0 on Line 51
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6550 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2540 0 on Line 51
Core Execution :

Clock Cycle 6551 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6552 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2852($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2852 $t0 on Line 53
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6553 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2852 $t0 on Line 53
Core Execution :
File Number 4 : addi$t0,$t4,2616
File Number 4 : $t0 = 7144

Clock Cycle 6554 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6555 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6556 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6557 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6558 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6559 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1492($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1492 $t2 on Line 569
Row 770 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6560 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6561 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 6562 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6563 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6564 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6565 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6566 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6567 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6568 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 789280 = 3952
Core Execution :

Clock Cycle 6569 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6570 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6571 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6572 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6573 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6574 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6575 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6576 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6577 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6578 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6579 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6580 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 1636
File Number 2 : Finished Instruction lw 1492 $t2 on Line 569
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3596($zero) on Line 571

Clock Cycle 6581 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t4,2216
File Number 2 : $t1 = 5316

Clock Cycle 6582 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6583 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6584 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6585 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6586 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6587 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6588 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6589 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6590 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6591 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6592 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6593 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1312($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1312 0 on Line 49
Row 257 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 6594 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3596($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 6595 -> 
MRM :
Completed addition of Instruction sw$t2,3596($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2572($zero) on Line 573

Clock Cycle 6596 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2572($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 6597 -> 
MRM :
Completed addition of Instruction sw$t1,2572($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3952($zero) on Line 574

Clock Cycle 6598 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3952($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 2 : addi$t2,$t2,1496
File Number 2 : $t2 = 3132

Clock Cycle 6599 -> 
MRM :
Completed addition of Instruction lw$t1,3952($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1132($zero) on Line 576

Clock Cycle 6600 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1132($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 2 : addi$t2,$t0,2008
File Number 2 : $t2 = 5292

Clock Cycle 6601 -> 
MRM :
Completed addition of Instruction sw$t4,1132($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1972($zero) on Line 578

Clock Cycle 6602 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1972($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 6603 -> 
MRM :
Completed addition of Instruction lw$t3,1972($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 6604 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1312 0 on Line 49
Core Execution :

Clock Cycle 6605 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6606 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1108($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1108 11472 on Line 50
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6607 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1108 11472 on Line 50
Core Execution :

Clock Cycle 6608 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6609 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1632($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1632 $t1 on Line 52
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6610 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1632 $t1 on Line 52
Core Execution :
File Number 4 : addi$t1,$t3,1104
File Number 4 : $t1 = 12576

Clock Cycle 6611 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2840($zero) on Line 56

Clock Cycle 6612 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6613 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6614 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6615 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6616 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1132($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1132 3100 on Line 576
Row 769 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6617 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2840($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6618 -> 
MRM :
Completed addition of Instruction sw$t3,2840($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3808($zero) on Line 57

Clock Cycle 6619 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3808($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6620 -> 
MRM :
Completed addition of Instruction sw$t3,3808($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6621 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6622 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6623 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6624 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6625 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 787540 = 11472
Core Execution :

Clock Cycle 6626 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6627 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6628 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6629 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6630 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6631 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6632 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6633 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6634 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6635 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6636 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6637 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1132 3100 on Line 576
Core Execution :

Clock Cycle 6638 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6639 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1972($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1972 $t3 on Line 578
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6640 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1972 $t3 on Line 578
Core Execution :
File Number 2 : addi$t3,$t4,1488
File Number 2 : $t3 = 4588

Clock Cycle 6641 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3668($zero) on Line 580

Clock Cycle 6642 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6643 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6644 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6645 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6646 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6647 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6648 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6649 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6650 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6651 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6652 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,436($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 436 1784 on Line 18
Row 257 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6653 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3668($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 6654 -> 
MRM :
Completed addition of Instruction lw$t3,3668($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 6655 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 6656 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 6657 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 6658 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 6659 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 6660 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 6661 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 263276 = 3100
Core Execution :

Clock Cycle 6662 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6663 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6664 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6665 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6666 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6667 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6668 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6669 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6670 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6671 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6672 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6673 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 436 1784 on Line 18
Core Execution :

Clock Cycle 6674 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6675 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,20($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 20 3952 on Line 24
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6676 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 20 3952 on Line 24
Core Execution :

Clock Cycle 6677 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6678 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,216($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 216 $t2 on Line 47
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6679 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 216 $t2 on Line 47
Core Execution :
File Number 4 : addi$t2,$t0,3688
File Number 4 : $t2 = 10832

Clock Cycle 6680 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,584($zero) on Line 59

Clock Cycle 6681 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t4,3300
File Number 4 : $t4 = 7828

Clock Cycle 6682 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t0,1832
File Number 4 : $t1 = 8976

Clock Cycle 6683 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6684 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6685 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6686 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3804($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3804 3100 on Line 570
Row 768 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6687 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,584($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6688 -> 
MRM :
Completed addition of Instruction lw$t3,584($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3452($zero) on Line 62

Clock Cycle 6689 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3452($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6690 -> 
MRM :
Completed addition of Instruction lw$t1,3452($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1076($zero) on Line 63

Clock Cycle 6691 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1076($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6692 -> 
MRM :
Completed addition of Instruction lw$t0,1076($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6693 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6694 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6695 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 786452 = 3952
Memory at 786868 = 1784
Core Execution :

Clock Cycle 6696 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6697 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6698 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6699 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6700 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6701 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6702 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6703 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6704 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6705 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6706 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6707 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3804 3100 on Line 570
Core Execution :

Clock Cycle 6708 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6709 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3596($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3596 1636 on Line 571
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6710 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3596 1636 on Line 571
Core Execution :

Clock Cycle 6711 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6712 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3952($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3952 $t1 on Line 574
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6713 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3952 $t1 on Line 574
Core Execution :
File Number 2 : addi$t1,$t0,2140
File Number 2 : $t1 = 5424

Clock Cycle 6714 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3300($zero) on Line 582

Clock Cycle 6715 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3668($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3668 $t3 on Line 580
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6716 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3300($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3668 $t3 on Line 580
Core Execution :

Clock Cycle 6717 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6718 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6719 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6720 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6721 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6722 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6723 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6724 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6725 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6726 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6727 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6728 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1076($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1076 $t0 on Line 63
Row 259 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6729 -> 
MRM :
Completed addition of Instruction lw$t0,3300($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3640($zero) on Line 583

Clock Cycle 6730 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3640($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : addi$t3,$t3,140
File Number 2 : $t3 = 140

Clock Cycle 6731 -> 
MRM :
Completed addition of Instruction sw$t1,3640($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1020($zero) on Line 585

Clock Cycle 6732 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1020($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 6733 -> 
MRM :
Completed addition of Instruction lw$t0,1020($zero) of Core 2
Removed instruction lw$t0,3300($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1832($zero) on Line 586

Clock Cycle 6734 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1832($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 6735 -> 
MRM :
Completed addition of Instruction sw$t1,1832($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3628($zero) on Line 587

Clock Cycle 6736 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3628($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 2 : addi$t4,$t3,552
File Number 2 : $t4 = 692

Clock Cycle 6737 -> 
MRM :
Completed addition of Instruction sw$t3,3628($zero) of Core 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 265740 = 1636
Memory at 265948 = 3100
Core Execution :

Clock Cycle 6738 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6739 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6740 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6741 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6742 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6743 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6744 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6745 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6746 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6747 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6748 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6749 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1076 $t0 on Line 63
Core Execution :
File Number 4 : addi$t0,$t2,1188
File Number 4 : $t0 = 12020

Clock Cycle 6750 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,2484
File Number 4 : $t0 = 14504

Clock Cycle 6751 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6752 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6753 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6754 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,568($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 568 0 on Line 568
Row 769 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 6755 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 6756 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 6757 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 6758 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 6759 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 6760 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 6761 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 6762 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 6763 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 6764 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 6765 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 568 0 on Line 568
Core Execution :

Clock Cycle 6766 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6767 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1020($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1020 $t0 on Line 585
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6768 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1020 $t0 on Line 585
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3776($zero) on Line 589

Clock Cycle 6769 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6770 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6771 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6772 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6773 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6774 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6775 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6776 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6777 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6778 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6779 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6780 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,584($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 584 $t3 on Line 59
Row 256 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6781 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3776($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 6782 -> 
MRM :
Completed addition of Instruction sw$t0,3776($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3364($zero) on Line 590

Clock Cycle 6783 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3364($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 6784 -> 
MRM :
Completed addition of Instruction lw$t3,3364($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,220($zero) on Line 591

Clock Cycle 6785 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,220($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 6786 -> 
MRM :
Completed addition of Instruction sw$t1,220($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 6787 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 6788 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 6789 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 6790 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6791 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6792 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6793 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6794 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6795 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6796 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6797 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6798 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6799 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6800 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6801 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 584 $t3 on Line 59
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1168($zero) on Line 66

Clock Cycle 6802 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t0,1640
File Number 4 : $t3 = 16144

Clock Cycle 6803 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6804 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6805 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6806 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6807 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6808 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6809 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3640($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3640 5424 on Line 583
Row 768 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 6810 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1168($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 6811 -> 
MRM :
Completed addition of Instruction sw$t3,1168($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2280($zero) on Line 68

Clock Cycle 6812 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2280($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 6813 -> 
MRM :
Completed addition of Instruction sw$t3,2280($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1596($zero) on Line 69

Clock Cycle 6814 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1596($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 6815 -> 
MRM :
Completed addition of Instruction sw$t3,1596($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,888($zero) on Line 70

Clock Cycle 6816 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,888($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 6817 -> 
MRM :
Completed addition of Instruction sw$t2,888($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 6818 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 6819 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 6820 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3640 5424 on Line 583
Core Execution :

Clock Cycle 6821 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6822 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3628($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3628 140 on Line 587
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6823 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3628 140 on Line 587
Core Execution :

Clock Cycle 6824 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6825 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3776($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3776 0 on Line 589
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6826 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3776 0 on Line 589
Core Execution :

Clock Cycle 6827 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6828 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3364($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3364 $t3 on Line 590
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6829 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3364 $t3 on Line 590
Core Execution :
File Number 2 : addi$t2,$t3,3308
File Number 2 : $t2 = 3308

Clock Cycle 6830 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t1,3376
File Number 2 : $t3 = 8800

Clock Cycle 6831 -> 
MRM :
1/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1724($zero) on Line 594

Clock Cycle 6832 -> 
MRM :
2/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6833 -> 
MRM :
3/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6834 -> 
MRM :
4/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6835 -> 
MRM :
5/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6836 -> 
MRM :
6/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6837 -> 
MRM :
7/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6838 -> 
MRM :
8/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6839 -> 
MRM :
9/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6840 -> 
MRM :
10/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6841 -> 
MRM :
11/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6842 -> 
MRM :
12/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6843 -> 
MRM :
13/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6844 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3808($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3808 11472 on Line 57
Row 259 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6845 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1724($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 6846 -> 
MRM :
Completed addition of Instruction sw$t1,1724($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2724($zero) on Line 595

Clock Cycle 6847 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2724($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 6848 -> 
MRM :
Completed addition of Instruction lw$t4,2724($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 6849 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 6850 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 6851 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 6852 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 6853 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 265772 = 140
Memory at 265784 = 5424
Core Execution :

Clock Cycle 6854 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6855 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6856 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6857 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6858 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6859 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6860 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6861 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6862 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6863 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6864 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6865 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3808 11472 on Line 57
Core Execution :

Clock Cycle 6866 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6867 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3452($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3452 $t1 on Line 62
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6868 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3452 $t1 on Line 62
Core Execution :
File Number 4 : addi$t4,$t1,3884
File Number 4 : $t4 = 3884

Clock Cycle 6869 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,2684
File Number 4 : $t3 = 2684

Clock Cycle 6870 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3208($zero) on Line 73

Clock Cycle 6871 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t2,1996
File Number 4 : $t1 = 12828

Clock Cycle 6872 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6873 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6874 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6875 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2496($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2496 3284 on Line 564
Row 771 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6876 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3208($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6877 -> 
MRM :
Completed addition of Instruction lw$t3,3208($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2052($zero) on Line 75

Clock Cycle 6878 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2052($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6879 -> 
MRM :
Completed addition of Instruction lw$t0,2052($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3648($zero) on Line 76

Clock Cycle 6880 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3648($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6881 -> 
MRM :
Completed addition of Instruction lw$t1,3648($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1628($zero) on Line 77

Clock Cycle 6882 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1628($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6883 -> 
MRM :
Completed addition of Instruction lw$t2,1628($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3236($zero) on Line 78

Clock Cycle 6884 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3236($zero) of Core : 4
DRAM: 
File Number 2 : Completed 10/22
Memory at 790240 = 11472
Core Execution :

Clock Cycle 6885 -> 
MRM :
Completed addition of Instruction lw$t0,3236($zero) of Core 4
Removed instruction lw$t0,2052($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3092($zero) on Line 79

Clock Cycle 6886 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3092($zero) of Core : 4
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6887 -> 
MRM :
Completed addition of Instruction lw$t0,3092($zero) of Core 4
Removed instruction lw$t0,3236($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2656($zero) on Line 80

Clock Cycle 6888 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2656($zero) of Core : 4
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6889 -> 
MRM :
Completed addition of Instruction lw$t1,2656($zero) of Core 4
Removed instruction lw$t1,3648($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6890 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6891 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6892 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6893 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6894 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6895 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6896 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2496 3284 on Line 564
Core Execution :

Clock Cycle 6897 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6898 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2828($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2828 3100 on Line 566
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6899 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2828 3100 on Line 566
Core Execution :

Clock Cycle 6900 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6901 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2572($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2572 5316 on Line 573
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6902 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2572 5316 on Line 573
Core Execution :

Clock Cycle 6903 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6904 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2724($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2724 $t4 on Line 595
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 6905 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2724 $t4 on Line 595
Core Execution :
File Number 2 : addi$t0,$t4,2472
File Number 2 : $t0 = 2472

Clock Cycle 6906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t2,1100
File Number 2 : $t1 = 4408

Clock Cycle 6907 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,528($zero) on Line 598

Clock Cycle 6908 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t3,968
File Number 2 : $t0 = 9768

Clock Cycle 6909 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6910 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6911 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6912 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6913 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6914 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6915 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6916 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6917 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1168($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1168 0 on Line 66
Row 258 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 6918 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,528($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 6919 -> 
MRM :
Completed addition of Instruction sw$t2,528($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1508($zero) on Line 600

Clock Cycle 6920 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1508($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 6921 -> 
MRM :
Completed addition of Instruction lw$t2,1508($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2252($zero) on Line 601

Clock Cycle 6922 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2252($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 6923 -> 
MRM :
Completed addition of Instruction lw$t0,2252($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 6924 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 6925 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 6926 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 264640 = 3284
Memory at 264716 = 5316
Memory at 264972 = 3100
Core Execution :

Clock Cycle 6927 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 6928 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 6929 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 6930 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 6931 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 6932 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 6933 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 6934 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 6935 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 6936 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 6937 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 6938 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1168 0 on Line 66
Core Execution :

Clock Cycle 6939 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6940 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1596($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1596 16144 on Line 69
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6941 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1596 16144 on Line 69
Core Execution :

Clock Cycle 6942 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6943 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1628($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1628 $t2 on Line 77
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6944 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1628 $t2 on Line 77
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3316($zero) on Line 81

Clock Cycle 6945 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6946 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6947 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6948 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6949 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6950 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6951 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2252($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2252 $t0 on Line 601
Row 769 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 6952 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3316($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 6953 -> 
MRM :
Completed addition of Instruction sw$t2,3316($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3444($zero) on Line 82

Clock Cycle 6954 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3444($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 6955 -> 
MRM :
Completed addition of Instruction sw$t2,3444($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 6956 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 6957 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 6958 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 6959 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 6960 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 788028 = 16144
Core Execution :

Clock Cycle 6961 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 6962 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 6963 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 6964 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 6965 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 6966 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 6967 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 6968 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 6969 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 6970 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 6971 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 6972 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2252 $t0 on Line 601
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,384($zero) on Line 602

Clock Cycle 6973 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t4,3480
File Number 2 : $t3 = 3480

Clock Cycle 6974 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6975 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6976 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6977 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6978 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6979 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6980 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6981 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6982 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6983 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6984 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 6985 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3208($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3208 $t3 on Line 73
Row 258 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 6986 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,384($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 6987 -> 
MRM :
Completed addition of Instruction sw$t0,384($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3972($zero) on Line 604

Clock Cycle 6988 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3972($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 6989 -> 
MRM :
Completed addition of Instruction lw$t3,3972($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 6990 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 6991 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 6992 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 6993 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 6994 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 6995 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 6996 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3208 $t3 on Line 73
Core Execution :

Clock Cycle 6997 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 6998 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3092($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3092 $t0 on Line 79
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 6999 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3092 $t0 on Line 79
Core Execution :

Clock Cycle 7000 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7001 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3316($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3316 0 on Line 81
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7002 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3316 0 on Line 81
Core Execution :

Clock Cycle 7003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7004 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3444($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3444 0 on Line 82
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7005 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3444 0 on Line 82
Core Execution :

Clock Cycle 7006 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7007 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7008 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7009 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7010 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7011 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1832($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1832 5424 on Line 586
Row 771 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7012 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7013 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 7014 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7015 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7016 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7017 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7018 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7019 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7020 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 7021 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7022 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7023 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7024 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7025 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7026 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7027 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7028 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7029 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7030 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7031 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7032 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1832 5424 on Line 586
Core Execution :

Clock Cycle 7033 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7034 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1724($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1724 5424 on Line 594
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7035 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1724 5424 on Line 594
Core Execution :

Clock Cycle 7036 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7037 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1508 $t2 on Line 600
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7038 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1508 $t2 on Line 600
Core Execution :
File Number 2 : addi$t2,$t0,3620
File Number 2 : $t2 = 3620

Clock Cycle 7039 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,536($zero) on Line 606

Clock Cycle 7040 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t4,620
File Number 2 : $t0 = 620

Clock Cycle 7041 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7042 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7043 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7044 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7045 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7046 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7047 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7048 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7049 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7050 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2840($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2840 11472 on Line 56
Row 257 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7051 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,536($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 7052 -> 
MRM :
Completed addition of Instruction lw$t1,536($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1856($zero) on Line 608

Clock Cycle 7053 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1856($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 7054 -> 
MRM :
Completed addition of Instruction lw$t4,1856($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 7055 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 7056 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 7057 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 7058 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 7059 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 263868 = 5424
Memory at 263976 = 5424
Core Execution :

Clock Cycle 7060 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 7061 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 7062 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 7063 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 7064 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7065 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7066 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7067 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7068 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7069 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7070 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7071 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2840 11472 on Line 56
Core Execution :

Clock Cycle 7072 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7073 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2280($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2280 16144 on Line 68
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7074 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2280 16144 on Line 68
Core Execution :

Clock Cycle 7075 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7076 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2656($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2656 $t1 on Line 80
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7077 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2656 $t1 on Line 80
Core Execution :
File Number 4 : addi$t0,$t1,2712
File Number 4 : $t0 = 2712

Clock Cycle 7078 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2108($zero) on Line 84

Clock Cycle 7079 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7080 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7081 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7082 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,220($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 220 5424 on Line 591
Row 770 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7083 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2108($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7084 -> 
MRM :
Completed addition of Instruction lw$t1,2108($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3324($zero) on Line 85

Clock Cycle 7085 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3324($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7086 -> 
MRM :
Completed addition of Instruction lw$t3,3324($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1608($zero) on Line 86

Clock Cycle 7087 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1608($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7088 -> 
MRM :
Completed addition of Instruction lw$t4,1608($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,172($zero) on Line 87

Clock Cycle 7089 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,172($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : addi$t0,$t0,2376
File Number 4 : $t0 = 5088

Clock Cycle 7090 -> 
MRM :
Completed addition of Instruction sw$t0,172($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7091 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 788712 = 16144
Memory at 789272 = 11472
Core Execution :

Clock Cycle 7092 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7093 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7094 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7095 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7096 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7097 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7098 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7099 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7100 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7101 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7102 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7103 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 220 5424 on Line 591
Core Execution :

Clock Cycle 7104 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7105 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,528($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 528 3308 on Line 598
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7106 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 528 3308 on Line 598
Core Execution :

Clock Cycle 7107 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7108 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,384($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 384 0 on Line 602
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7109 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 384 0 on Line 602
Core Execution :

Clock Cycle 7110 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7111 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,536($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 536 $t1 on Line 606
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7112 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 536 $t1 on Line 606
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2264($zero) on Line 609

Clock Cycle 7113 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7114 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7115 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7116 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7117 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7118 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7119 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7120 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7121 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7122 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7123 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7124 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7125 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2108($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2108 $t1 on Line 84
Row 256 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7126 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2264($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 7127 -> 
MRM :
Completed addition of Instruction sw$t1,2264($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 7128 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 7129 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 7130 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 7131 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 7132 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 7133 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 7134 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 262364 = 5424
Memory at 262672 = 3308
Core Execution :

Clock Cycle 7135 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 7136 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 7137 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 7138 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 7139 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7140 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7141 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7142 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7143 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7144 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7145 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7146 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2108 $t1 on Line 84
Core Execution :
File Number 4 : addi$t0,$t1,224
File Number 4 : $t0 = 224

Clock Cycle 7147 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2380($zero) on Line 90

Clock Cycle 7148 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7149 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7150 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7151 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1856($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1856 $t4 on Line 608
Row 770 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 7152 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2380($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 7153 -> 
MRM :
Completed addition of Instruction lw$t3,2380($zero) of Core 4
Removed instruction lw$t3,3324($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1128($zero) on Line 91

Clock Cycle 7154 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1128($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 7155 -> 
MRM :
Completed addition of Instruction lw$t3,1128($zero) of Core 4
Removed instruction lw$t3,2380($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3512($zero) on Line 92

Clock Cycle 7156 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3512($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 7157 -> 
MRM :
Completed addition of Instruction sw$t1,3512($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 7158 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 7159 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 7160 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 7161 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 7162 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1856 $t4 on Line 608
Core Execution :
File Number 2 : addi$t4,$t1,3304
File Number 2 : $t4 = 3304

Clock Cycle 7163 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7164 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7165 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7166 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7167 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7168 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7169 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7170 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7171 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7172 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7173 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7174 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1608($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1608 $t4 on Line 86
Row 257 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7175 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7176 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 7177 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7178 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 7179 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7180 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7181 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7182 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7183 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7184 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7185 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1608 $t4 on Line 86
Core Execution :

Clock Cycle 7186 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7187 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1128($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1128 $t3 on Line 91
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7188 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1128 $t3 on Line 91
Core Execution :
File Number 4 : addi$t4,$t3,3548
File Number 4 : $t4 = 3548

Clock Cycle 7189 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,600($zero) on Line 94

Clock Cycle 7190 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7191 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7192 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7193 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7194 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3972($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3972 $t3 on Line 604
Row 769 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 7195 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,600($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 7196 -> 
MRM :
Completed addition of Instruction sw$t2,600($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,560($zero) on Line 95

Clock Cycle 7197 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,560($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 4 : addi$t3,$t1,612
File Number 4 : $t3 = 612

Clock Cycle 7198 -> 
MRM :
Completed addition of Instruction lw$t0,560($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,872($zero) on Line 97

Clock Cycle 7199 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,872($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 7200 -> 
MRM :
Completed addition of Instruction lw$t0,872($zero) of Core 4
Removed instruction lw$t0,560($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3008($zero) on Line 98

Clock Cycle 7201 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3008($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 7202 -> 
MRM :
Completed addition of Instruction lw$t4,3008($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 7203 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 7204 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 7205 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3972 $t3 on Line 604
Core Execution :
File Number 2 : addi$t3,$t4,1744
File Number 2 : $t3 = 5048

Clock Cycle 7206 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1388($zero) on Line 612

Clock Cycle 7207 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t0,3748
File Number 2 : $t0 = 4368

Clock Cycle 7208 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7209 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7210 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7211 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7212 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7213 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7214 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7215 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,888($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 888 10832 on Line 70
Row 259 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7216 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1388($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7217 -> 
MRM :
Completed addition of Instruction lw$t4,1388($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1300($zero) on Line 614

Clock Cycle 7218 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1300($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7219 -> 
MRM :
Completed addition of Instruction lw$t1,1300($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3596($zero) on Line 615

Clock Cycle 7220 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3596($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7221 -> 
MRM :
Completed addition of Instruction lw$t2,3596($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2984($zero) on Line 616

Clock Cycle 7222 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2984($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7223 -> 
MRM :
Completed addition of Instruction lw$t2,2984($zero) of Core 2
Removed instruction lw$t2,3596($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3672($zero) on Line 617

Clock Cycle 7224 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3672($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7225 -> 
MRM :
Completed addition of Instruction lw$t3,3672($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7226 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 888 10832 on Line 70
Core Execution :

Clock Cycle 7227 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7228 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,172($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 172 2712 on Line 87
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7229 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 172 2712 on Line 87
Core Execution :

Clock Cycle 7230 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7231 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,600($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 600 0 on Line 94
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7232 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 600 0 on Line 94
Core Execution :

Clock Cycle 7233 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7234 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,872($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 872 $t0 on Line 97
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7235 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 872 $t0 on Line 97
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3308($zero) on Line 99

Clock Cycle 7236 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t1,2368
File Number 4 : $t2 = 2368

Clock Cycle 7237 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7238 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7239 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7240 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7241 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7242 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3672($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3672 $t3 on Line 617
Row 768 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7243 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3308($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7244 -> 
MRM :
Completed addition of Instruction sw$t0,3308($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1508($zero) on Line 101

Clock Cycle 7245 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1508($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7246 -> 
MRM :
Completed addition of Instruction lw$t3,1508($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1424($zero) on Line 102

Clock Cycle 7247 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1424($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7248 -> 
MRM :
Completed addition of Instruction lw$t0,1424($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7249 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7250 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7251 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 786604 = 2712
Memory at 787320 = 10832
Core Execution :

Clock Cycle 7252 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7253 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7254 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7255 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7256 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7257 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7258 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7259 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7260 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7261 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7262 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7263 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3672 $t3 on Line 617
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1684($zero) on Line 618

Clock Cycle 7264 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7265 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7266 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7267 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7268 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7269 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7270 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7271 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7272 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7273 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7274 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7275 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3008($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3008 $t4 on Line 98
Row 259 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7276 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1684($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7277 -> 
MRM :
Completed addition of Instruction sw$t3,1684($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 7278 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7279 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 7280 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7281 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7282 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7283 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7284 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7285 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7286 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3008 $t4 on Line 98
Core Execution :
File Number 4 : addi$t4,$t2,660
File Number 4 : $t4 = 3028

Clock Cycle 7287 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7288 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7289 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7290 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7291 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1388($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1388 $t4 on Line 612
Row 770 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 7292 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 7293 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 7294 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 7295 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 7296 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 7297 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 7298 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 7299 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 7300 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 7301 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 7302 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1388 $t4 on Line 612
Core Execution :

Clock Cycle 7303 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7304 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1300($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1300 $t1 on Line 614
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7305 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1300 $t1 on Line 614
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,924($zero) on Line 619

Clock Cycle 7306 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7307 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1684($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1684 0 on Line 618
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7308 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,924($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1684 0 on Line 618
Core Execution :

Clock Cycle 7309 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7310 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7311 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7312 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7313 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7314 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7315 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7316 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7317 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7318 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1508($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1508 $t3 on Line 101
Row 257 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7319 -> 
MRM :
Completed addition of Instruction sw$t1,924($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1992($zero) on Line 620

Clock Cycle 7320 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1992($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : addi$t0,$t0,348
File Number 2 : $t0 = 4716

Clock Cycle 7321 -> 
MRM :
Completed addition of Instruction lw$t1,1992($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1404($zero) on Line 622

Clock Cycle 7322 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1404($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 7323 -> 
MRM :
Completed addition of Instruction sw$t0,1404($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1552($zero) on Line 623

Clock Cycle 7324 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1552($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 7325 -> 
MRM :
Completed addition of Instruction lw$t0,1552($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1736($zero) on Line 624

Clock Cycle 7326 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1736($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 7327 -> 
MRM :
Completed addition of Instruction lw$t2,1736($zero) of Core 2
Removed instruction lw$t2,2984($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 10/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,212($zero) on Line 625

Clock Cycle 7328 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,212($zero) of Core : 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 7329 -> 
MRM :
Completed addition of Instruction lw$t1,212($zero) of Core 2
Removed instruction lw$t1,1992($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,272($zero) on Line 626

Clock Cycle 7330 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,272($zero) of Core : 2
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 7331 -> 
MRM :
Completed addition of Instruction lw$t3,272($zero) of Core 2
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,272($zero) on Line 627

Clock Cycle 7332 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,272($zero) of Core : 2
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7333 -> 
MRM :
Completed addition of Instruction lw$t1,272($zero) of Core 2
Removed instruction lw$t1,212($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7334 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7335 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7336 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7337 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7338 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7339 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1508 $t3 on Line 101
Core Execution :

Clock Cycle 7340 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7341 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1424($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1424 $t0 on Line 102
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7342 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1424 $t0 on Line 102
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2004($zero) on Line 104

Clock Cycle 7343 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7344 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7345 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7346 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7347 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7348 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1404($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1404 4716 on Line 622
Row 769 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 7349 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2004($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 7350 -> 
MRM :
Completed addition of Instruction sw$t0,2004($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3852($zero) on Line 105

Clock Cycle 7351 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3852($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 7352 -> 
MRM :
Completed addition of Instruction lw$t3,3852($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 7353 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 7354 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 7355 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 7356 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 7357 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 7358 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 7359 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1404 4716 on Line 622
Core Execution :

Clock Cycle 7360 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7361 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1552($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1552 $t0 on Line 623
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7362 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1552 $t0 on Line 623
Core Execution :

Clock Cycle 7363 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7364 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1736($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1736 $t2 on Line 624
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7365 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1736 $t2 on Line 624
Core Execution :

Clock Cycle 7366 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7367 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7368 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7369 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7370 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,924($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 924 0 on Line 619
Row 257 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7371 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7372 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 7373 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7374 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7375 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7376 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7377 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7378 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7379 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 7380 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7381 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7382 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7383 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7384 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7385 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7386 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7387 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7388 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7389 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7390 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7391 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 924 0 on Line 619
Core Execution :

Clock Cycle 7392 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7393 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,272($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 272 $t3 on Line 626
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7394 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 272 $t3 on Line 626
Core Execution :

Clock Cycle 7395 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7396 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,272($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 272 $t1 on Line 627
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7397 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 272 $t1 on Line 627
Core Execution :
File Number 2 : addi$t0,$t1,3632
File Number 2 : $t0 = 3632

Clock Cycle 7398 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,372($zero) on Line 629

Clock Cycle 7399 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t1,3308
File Number 2 : $t3 = 3308

Clock Cycle 7400 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7401 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7402 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7403 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7404 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7405 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7406 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7407 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7408 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3512($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3512 0 on Line 92
Row 256 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7409 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,372($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 7410 -> 
MRM :
Completed addition of Instruction lw$t0,372($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 7411 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 7412 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 7413 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 7414 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 7415 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 7416 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 7417 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 7418 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 7419 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 7420 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 7421 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 7422 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7423 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7424 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7425 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7426 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7427 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7428 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7429 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3512 0 on Line 92
Core Execution :

Clock Cycle 7430 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7431 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3308($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3308 0 on Line 99
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7432 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3308 0 on Line 99
Core Execution :

Clock Cycle 7433 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7434 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3852($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3852 $t3 on Line 105
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7435 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3852 $t3 on Line 105
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3424($zero) on Line 106

Clock Cycle 7436 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7437 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7438 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7439 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7440 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,372($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 372 $t0 on Line 629
Row 771 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7441 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3424($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7442 -> 
MRM :
Completed addition of Instruction sw$t3,3424($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,744($zero) on Line 107

Clock Cycle 7443 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,744($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : addi$t2,$t2,2880
File Number 4 : $t2 = 5248

Clock Cycle 7444 -> 
MRM :
Completed addition of Instruction sw$t3,744($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : addi$t1,$t0,1596
File Number 4 : $t1 = 1596

Clock Cycle 7445 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,676($zero) on Line 110

Clock Cycle 7446 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,676($zero) of Core : 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : addi$t2,$t0,3820
File Number 4 : $t2 = 3820

Clock Cycle 7447 -> 
MRM :
Completed addition of Instruction sw$t0,676($zero) of Core 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,140($zero) on Line 112

Clock Cycle 7448 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,140($zero) of Core : 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 4 : addi$t0,$t0,616
File Number 4 : $t0 = 616

Clock Cycle 7449 -> 
MRM :
Completed addition of Instruction lw$t4,140($zero) of Core 4
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 7450 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7451 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7452 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7453 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7454 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7455 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7456 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7457 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7458 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7459 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7460 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7461 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 372 $t0 on Line 629
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3636($zero) on Line 631

Clock Cycle 7462 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t0,3596
File Number 2 : $t4 = 3596

Clock Cycle 7463 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7464 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7465 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7466 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7467 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7468 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7469 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7470 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7471 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,744($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 744 0 on Line 107
Row 256 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7472 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3636($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7473 -> 
MRM :
Completed addition of Instruction sw$t0,3636($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2368($zero) on Line 633

Clock Cycle 7474 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2368($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7475 -> 
MRM :
Completed addition of Instruction lw$t0,2368($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 7476 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7477 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7478 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7479 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7480 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7481 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7482 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 744 0 on Line 107
Core Execution :

Clock Cycle 7483 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7484 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,676($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 676 0 on Line 110
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7485 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 676 0 on Line 110
Core Execution :

Clock Cycle 7486 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7487 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,140($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 140 $t4 on Line 112
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7488 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 140 $t4 on Line 112
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2512($zero) on Line 114

Clock Cycle 7489 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7490 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7491 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7492 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7493 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2264($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2264 0 on Line 609
Row 768 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7494 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2512($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7495 -> 
MRM :
Completed addition of Instruction sw$t4,2512($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1940($zero) on Line 115

Clock Cycle 7496 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1940($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7497 -> 
MRM :
Completed addition of Instruction sw$t4,1940($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,92($zero) on Line 116

Clock Cycle 7498 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,92($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7499 -> 
MRM :
Completed addition of Instruction sw$t3,92($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2648($zero) on Line 117

Clock Cycle 7500 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2648($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : addi$t0,$t4,56
File Number 4 : $t0 = 56

Clock Cycle 7501 -> 
MRM :
Completed addition of Instruction sw$t4,2648($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,624($zero) on Line 119

Clock Cycle 7502 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,624($zero) of Core : 4
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 7503 -> 
MRM :
Completed addition of Instruction lw$t3,624($zero) of Core 4
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,328($zero) on Line 120

Clock Cycle 7504 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,328($zero) of Core : 4
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 4 : addi$t4,$t4,744
File Number 4 : $t4 = 744

Clock Cycle 7505 -> 
MRM :
Completed addition of Instruction sw$t4,328($zero) of Core 4
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 4 : addi$t4,$t2,1032
File Number 4 : $t4 = 4852

Clock Cycle 7506 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7507 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7508 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7509 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7510 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7511 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7512 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7513 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7514 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2264 0 on Line 609
Core Execution :

Clock Cycle 7515 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7516 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2368($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2368 $t0 on Line 633
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7517 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2368 $t0 on Line 633
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3880($zero) on Line 634

Clock Cycle 7518 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7519 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7520 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7521 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7522 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7523 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7524 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7525 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7526 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7527 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,92($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 92 0 on Line 116
Row 258 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7528 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3880($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 7529 -> 
MRM :
Completed addition of Instruction sw$t0,3880($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2380($zero) on Line 635

Clock Cycle 7530 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2380($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 7531 -> 
MRM :
Completed addition of Instruction lw$t4,2380($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1548($zero) on Line 636

Clock Cycle 7532 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1548($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 7533 -> 
MRM :
Completed addition of Instruction lw$t0,1548($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 7534 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 7535 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 7536 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 7537 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 7538 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 7539 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 7540 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 7541 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7542 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7543 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7544 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7545 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7546 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7547 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7548 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 92 0 on Line 116
Core Execution :

Clock Cycle 7549 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7550 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,624($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 624 $t3 on Line 119
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7551 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 624 $t3 on Line 119
Core Execution :
File Number 4 : addi$t3,$t0,1888
File Number 4 : $t3 = 1944

Clock Cycle 7552 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,224($zero) on Line 124

Clock Cycle 7553 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,328($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 328 0 on Line 120
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7554 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,224($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 328 0 on Line 120
Core Execution :

Clock Cycle 7555 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7556 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7557 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7558 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7559 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1548($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1548 $t0 on Line 636
Row 768 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7560 -> 
MRM :
Completed addition of Instruction lw$t0,224($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7561 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 7562 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7563 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7564 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7565 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7566 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7567 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7568 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 7569 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7570 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7571 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7572 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7573 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7574 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7575 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7576 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7577 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7578 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7579 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7580 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1548 $t0 on Line 636
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1052($zero) on Line 637

Clock Cycle 7581 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7582 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7583 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7584 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7585 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7586 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7587 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7588 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7589 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7590 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7591 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,224($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 224 $t0 on Line 124
Row 257 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7592 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1052($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7593 -> 
MRM :
Completed addition of Instruction sw$t0,1052($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,720($zero) on Line 638

Clock Cycle 7594 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,720($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 2 : addi$t0,$t0,1056
File Number 2 : $t0 = 1056

Clock Cycle 7595 -> 
MRM :
Completed addition of Instruction sw$t3,720($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 7596 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7597 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7598 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7599 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7600 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7601 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7602 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 224 $t0 on Line 124
Core Execution :
File Number 4 : addi$t3,$t0,952
File Number 4 : $t3 = 952

Clock Cycle 7603 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t3,2860
File Number 4 : $t0 = 3812

Clock Cycle 7604 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,480($zero) on Line 127

Clock Cycle 7605 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7606 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7607 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7608 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7609 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2380($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2380 $t4 on Line 635
Row 768 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 7610 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,480($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 7611 -> 
MRM :
Completed addition of Instruction lw$t3,480($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 7612 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 7613 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 7614 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 7615 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 7616 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 7617 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 7618 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 7619 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 7620 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2380 $t4 on Line 635
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1264($zero) on Line 640

Clock Cycle 7621 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7622 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7623 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7624 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7625 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7626 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7627 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7628 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7629 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7630 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7631 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7632 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,480($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 480 $t3 on Line 127
Row 258 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7633 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1264($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7634 -> 
MRM :
Completed addition of Instruction sw$t4,1264($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3896($zero) on Line 641

Clock Cycle 7635 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3896($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7636 -> 
MRM :
Completed addition of Instruction lw$t0,3896($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1048($zero) on Line 642

Clock Cycle 7637 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1048($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7638 -> 
MRM :
Completed addition of Instruction sw$t1,1048($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7639 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7640 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7641 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7642 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7643 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 480 $t3 on Line 127
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3276($zero) on Line 128

Clock Cycle 7644 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t4,1504
File Number 4 : $t4 = 6356

Clock Cycle 7645 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,856
File Number 4 : $t3 = 2452

Clock Cycle 7646 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,248
File Number 4 : $t3 = 1844

Clock Cycle 7647 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7648 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7649 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7650 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3636 0 on Line 631
Row 768 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 7651 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3276($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 7652 -> 
MRM :
Completed addition of Instruction sw$t3,3276($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2308($zero) on Line 132

Clock Cycle 7653 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2308($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 7654 -> 
MRM :
Completed addition of Instruction sw$t4,2308($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2212($zero) on Line 133

Clock Cycle 7655 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2212($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 7656 -> 
MRM :
Completed addition of Instruction lw$t1,2212($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,696($zero) on Line 134

Clock Cycle 7657 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,696($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 7658 -> 
MRM :
Completed addition of Instruction sw$t0,696($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2072($zero) on Line 135

Clock Cycle 7659 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2072($zero) of Core : 4
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 7660 -> 
MRM :
Completed addition of Instruction lw$t0,2072($zero) of Core 4
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2884($zero) on Line 136

Clock Cycle 7661 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2884($zero) of Core : 4
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3636 0 on Line 631
Core Execution :

Clock Cycle 7662 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7663 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3880($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3880 0 on Line 634
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7664 -> 
MRM :
Completed addition of Instruction lw$t1,2884($zero) of Core 4
Removed instruction lw$t1,2212($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3880 0 on Line 634
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1432($zero) on Line 137

Clock Cycle 7665 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7666 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3896($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3896 $t0 on Line 641
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7667 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1432($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3896 $t0 on Line 641
Core Execution :

Clock Cycle 7668 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7669 -> 
MRM :
1/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7670 -> 
MRM :
2/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7671 -> 
MRM :
3/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7672 -> 
MRM :
4/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7673 -> 
MRM :
5/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7674 -> 
MRM :
6/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7675 -> 
MRM :
7/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7676 -> 
MRM :
8/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7677 -> 
MRM :
9/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7678 -> 
MRM :
10/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7679 -> 
MRM :
11/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7680 -> 
MRM :
12/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7681 -> 
MRM :
13/14 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7682 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,428($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 428 0 on Line 988
Row 259 will be copied back to DRAM and Row 0 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 7683 -> 
MRM :
Completed addition of Instruction sw$t3,1432($zero) of Core 4
DRAM: 
File Number 1 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,436($zero) on Line 643

Clock Cycle 7684 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,436($zero) of Core : 2
DRAM: 
File Number 1 : Completed 3/22
Core Execution :
File Number 2 : addi$t4,$t4,2620
File Number 2 : $t4 = 2620

Clock Cycle 7685 -> 
MRM :
Completed addition of Instruction sw$t0,436($zero) of Core 2
DRAM: 
File Number 1 : Completed 4/22
Core Execution :
File Number 2 : addi$t3,$t2,3712
File Number 2 : $t3 = 3712

Clock Cycle 7686 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2600($zero) on Line 646

Clock Cycle 7687 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2600($zero) of Core : 2
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 7688 -> 
MRM :
Completed addition of Instruction lw$t1,2600($zero) of Core 2
DRAM: 
File Number 1 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3940($zero) on Line 647

Clock Cycle 7689 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3940($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 7690 -> 
MRM :
Completed addition of Instruction lw$t2,3940($zero) of Core 2
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 7691 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 266024 = 0
Core Execution :

Clock Cycle 7692 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 7693 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 7694 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 7695 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 7696 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 7697 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 7698 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 7699 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 7700 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 7701 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 7702 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 7703 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : Finished Instruction sw 428 0 on Line 988
Core Execution :

Clock Cycle 7704 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7705 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7706 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7707 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7708 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7709 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2600($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2600 $t1 on Line 646
Row 0 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7710 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7711 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 7712 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7713 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7714 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7715 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7716 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7717 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7718 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 7719 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7720 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7721 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7722 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7723 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7724 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7725 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7726 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7727 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7728 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7729 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7730 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2600 $t1 on Line 646
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1248($zero) on Line 648

Clock Cycle 7731 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7732 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7733 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7734 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7735 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7736 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7737 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7738 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7739 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7740 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7741 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7742 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7743 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2512($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2512 0 on Line 114
Row 258 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7744 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1248($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7745 -> 
MRM :
Completed addition of Instruction sw$t1,1248($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2940($zero) on Line 649

Clock Cycle 7746 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2940($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7747 -> 
MRM :
Completed addition of Instruction lw$t1,2940($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 7748 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7749 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7750 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7751 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7752 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7753 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7754 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2512 0 on Line 114
Core Execution :

Clock Cycle 7755 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7756 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2648($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2648 0 on Line 117
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7757 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2648 0 on Line 117
Core Execution :

Clock Cycle 7758 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7759 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2308($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2308 6356 on Line 132
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7760 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2308 6356 on Line 132
Core Execution :

Clock Cycle 7761 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7762 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2072($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2072 $t0 on Line 135
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7763 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2072 $t0 on Line 135
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2884($zero) on Line 138

Clock Cycle 7764 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t2,1792
File Number 4 : $t0 = 5612

Clock Cycle 7765 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2884($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2884 $t1 on Line 136
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : addi$t2,$t0,3304
File Number 4 : $t2 = 8916

Clock Cycle 7766 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2884($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2884 $t1 on Line 136
Core Execution :

Clock Cycle 7767 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7768 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7769 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7770 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7771 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7772 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2940($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2940 $t1 on Line 649
Row 770 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7773 -> 
MRM :
Completed addition of Instruction sw$t0,2884($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,980($zero) on Line 141

Clock Cycle 7774 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,980($zero) of Core : 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : addi$t4,$t0,3348
File Number 4 : $t4 = 8960

Clock Cycle 7775 -> 
MRM :
Completed addition of Instruction sw$t3,980($zero) of Core 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2860($zero) on Line 143

Clock Cycle 7776 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2860($zero) of Core : 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7777 -> 
MRM :
Completed addition of Instruction sw$t3,2860($zero) of Core 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1008($zero) on Line 144

Clock Cycle 7778 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1008($zero) of Core : 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7779 -> 
MRM :
Completed addition of Instruction lw$t4,1008($zero) of Core 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1908($zero) on Line 145

Clock Cycle 7780 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1908($zero) of Core : 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7781 -> 
MRM :
Completed addition of Instruction lw$t0,1908($zero) of Core 4
DRAM: 
File Number 2 : Completed 10/22
Memory at 788740 = 6356
Core Execution :

Clock Cycle 7782 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7783 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7784 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7785 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7786 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7787 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7788 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7789 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7790 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7791 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7792 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7793 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2940 $t1 on Line 649
Core Execution :
File Number 2 : addi$t1,$t1,2560
File Number 2 : $t1 = 2560

Clock Cycle 7794 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3576($zero) on Line 651

Clock Cycle 7795 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7796 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7797 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7798 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7799 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7800 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7801 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7802 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7803 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7804 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,696($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 696 3812 on Line 134
Row 258 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 7805 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3576($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 7806 -> 
MRM :
Completed addition of Instruction sw$t3,3576($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1152($zero) on Line 652

Clock Cycle 7807 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1152($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 7808 -> 
MRM :
Completed addition of Instruction lw$t2,1152($zero) of Core 2
Removed instruction lw$t2,3940($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1308($zero) on Line 653

Clock Cycle 7809 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1308($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 7810 -> 
MRM :
Completed addition of Instruction lw$t0,1308($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 7811 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 7812 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 7813 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 7814 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 7815 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 696 3812 on Line 134
Core Execution :

Clock Cycle 7816 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7817 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,980($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 980 1844 on Line 141
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7818 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 980 1844 on Line 141
Core Execution :

Clock Cycle 7819 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7820 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1008($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1008 $t4 on Line 144
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7821 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1008 $t4 on Line 144
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,420($zero) on Line 146

Clock Cycle 7822 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t3,596
File Number 4 : $t2 = 2440

Clock Cycle 7823 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7824 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7825 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7826 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1052($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1052 0 on Line 637
Row 768 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7827 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,420($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7828 -> 
MRM :
Completed addition of Instruction sw$t4,420($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2512($zero) on Line 148

Clock Cycle 7829 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2512($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7830 -> 
MRM :
Completed addition of Instruction lw$t2,2512($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7831 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7832 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7833 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7834 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7835 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 787128 = 3812
Memory at 787412 = 1844
Core Execution :

Clock Cycle 7836 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7837 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7838 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7839 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7840 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7841 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7842 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7843 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7844 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7845 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7846 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7847 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1052 0 on Line 637
Core Execution :

Clock Cycle 7848 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7849 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1264($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1264 0 on Line 640
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7850 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1264 0 on Line 640
Core Execution :

Clock Cycle 7851 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7852 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1048($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1048 0 on Line 642
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7853 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1048 0 on Line 642
Core Execution :

Clock Cycle 7854 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7855 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1248($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1248 0 on Line 648
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7856 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1248 0 on Line 648
Core Execution :

Clock Cycle 7857 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7858 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1152($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1152 $t2 on Line 652
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7859 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1152 $t2 on Line 652
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2608($zero) on Line 654

Clock Cycle 7860 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7861 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1308($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1308 $t0 on Line 653
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7862 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2608($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1308 $t0 on Line 653
Core Execution :

Clock Cycle 7863 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7864 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7865 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7866 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7867 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7868 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7869 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7870 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7871 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7872 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7873 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2004($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2004 0 on Line 104
Row 257 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7874 -> 
MRM :
Completed addition of Instruction sw$t2,2608($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1356($zero) on Line 655

Clock Cycle 7875 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1356($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 7876 -> 
MRM :
Completed addition of Instruction sw$t2,1356($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3608($zero) on Line 656

Clock Cycle 7877 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3608($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 7878 -> 
MRM :
Completed addition of Instruction lw$t0,3608($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 7879 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 7880 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 7881 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 7882 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 263192 = 0
Core Execution :

Clock Cycle 7883 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 7884 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 7885 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 7886 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 7887 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7888 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7889 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7890 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7891 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7892 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7893 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7894 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2004 0 on Line 104
Core Execution :

Clock Cycle 7895 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7896 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1940($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1940 0 on Line 115
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7897 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1940 0 on Line 115
Core Execution :

Clock Cycle 7898 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7899 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1432($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1432 1844 on Line 137
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7900 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1432 1844 on Line 137
Core Execution :

Clock Cycle 7901 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7902 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1908($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1908 $t0 on Line 145
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7903 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1908 $t0 on Line 145
Core Execution :
File Number 4 : addi$t1,$t0,3864
File Number 4 : $t1 = 3864

Clock Cycle 7904 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3264($zero) on Line 150

Clock Cycle 7905 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7906 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7907 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7908 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7909 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3576($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3576 3712 on Line 651
Row 769 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7911 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3264($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7912 -> 
MRM :
Completed addition of Instruction lw$t0,3264($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 7913 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7914 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7915 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7916 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7917 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7918 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7919 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 787864 = 1844
Core Execution :

Clock Cycle 7920 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7921 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7922 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7923 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7924 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7925 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7926 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7927 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7928 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7929 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7930 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7931 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3576 3712 on Line 651
Core Execution :

Clock Cycle 7932 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7933 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3608($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3608 $t0 on Line 656
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 7934 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3608 $t0 on Line 656
Core Execution :
File Number 2 : addi$t0,$t3,2056
File Number 2 : $t0 = 5768

Clock Cycle 7935 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1292($zero) on Line 658

Clock Cycle 7936 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7937 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7938 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7939 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7940 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7941 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7942 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7943 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7944 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7945 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7946 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2884($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2884 0 on Line 138
Row 259 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 7947 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1292($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 7948 -> 
MRM :
Completed addition of Instruction sw$t2,1292($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,740($zero) on Line 659

Clock Cycle 7949 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,740($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 7950 -> 
MRM :
Completed addition of Instruction sw$t2,740($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,552($zero) on Line 660

Clock Cycle 7951 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,552($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 7952 -> 
MRM :
Completed addition of Instruction sw$t2,552($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,732($zero) on Line 661

Clock Cycle 7953 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,732($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 7954 -> 
MRM :
Completed addition of Instruction sw$t1,732($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,76($zero) on Line 662

Clock Cycle 7955 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,76($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 265720 = 3712
Core Execution :
File Number 2 : addi$t2,$t2,3352
File Number 2 : $t2 = 3352

Clock Cycle 7956 -> 
MRM :
Completed addition of Instruction sw$t4,76($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 2 : addi$t0,$t1,296
File Number 2 : $t0 = 2856

Clock Cycle 7957 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1868($zero) on Line 665

Clock Cycle 7958 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1868($zero) of Core : 2
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 2 : addi$t2,$t4,1448
File Number 2 : $t2 = 4068

Clock Cycle 7959 -> 
MRM :
Completed addition of Instruction lw$t1,1868($zero) of Core 2
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 7960 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 7961 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 7962 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 7963 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 7964 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 7965 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 7966 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 7967 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2884 0 on Line 138
Core Execution :

Clock Cycle 7968 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7969 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2860($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2860 1844 on Line 143
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7970 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2860 1844 on Line 143
Core Execution :

Clock Cycle 7971 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7972 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2512($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2512 $t2 on Line 148
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 7973 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2512 $t2 on Line 148
Core Execution :

Clock Cycle 7974 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 7975 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7976 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7977 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 7978 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1356 0 on Line 655
Row 770 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 7979 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 7980 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 7981 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 7982 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 7983 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 7984 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 7985 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 7986 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 7987 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 789292 = 1844
Core Execution :

Clock Cycle 7988 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 7989 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 7990 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 7991 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 7992 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 7993 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 7994 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 7995 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 7996 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 7997 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 7998 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 7999 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1356 0 on Line 655
Core Execution :

Clock Cycle 8000 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8001 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1292($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1292 0 on Line 658
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8002 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1292 0 on Line 658
Core Execution :

Clock Cycle 8003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8004 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1868($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1868 $t1 on Line 665
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8005 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1868 $t1 on Line 665
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3520($zero) on Line 667

Clock Cycle 8006 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8007 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8008 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8009 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8010 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8011 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8012 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8013 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8014 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8015 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8016 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3424($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3424 0 on Line 106
Row 257 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8017 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3520($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8018 -> 
MRM :
Completed addition of Instruction sw$t1,3520($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,660($zero) on Line 668

Clock Cycle 8019 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,660($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8020 -> 
MRM :
Completed addition of Instruction sw$t1,660($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3024($zero) on Line 669

Clock Cycle 8021 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3024($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 8022 -> 
MRM :
Completed addition of Instruction lw$t2,3024($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,24($zero) on Line 670

Clock Cycle 8023 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,24($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : addi$t4,$t3,1660
File Number 2 : $t4 = 5372

Clock Cycle 8024 -> 
MRM :
Completed addition of Instruction sw$t0,24($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2144($zero) on Line 672

Clock Cycle 8025 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2144($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 263500 = 0
Core Execution :

Clock Cycle 8026 -> 
MRM :
Completed addition of Instruction lw$t0,2144($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8027 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8028 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8029 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8030 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8031 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8032 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8033 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8034 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8035 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8036 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8037 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3424 0 on Line 106
Core Execution :

Clock Cycle 8038 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8039 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3276($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3276 0 on Line 128
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8040 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3276 0 on Line 128
Core Execution :

Clock Cycle 8041 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8042 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3264($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3264 $t0 on Line 150
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8043 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3264 $t0 on Line 150
Core Execution :
File Number 4 : addi$t2,$t0,1816
File Number 4 : $t2 = 1816

Clock Cycle 8044 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2068($zero) on Line 152

Clock Cycle 8045 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8046 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8047 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8048 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2608($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2608 0 on Line 654
Row 771 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8049 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2068($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8050 -> 
MRM :
Completed addition of Instruction lw$t3,2068($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2312($zero) on Line 153

Clock Cycle 8051 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2312($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8052 -> 
MRM :
Completed addition of Instruction lw$t4,2312($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8053 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8054 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8055 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8056 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8057 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8058 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8059 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8060 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8061 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8062 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8063 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8064 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8065 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8066 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8067 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8068 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8069 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2608 0 on Line 654
Core Execution :

Clock Cycle 8070 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8071 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3024($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3024 $t2 on Line 669
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8072 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 3024 $t2 on Line 669
Core Execution :

Clock Cycle 8073 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8074 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2144($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2144 $t0 on Line 672
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8075 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2144 $t0 on Line 672
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2052($zero) on Line 673

Clock Cycle 8076 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8077 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8078 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8079 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8080 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8081 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8082 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8083 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8084 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8085 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8086 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2068($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2068 $t3 on Line 152
Row 258 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8087 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2052($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8088 -> 
MRM :
Completed addition of Instruction sw$t0,2052($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1508($zero) on Line 674

Clock Cycle 8089 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1508($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8090 -> 
MRM :
Completed addition of Instruction lw$t3,1508($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3432($zero) on Line 675

Clock Cycle 8091 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3432($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 8092 -> 
MRM :
Completed addition of Instruction sw$t1,3432($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2820($zero) on Line 676

Clock Cycle 8093 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2820($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8094 -> 
MRM :
Completed addition of Instruction lw$t1,2820($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 8095 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 8096 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8097 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8098 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8099 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8100 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8101 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8102 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8103 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8104 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8105 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8106 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8107 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2068 $t3 on Line 152
Core Execution :

Clock Cycle 8108 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8109 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2312($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2312 $t4 on Line 153
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8110 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2312 $t4 on Line 153
Core Execution :
File Number 4 : addi$t4,$t1,3880
File Number 4 : $t4 = 7744

Clock Cycle 8111 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3452($zero) on Line 155

Clock Cycle 8112 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8113 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8114 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8115 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1508 $t3 on Line 674
Row 770 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 8116 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3452($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 8117 -> 
MRM :
Completed addition of Instruction lw$t0,3452($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,292($zero) on Line 156

Clock Cycle 8118 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,292($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 8119 -> 
MRM :
Completed addition of Instruction lw$t1,292($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 8120 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 8121 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 8122 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 8123 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 8124 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 8125 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 8126 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1508 $t3 on Line 674
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1664($zero) on Line 677

Clock Cycle 8127 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8128 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8129 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8130 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8131 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8132 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8133 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8134 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8135 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8136 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8137 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8138 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3452($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3452 $t0 on Line 155
Row 257 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 8139 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1664($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 8140 -> 
MRM :
Completed addition of Instruction sw$t3,1664($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3668($zero) on Line 678

Clock Cycle 8141 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3668($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 8142 -> 
MRM :
Completed addition of Instruction lw$t1,3668($zero) of Core 2
Removed instruction lw$t1,2820($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2288($zero) on Line 679

Clock Cycle 8143 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2288($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 8144 -> 
MRM :
Completed addition of Instruction lw$t3,2288($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3500($zero) on Line 680

Clock Cycle 8145 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3500($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 8146 -> 
MRM :
Completed addition of Instruction lw$t0,3500($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1184($zero) on Line 681

Clock Cycle 8147 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1184($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 8148 -> 
MRM :
Completed addition of Instruction lw$t0,1184($zero) of Core 2
Removed instruction lw$t0,3500($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1920($zero) on Line 682

Clock Cycle 8149 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1920($zero) of Core : 2
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3452 $t0 on Line 155
Core Execution :
File Number 2 : addi$t2,$t4,3228
File Number 2 : $t2 = 8600

Clock Cycle 8150 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8151 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8152 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8153 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8154 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8155 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8156 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8157 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8158 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8159 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8160 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8161 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8162 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1152($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1152 0 on Line 971
Row 771 need NOT be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 8163 -> 
MRM :
Completed addition of Instruction sw$t4,1920($zero) of Core 2
DRAM: 
File Number 1 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3104($zero) on Line 157

Clock Cycle 8164 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3104($zero) of Core : 4
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 8165 -> 
MRM :
Completed addition of Instruction sw$t0,3104($zero) of Core 4
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1108($zero) on Line 158

Clock Cycle 8166 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1108($zero) of Core : 4
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 8167 -> 
MRM :
Completed addition of Instruction sw$t3,1108($zero) of Core 4
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2948($zero) on Line 159

Clock Cycle 8168 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2948($zero) of Core : 4
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 4 : addi$t4,$t3,2488
File Number 4 : $t4 = 2488

Clock Cycle 8169 -> 
MRM :
Completed addition of Instruction sw$t4,2948($zero) of Core 4
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 4 : addi$t2,$t0,3504
File Number 4 : $t2 = 3504

Clock Cycle 8170 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3112($zero) on Line 162

Clock Cycle 8171 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3112($zero) of Core : 4
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 8172 -> 
MRM :
Completed addition of Instruction sw$t3,3112($zero) of Core 4
DRAM: 
File Number 1 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,948($zero) on Line 163

Clock Cycle 8173 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,948($zero) of Core : 4
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 1152 0 on Line 971
Core Execution :

Clock Cycle 8174 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8175 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1372($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1372 2784 on Line 976
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 8176 -> 
MRM :
Completed addition of Instruction sw$t2,948($zero) of Core 4
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1372 2784 on Line 976
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3756($zero) on Line 164

Clock Cycle 8177 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8178 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1252($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1252 0 on Line 990
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 8179 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3756($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1252 0 on Line 990
Core Execution :

Clock Cycle 8180 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8181 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1088($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1088 0 on Line 991
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 8182 -> 
MRM :
Completed addition of Instruction lw$t2,3756($zero) of Core 4
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1088 0 on Line 991
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1752($zero) on Line 165

Clock Cycle 8183 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8184 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1980($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1980 0 on Line 993
File Number 1 : Completed 1/2
Core Execution :

Clock Cycle 8185 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1752($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : Finished Instruction sw 1980 0 on Line 993
Core Execution :

Clock Cycle 8186 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8187 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8188 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8189 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8190 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8191 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3520($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3520 0 on Line 667
Row 1 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8192 -> 
MRM :
Completed addition of Instruction lw$t0,1752($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3036($zero) on Line 166

Clock Cycle 8193 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3036($zero) of Core : 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8194 -> 
MRM :
Completed addition of Instruction sw$t3,3036($zero) of Core 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8195 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8196 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8197 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8198 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8199 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8200 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 1252 = 0
Memory at 1372 = 2784
Core Execution :

Clock Cycle 8201 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8202 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8203 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8204 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8205 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8206 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8207 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8208 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8209 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8210 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8211 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8212 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3520 0 on Line 667
Core Execution :

Clock Cycle 8213 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8214 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3432($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3432 0 on Line 675
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8215 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3432 0 on Line 675
Core Execution :

Clock Cycle 8216 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8217 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3668($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3668 $t1 on Line 678
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8218 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3668 $t1 on Line 678
Core Execution :

Clock Cycle 8219 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8220 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8221 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8222 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1664($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1664 0 on Line 677
Row 259 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8223 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8224 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8225 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8226 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8227 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8228 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8229 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8230 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8231 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8232 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8233 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8234 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8235 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8236 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8237 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8238 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8239 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8240 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8241 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8242 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8243 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1664 0 on Line 677
Core Execution :

Clock Cycle 8244 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8245 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1184($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1184 $t0 on Line 681
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8246 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1184 $t0 on Line 681
Core Execution :
File Number 2 : addi$t1,$t0,152
File Number 2 : $t1 = 152

Clock Cycle 8247 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,4000($zero) on Line 685

Clock Cycle 8248 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1920($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1920 5372 on Line 682
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8249 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,4000($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1920 5372 on Line 682
Core Execution :

Clock Cycle 8250 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8251 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8252 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8253 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8254 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8255 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8256 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8257 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8258 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8259 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1108($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1108 0 on Line 158
Row 257 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8260 -> 
MRM :
Completed addition of Instruction lw$t1,4000($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8261 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 8262 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8263 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 8264 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 8265 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 8266 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8267 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 8268 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 264064 = 5372
Core Execution :

Clock Cycle 8269 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8270 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8271 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8272 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8273 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8274 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8275 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8276 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8277 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8278 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8279 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8280 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1108 0 on Line 158
Core Execution :

Clock Cycle 8281 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8282 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1752($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1752 $t0 on Line 165
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8283 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1752 $t0 on Line 165
Core Execution :
File Number 4 : addi$t4,$t0,3876
File Number 4 : $t4 = 3876

Clock Cycle 8284 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,944($zero) on Line 168

Clock Cycle 8285 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8286 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8287 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8288 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8289 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8290 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8291 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8292 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8293 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8294 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8295 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8296 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3060($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3060 $t1 on Line 999
Row 769 will be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/22
Core Execution :

Clock Cycle 8297 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,944($zero) of Core : 4
DRAM: 
File Number 1 : Completed 2/22
Core Execution :

Clock Cycle 8298 -> 
MRM :
Completed addition of Instruction lw$t3,944($zero) of Core 4
DRAM: 
File Number 1 : Completed 3/22
Core Execution :

Clock Cycle 8299 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/22
Core Execution :

Clock Cycle 8300 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/22
Core Execution :

Clock Cycle 8301 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/22
Core Execution :

Clock Cycle 8302 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/22
Core Execution :

Clock Cycle 8303 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/22
Core Execution :

Clock Cycle 8304 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/22
Core Execution :

Clock Cycle 8305 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/22
Memory at 787540 = 0
Core Execution :

Clock Cycle 8306 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/22
Core Execution :

Clock Cycle 8307 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/22
Core Execution :

Clock Cycle 8308 -> 
MRM :
DRAM: 
File Number 1 : Completed 13/22
Core Execution :

Clock Cycle 8309 -> 
MRM :
DRAM: 
File Number 1 : Completed 14/22
Core Execution :

Clock Cycle 8310 -> 
MRM :
DRAM: 
File Number 1 : Completed 15/22
Core Execution :

Clock Cycle 8311 -> 
MRM :
DRAM: 
File Number 1 : Completed 16/22
Core Execution :

Clock Cycle 8312 -> 
MRM :
DRAM: 
File Number 1 : Completed 17/22
Core Execution :

Clock Cycle 8313 -> 
MRM :
DRAM: 
File Number 1 : Completed 18/22
Core Execution :

Clock Cycle 8314 -> 
MRM :
DRAM: 
File Number 1 : Completed 19/22
Core Execution :

Clock Cycle 8315 -> 
MRM :
DRAM: 
File Number 1 : Completed 20/22
Core Execution :

Clock Cycle 8316 -> 
MRM :
DRAM: 
File Number 1 : Completed 21/22
Core Execution :

Clock Cycle 8317 -> 
MRM :
DRAM: 
File Number 1 : Completed 22/22
File Number 1 : $t1 = 0
File Number 1 : Finished Instruction lw 3060 $t1 on Line 999
Core Execution :

Clock Cycle 8318 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8319 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8320 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8321 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8322 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8323 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8324 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8325 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8326 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,420($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 420 0 on Line 146
Row 2 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 8327 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 8328 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 8329 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 8330 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 8331 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 8332 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 8333 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 8334 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 8335 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 8336 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 8337 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 420 0 on Line 146
Core Execution :

Clock Cycle 8338 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8339 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,292($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 292 $t1 on Line 156
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8340 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 292 $t1 on Line 156
Core Execution :

Clock Cycle 8341 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8342 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,948($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 948 3504 on Line 163
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8343 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 948 3504 on Line 163
Core Execution :

Clock Cycle 8344 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8345 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,944($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 944 $t3 on Line 168
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8346 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 944 $t3 on Line 168
Core Execution :
File Number 4 : addi$t4,$t3,1644
File Number 4 : $t4 = 1644

Clock Cycle 8347 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1768($zero) on Line 170

Clock Cycle 8348 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8349 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8350 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8351 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8352 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8353 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8354 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8355 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8356 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8357 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,720($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 720 3308 on Line 638
Row 768 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8358 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1768($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8359 -> 
MRM :
Completed addition of Instruction sw$t3,1768($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8360 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8361 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8362 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8363 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8364 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8365 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8366 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 787380 = 3504
Core Execution :

Clock Cycle 8367 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8368 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8369 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8370 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8371 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8372 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8373 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8374 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8375 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8376 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8377 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8378 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 720 3308 on Line 638
Core Execution :

Clock Cycle 8379 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8380 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,436($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 436 0 on Line 643
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8381 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 436 0 on Line 643
Core Execution :

Clock Cycle 8382 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8383 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,740($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 740 0 on Line 659
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8384 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 740 0 on Line 659
Core Execution :

Clock Cycle 8385 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8386 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,552($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 552 0 on Line 660
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8387 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 552 0 on Line 660
Core Execution :

Clock Cycle 8388 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8389 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,732($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 732 2560 on Line 661
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8390 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 732 2560 on Line 661
Core Execution :

Clock Cycle 8391 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8392 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,76($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 76 2620 on Line 662
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8393 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 76 2620 on Line 662
Core Execution :

Clock Cycle 8394 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8395 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,660($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 660 0 on Line 668
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8396 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 660 0 on Line 668
Core Execution :

Clock Cycle 8397 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8398 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,24($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 24 2856 on Line 670
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8399 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 24 2856 on Line 670
Core Execution :

Clock Cycle 8400 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8401 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8402 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,4000($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 4000 $t1 on Line 685
Row 256 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8403 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8404 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8405 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8406 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8407 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8408 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8409 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8410 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8411 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262168 = 2856
Memory at 262220 = 2620
Memory at 262864 = 3308
Memory at 262876 = 2560
Core Execution :

Clock Cycle 8412 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8413 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8414 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8415 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8416 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8417 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8418 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8419 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8420 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8421 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8422 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8423 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 4000 $t1 on Line 685
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,52($zero) on Line 686

Clock Cycle 8424 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t0,2848
File Number 2 : $t2 = 2848

Clock Cycle 8425 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t0,440
File Number 2 : $t1 = 440

Clock Cycle 8426 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8427 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8428 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8429 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8430 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8431 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8432 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3104($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3104 0 on Line 157
Row 259 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 8433 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,52($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 8434 -> 
MRM :
Completed addition of Instruction sw$t1,52($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3652($zero) on Line 689

Clock Cycle 8435 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3652($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 8436 -> 
MRM :
Completed addition of Instruction sw$t1,3652($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2608($zero) on Line 690

Clock Cycle 8437 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2608($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 8438 -> 
MRM :
Completed addition of Instruction sw$t2,2608($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2428($zero) on Line 691

Clock Cycle 8439 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2428($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 8440 -> 
MRM :
Completed addition of Instruction sw$t2,2428($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 8441 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 8442 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 8443 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3104 0 on Line 157
Core Execution :

Clock Cycle 8444 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8445 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3112($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3112 0 on Line 162
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8446 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3112 0 on Line 162
Core Execution :

Clock Cycle 8447 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8448 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3756($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3756 $t2 on Line 164
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8449 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3756 $t2 on Line 164
Core Execution :
File Number 4 : addi$t2,$t4,184
File Number 4 : $t2 = 1828

Clock Cycle 8450 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t1,556
File Number 4 : $t1 = 556

Clock Cycle 8451 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3792($zero) on Line 173

Clock Cycle 8452 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2052($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2052 0 on Line 673
Row 771 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8453 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3792($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8454 -> 
MRM :
Completed addition of Instruction sw$t2,3792($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3416($zero) on Line 174

Clock Cycle 8455 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3416($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : addi$t3,$t4,1828
File Number 4 : $t3 = 3472

Clock Cycle 8456 -> 
MRM :
Completed addition of Instruction sw$t1,3416($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2652($zero) on Line 176

Clock Cycle 8457 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2652($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8458 -> 
MRM :
Completed addition of Instruction sw$t4,2652($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,0($zero) on Line 177

Clock Cycle 8459 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,0($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : addi$t1,$t1,2280
File Number 4 : $t1 = 2836

Clock Cycle 8460 -> 
MRM :
Completed addition of Instruction lw$t2,0($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1680($zero) on Line 179

Clock Cycle 8461 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1680($zero) of Core : 4
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8462 -> 
MRM :
Completed addition of Instruction sw$t0,1680($zero) of Core 4
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,848($zero) on Line 180

Clock Cycle 8463 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,848($zero) of Core : 4
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8464 -> 
MRM :
Completed addition of Instruction lw$t3,848($zero) of Core 4
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,672($zero) on Line 181

Clock Cycle 8465 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,672($zero) of Core : 4
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8466 -> 
MRM :
Completed addition of Instruction sw$t0,672($zero) of Core 4
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3108($zero) on Line 182

Clock Cycle 8467 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3108($zero) of Core : 4
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8468 -> 
MRM :
Completed addition of Instruction lw$t1,3108($zero) of Core 4
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8469 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8470 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8471 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8472 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8473 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2052 0 on Line 673
Core Execution :

Clock Cycle 8474 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8475 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2288($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2288 $t3 on Line 679
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8476 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2288 $t3 on Line 679
Core Execution :
File Number 2 : addi$t3,$t3,1152
File Number 2 : $t3 = 1152

Clock Cycle 8477 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t3,252
File Number 2 : $t0 = 1404

Clock Cycle 8478 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2608($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2608 2848 on Line 690
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : addi$t0,$t0,200
File Number 2 : $t0 = 1604

Clock Cycle 8479 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2608 2848 on Line 690
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1744($zero) on Line 695

Clock Cycle 8480 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8481 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2428($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2428 2848 on Line 691
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8482 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1744($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2428 2848 on Line 691
Core Execution :

Clock Cycle 8483 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8484 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8485 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8486 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8487 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8488 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8489 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8490 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8491 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8492 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8493 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3792($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3792 1828 on Line 173
Row 258 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8494 -> 
MRM :
Completed addition of Instruction sw$t0,1744($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,648($zero) on Line 696

Clock Cycle 8495 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,648($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : addi$t3,$t3,1008
File Number 2 : $t3 = 2160

Clock Cycle 8496 -> 
MRM :
Completed addition of Instruction sw$t3,648($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1984($zero) on Line 698

Clock Cycle 8497 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1984($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 8498 -> 
MRM :
Completed addition of Instruction lw$t3,1984($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1828($zero) on Line 699

Clock Cycle 8499 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1828($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 8500 -> 
MRM :
Completed addition of Instruction lw$t4,1828($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8501 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 8502 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 264572 = 2848
Memory at 264752 = 2848
Core Execution :

Clock Cycle 8503 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8504 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8505 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8506 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8507 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8508 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8509 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8510 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8511 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8512 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8513 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8514 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3792 1828 on Line 173
Core Execution :

Clock Cycle 8515 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8516 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3416($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3416 556 on Line 174
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8517 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3416 556 on Line 174
Core Execution :

Clock Cycle 8518 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8519 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3108($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3108 $t1 on Line 182
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8520 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3108 $t1 on Line 182
Core Execution :

Clock Cycle 8521 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8522 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8523 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1744($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1744 1604 on Line 695
Row 771 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8524 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8525 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8526 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8527 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8528 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8529 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8530 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8531 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8532 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 789848 = 556
Memory at 790224 = 1828
Core Execution :

Clock Cycle 8533 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8534 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8535 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8536 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8537 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8538 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8539 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8540 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8541 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8542 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8543 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8544 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1744 1604 on Line 695
Core Execution :

Clock Cycle 8545 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8546 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1984 $t3 on Line 698
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8547 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1984 $t3 on Line 698
Core Execution :
File Number 2 : addi$t3,$t3,1772
File Number 2 : $t3 = 1772

Clock Cycle 8548 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1580($zero) on Line 701

Clock Cycle 8549 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1828($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1828 $t4 on Line 699
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8550 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1580($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1828 $t4 on Line 699
Core Execution :

Clock Cycle 8551 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8552 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8553 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8554 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8555 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8556 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8557 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8558 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,0($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 0 $t2 on Line 177
Row 257 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8559 -> 
MRM :
Completed addition of Instruction lw$t4,1580($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8560 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 8561 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8562 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 8563 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 8564 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 8565 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8566 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 8567 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 263888 = 1604
Core Execution :

Clock Cycle 8568 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8569 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8570 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8571 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8572 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8573 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8574 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8575 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8576 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8577 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8578 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8579 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 0 $t2 on Line 177
Core Execution :

Clock Cycle 8580 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8581 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,848($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 848 $t3 on Line 180
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8582 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 848 $t3 on Line 180
Core Execution :
File Number 4 : addi$t1,$t3,1080
File Number 4 : $t1 = 1080

Clock Cycle 8583 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,744($zero) on Line 184

Clock Cycle 8584 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,672($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 672 0 on Line 181
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8585 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,744($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 672 0 on Line 181
Core Execution :

Clock Cycle 8586 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8587 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8588 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1580($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1580 $t4 on Line 701
Row 768 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8589 -> 
MRM :
Completed addition of Instruction sw$t3,744($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,888($zero) on Line 185

Clock Cycle 8590 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,888($zero) of Core : 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8591 -> 
MRM :
Completed addition of Instruction lw$t2,888($zero) of Core 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2436($zero) on Line 186

Clock Cycle 8592 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2436($zero) of Core : 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8593 -> 
MRM :
Completed addition of Instruction lw$t0,2436($zero) of Core 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8594 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8595 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8596 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8597 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8598 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8599 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8600 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8601 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8602 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8603 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8604 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8605 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8606 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8607 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8608 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8609 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 4412
File Number 2 : Finished Instruction lw 1580 $t4 on Line 701
Core Execution :
File Number 2 : addi$t1,$t4,252
File Number 2 : $t1 = 4664

Clock Cycle 8610 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3852($zero) on Line 703

Clock Cycle 8611 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8612 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8613 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8614 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8615 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8616 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8617 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8618 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8619 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2948($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2948 7744 on Line 159
Row 257 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 8620 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3852($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 8621 -> 
MRM :
Completed addition of Instruction sw$t2,3852($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2180($zero) on Line 704

Clock Cycle 8622 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2180($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 2 : addi$t3,$t0,1592
File Number 2 : $t3 = 3196

Clock Cycle 8623 -> 
MRM :
Completed addition of Instruction sw$t4,2180($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 2 : addi$t4,$t4,3164
File Number 2 : $t4 = 7576

Clock Cycle 8624 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2652($zero) on Line 707

Clock Cycle 8625 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2652($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 8626 -> 
MRM :
Completed addition of Instruction lw$t2,2652($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1268($zero) on Line 708

Clock Cycle 8627 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1268($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 8628 -> 
MRM :
Completed addition of Instruction sw$t3,1268($zero) of Core 2
DRAM: 
File Number 4 : Completed 10/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3860($zero) on Line 709

Clock Cycle 8629 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3860($zero) of Core : 2
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 8630 -> 
MRM :
Completed addition of Instruction sw$t4,3860($zero) of Core 2
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2948 7744 on Line 159
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,692($zero) on Line 710

Clock Cycle 8631 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8632 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3036($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3036 0 on Line 166
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8633 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,692($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3036 0 on Line 166
Core Execution :

Clock Cycle 8634 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8635 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2652($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2652 1644 on Line 176
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8636 -> 
MRM :
Completed addition of Instruction lw$t1,692($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2652 1644 on Line 176
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2876($zero) on Line 711

Clock Cycle 8637 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8638 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2436($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2436 $t0 on Line 186
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8639 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2876($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2436 $t0 on Line 186
Core Execution :
File Number 4 : addi$t0,$t4,3832
File Number 4 : $t0 = 5476

Clock Cycle 8640 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8641 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,52($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 52 0 on Line 686
Row 770 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8642 -> 
MRM :
Completed addition of Instruction lw$t2,2876($zero) of Core 2
Removed instruction lw$t2,2652($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8643 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8644 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8645 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8646 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8647 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8648 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8649 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8650 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 789084 = 1644
Memory at 789380 = 7744
Core Execution :

Clock Cycle 8651 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8652 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8653 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8654 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8655 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8656 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8657 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8658 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8659 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8660 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8661 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8662 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 52 0 on Line 686
Core Execution :

Clock Cycle 8663 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8664 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,648($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 648 1152 on Line 696
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8665 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 648 1152 on Line 696
Core Execution :

Clock Cycle 8666 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8667 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,692($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 692 $t1 on Line 710
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8668 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 692 $t1 on Line 710
Core Execution :
File Number 2 : addi$t1,$t1,3992
File Number 2 : $t1 = 3992

Clock Cycle 8669 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8670 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8671 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8672 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8673 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8674 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8675 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8676 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8677 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,744($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 744 0 on Line 184
Row 256 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8678 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8679 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 8680 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8681 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 8682 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 8683 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 8684 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8685 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 8686 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 262792 = 1152
Core Execution :

Clock Cycle 8687 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8688 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8689 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8690 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8691 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8692 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8693 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8694 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8695 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8696 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8697 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8698 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 744 0 on Line 184
Core Execution :

Clock Cycle 8699 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8700 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,888($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 888 $t2 on Line 185
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8701 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 10832
File Number 4 : Finished Instruction lw 888 $t2 on Line 185
Core Execution :
File Number 4 : addi$t2,$t4,1912
File Number 4 : $t2 = 3556

Clock Cycle 8702 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,692($zero) on Line 189

Clock Cycle 8703 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8704 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2180($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2180 4412 on Line 704
Row 768 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8705 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,692($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8706 -> 
MRM :
Completed addition of Instruction sw$t0,692($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,784($zero) on Line 190

Clock Cycle 8707 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,784($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : addi$t0,$t4,1960
File Number 4 : $t0 = 3604

Clock Cycle 8708 -> 
MRM :
Completed addition of Instruction lw$t1,784($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3712($zero) on Line 192

Clock Cycle 8709 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3712($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8710 -> 
MRM :
Completed addition of Instruction lw$t1,3712($zero) of Core 4
Removed instruction lw$t1,784($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8711 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8712 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8713 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8714 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8715 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8716 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8717 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8718 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8719 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8720 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8721 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8722 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8723 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8724 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8725 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2180 4412 on Line 704
Core Execution :

Clock Cycle 8726 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8727 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2876($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2876 $t2 on Line 711
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8728 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2876 $t2 on Line 711
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3436($zero) on Line 713

Clock Cycle 8729 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8730 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8731 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8732 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8733 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8734 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8735 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8736 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8737 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8738 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3712($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3712 $t1 on Line 192
Row 258 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8739 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3436($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8740 -> 
MRM :
Completed addition of Instruction sw$t2,3436($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3728($zero) on Line 714

Clock Cycle 8741 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3728($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : addi$t3,$t2,2784
File Number 2 : $t3 = 2784

Clock Cycle 8742 -> 
MRM :
Completed addition of Instruction sw$t4,3728($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : addi$t1,$t3,0
File Number 2 : $t1 = 2784

Clock Cycle 8743 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2768($zero) on Line 717

Clock Cycle 8744 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2768($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : addi$t0,$t4,1872
File Number 2 : $t0 = 9448

Clock Cycle 8745 -> 
MRM :
Completed addition of Instruction sw$t1,2768($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2232($zero) on Line 719

Clock Cycle 8746 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2232($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 8747 -> 
MRM :
Completed addition of Instruction lw$t0,2232($zero) of Core 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 264324 = 4412
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,436($zero) on Line 720

Clock Cycle 8748 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,436($zero) of Core : 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 8749 -> 
MRM :
Completed addition of Instruction sw$t4,436($zero) of Core 2
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8750 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 8751 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8752 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8753 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8754 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8755 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8756 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8757 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8758 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8759 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3712 $t1 on Line 192
Core Execution :
File Number 4 : addi$t3,$t1,3600
File Number 4 : $t3 = 3600

Clock Cycle 8760 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,852($zero) on Line 194

Clock Cycle 8761 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8762 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8763 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2768($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2768 2784 on Line 717
Row 771 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 8764 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,852($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 8765 -> 
MRM :
Completed addition of Instruction lw$t3,852($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1604($zero) on Line 195

Clock Cycle 8766 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1604($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 8767 -> 
MRM :
Completed addition of Instruction lw$t0,1604($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1092($zero) on Line 196

Clock Cycle 8768 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1092($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 8769 -> 
MRM :
Completed addition of Instruction sw$t1,1092($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3596($zero) on Line 197

Clock Cycle 8770 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3596($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 8771 -> 
MRM :
Completed addition of Instruction lw$t2,3596($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1456($zero) on Line 198

Clock Cycle 8772 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1456($zero) of Core : 4
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 8773 -> 
MRM :
Completed addition of Instruction lw$t2,1456($zero) of Core 4
Removed instruction lw$t2,3596($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,296($zero) on Line 199

Clock Cycle 8774 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,296($zero) of Core : 4
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2768 2784 on Line 717
Core Execution :

Clock Cycle 8775 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8776 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2232($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2232 $t0 on Line 719
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8777 -> 
MRM :
Completed addition of Instruction sw$t4,296($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2232 $t0 on Line 719
Core Execution :
File Number 2 : addi$t4,$t0,3720
File Number 2 : $t4 = 3720
File Number 4 : DRAM Request(Read) Issued for lw$t0,3296($zero) on Line 200

Clock Cycle 8778 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8779 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8780 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8781 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8782 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8783 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8784 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8785 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8786 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8787 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8788 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,436($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 436 7576 on Line 720
Row 258 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8789 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3296($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8790 -> 
MRM :
1/2 completed for adding Instruction lw$t0,3296($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8791 -> 
MRM :
Completed addition of Instruction lw$t0,3296($zero) of Core 4
Removed instruction lw$t0,1604($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,896($zero) on Line 722

Clock Cycle 8792 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,896($zero) of Core : 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8793 -> 
MRM :
Completed addition of Instruction lw$t4,896($zero) of Core 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1428($zero) on Line 723

Clock Cycle 8794 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1428($zero) of Core : 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8795 -> 
MRM :
Completed addition of Instruction lw$t3,1428($zero) of Core 2
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2288($zero) on Line 201

Clock Cycle 8796 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2288($zero) of Core : 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8797 -> 
MRM :
Completed addition of Instruction sw$t1,2288($zero) of Core 4
DRAM: 
File Number 2 : Completed 10/22
Memory at 264912 = 2784
Core Execution :

Clock Cycle 8798 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8799 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8800 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8801 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8802 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8803 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8804 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8805 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8806 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8807 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8808 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8809 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 436 7576 on Line 720
Core Execution :

Clock Cycle 8810 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8811 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,896($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 896 $t4 on Line 722
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8812 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 896 $t4 on Line 722
Core Execution :

Clock Cycle 8813 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8814 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1268($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1268 3196 on Line 708
Row 256 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8815 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8816 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8817 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8818 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8819 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8820 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8821 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8822 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8823 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262580 = 7576
Core Execution :

Clock Cycle 8824 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8825 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8826 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8827 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8828 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8829 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8830 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8831 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8832 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8833 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8834 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8835 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1268 3196 on Line 708
Core Execution :

Clock Cycle 8836 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8837 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1428($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1428 $t3 on Line 723
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8838 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1428 $t3 on Line 723
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2716($zero) on Line 724

Clock Cycle 8839 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8840 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8841 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8842 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8843 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8844 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8845 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8846 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8847 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8848 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3296($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3296 $t0 on Line 200
Row 257 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8849 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2716($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8850 -> 
MRM :
Completed addition of Instruction sw$t3,2716($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,1688($zero) on Line 725

Clock Cycle 8851 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1688($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8852 -> 
MRM :
Completed addition of Instruction lw$t4,1688($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1508($zero) on Line 726

Clock Cycle 8853 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1508($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : addi$t1,$t1,2476
File Number 2 : $t1 = 5260

Clock Cycle 8854 -> 
MRM :
Completed addition of Instruction sw$t2,1508($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,236($zero) on Line 728

Clock Cycle 8855 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,236($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8856 -> 
MRM :
Completed addition of Instruction sw$t3,236($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2940($zero) on Line 729

Clock Cycle 8857 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2940($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 263412 = 3196
Core Execution :

Clock Cycle 8858 -> 
MRM :
Completed addition of Instruction sw$t1,2940($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3316($zero) on Line 730

Clock Cycle 8859 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3316($zero) of Core : 2
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8860 -> 
MRM :
Completed addition of Instruction lw$t0,3316($zero) of Core 2
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1568($zero) on Line 731

Clock Cycle 8861 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1568($zero) of Core : 2
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8862 -> 
MRM :
Completed addition of Instruction lw$t1,1568($zero) of Core 2
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3376($zero) on Line 732

Clock Cycle 8863 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3376($zero) of Core : 2
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8864 -> 
MRM :
Completed addition of Instruction lw$t0,3376($zero) of Core 2
Removed instruction lw$t0,3316($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8865 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8866 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8867 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8868 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8869 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3296 $t0 on Line 200
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,696($zero) on Line 202

Clock Cycle 8870 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8871 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8872 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1688($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1688 $t4 on Line 725
Row 771 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 8873 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,696($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 8874 -> 
MRM :
Completed addition of Instruction sw$t0,696($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 8875 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 8876 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 8877 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 8878 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 8879 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 8880 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 8881 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 8882 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 8883 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 1688 $t4 on Line 725
Core Execution :
File Number 2 : addi$t4,$t2,1780
File Number 2 : $t4 = 1780

Clock Cycle 8884 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8885 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1508 0 on Line 726
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8886 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1508 0 on Line 726
Core Execution :

Clock Cycle 8887 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8888 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1568($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1568 $t1 on Line 731
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8889 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1568 $t1 on Line 731
Core Execution :

Clock Cycle 8890 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8891 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8892 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8893 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3652($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3652 440 on Line 689
Row 257 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8894 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8895 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 8896 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8897 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 8898 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8899 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 8900 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8901 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8902 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8903 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8904 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8905 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8906 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8907 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8908 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8909 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8910 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8911 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8912 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8913 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8914 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3652 440 on Line 689
Core Execution :

Clock Cycle 8915 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8916 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3852($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3852 2848 on Line 703
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8917 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3852 2848 on Line 703
Core Execution :

Clock Cycle 8918 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8919 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3860($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3860 7576 on Line 709
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8920 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3860 7576 on Line 709
Core Execution :

Clock Cycle 8921 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8922 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3436($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3436 0 on Line 713
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8923 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3436 0 on Line 713
Core Execution :

Clock Cycle 8924 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8925 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3728($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3728 7576 on Line 714
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8926 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3728 7576 on Line 714
Core Execution :

Clock Cycle 8927 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8928 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3376($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3376 $t0 on Line 732
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8929 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3376 $t0 on Line 732
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2524($zero) on Line 734

Clock Cycle 8930 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8931 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8932 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8933 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8934 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8935 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8936 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8937 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8938 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1768($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1768 0 on Line 170
Row 259 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 8939 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2524($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 8940 -> 
MRM :
Completed addition of Instruction sw$t0,2524($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3908($zero) on Line 735

Clock Cycle 8941 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3908($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 8942 -> 
MRM :
Completed addition of Instruction sw$t3,3908($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,856($zero) on Line 736

Clock Cycle 8943 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,856($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 8944 -> 
MRM :
Completed addition of Instruction sw$t4,856($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3916($zero) on Line 737

Clock Cycle 8945 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3916($zero) of Core : 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 8946 -> 
MRM :
Completed addition of Instruction sw$t0,3916($zero) of Core 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,28($zero) on Line 738

Clock Cycle 8947 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,28($zero) of Core : 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 265796 = 440
Memory at 265872 = 7576
Memory at 265996 = 2848
Memory at 266004 = 7576
Core Execution :
File Number 2 : addi$t3,$t0,3724
File Number 2 : $t3 = 3724

Clock Cycle 8948 -> 
MRM :
Completed addition of Instruction lw$t2,28($zero) of Core 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1512($zero) on Line 740

Clock Cycle 8949 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1512($zero) of Core : 2
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 8950 -> 
MRM :
Completed addition of Instruction sw$t0,1512($zero) of Core 2
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3036($zero) on Line 741

Clock Cycle 8951 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3036($zero) of Core : 2
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 8952 -> 
MRM :
Completed addition of Instruction lw$t4,3036($zero) of Core 2
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 8953 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 8954 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 8955 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 8956 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 8957 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 8958 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 8959 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1768 0 on Line 170
Core Execution :

Clock Cycle 8960 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8961 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1680($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1680 0 on Line 179
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8962 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1680 0 on Line 179
Core Execution :

Clock Cycle 8963 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8964 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1092($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1092 0 on Line 196
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8965 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1092 0 on Line 196
Core Execution :

Clock Cycle 8966 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8967 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1456($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1456 $t2 on Line 198
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 8968 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1456 $t2 on Line 198
Core Execution :
File Number 4 : addi$t1,$t2,3720
File Number 4 : $t1 = 3720

Clock Cycle 8969 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3220($zero) on Line 204

Clock Cycle 8970 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8971 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 8972 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2716($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2716 0 on Line 724
Row 769 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 8973 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3220($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 8974 -> 
MRM :
Completed addition of Instruction lw$t3,3220($zero) of Core 4
Removed instruction lw$t3,852($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1944($zero) on Line 205

Clock Cycle 8975 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1944($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 8976 -> 
MRM :
Completed addition of Instruction sw$t2,1944($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1200($zero) on Line 206

Clock Cycle 8977 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1200($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 8978 -> 
MRM :
Completed addition of Instruction lw$t4,1200($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3200($zero) on Line 207

Clock Cycle 8979 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3200($zero) of Core : 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 8980 -> 
MRM :
Completed addition of Instruction lw$t0,3200($zero) of Core 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 8981 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 8982 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 8983 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 8984 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 8985 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 8986 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 8987 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 8988 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 8989 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 8990 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 8991 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 8992 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 8993 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2716 0 on Line 724
Core Execution :

Clock Cycle 8994 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8995 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2940($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2940 5260 on Line 729
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8996 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2940 5260 on Line 729
Core Execution :

Clock Cycle 8997 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 8998 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2524($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2524 0 on Line 734
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 8999 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2524 0 on Line 734
Core Execution :

Clock Cycle 9000 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9001 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3036($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3036 $t4 on Line 741
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9002 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3036 $t4 on Line 741
Core Execution :
File Number 2 : addi$t4,$t3,3512
File Number 2 : $t4 = 7236

Clock Cycle 9003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,400($zero) on Line 743

Clock Cycle 9004 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9005 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9006 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9007 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9008 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9009 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9010 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9011 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9012 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1944($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1944 0 on Line 205
Row 258 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 9013 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,400($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 9014 -> 
MRM :
Completed addition of Instruction sw$t1,400($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 9015 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 9016 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 9017 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 9018 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 9019 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 9020 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 9021 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 265084 = 5260
Core Execution :

Clock Cycle 9022 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 9023 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 9024 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 9025 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 9026 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 9027 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 9028 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 9029 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 9030 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 9031 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 9032 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 9033 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1944 0 on Line 205
Core Execution :

Clock Cycle 9034 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9035 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1200($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1200 $t4 on Line 206
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 9036 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1200 $t4 on Line 206
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,680($zero) on Line 208

Clock Cycle 9037 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9038 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,236($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 236 0 on Line 728
Row 769 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9039 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,680($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9040 -> 
MRM :
Completed addition of Instruction sw$t4,680($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1840($zero) on Line 209

Clock Cycle 9041 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1840($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9042 -> 
MRM :
Completed addition of Instruction sw$t1,1840($zero) of Core 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1452($zero) on Line 210

Clock Cycle 9043 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1452($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9044 -> 
MRM :
Completed addition of Instruction lw$t4,1452($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9045 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9046 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9047 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 9048 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9049 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9050 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9051 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9052 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9053 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9054 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9055 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9056 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9057 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9058 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9059 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 236 0 on Line 728
Core Execution :

Clock Cycle 9060 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9061 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,856($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 856 1780 on Line 736
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9062 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 856 1780 on Line 736
Core Execution :

Clock Cycle 9063 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9064 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,28($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 28 $t2 on Line 738
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9065 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 28 $t2 on Line 738
Core Execution :
File Number 2 : addi$t0,$t2,1680
File Number 2 : $t0 = 1680

Clock Cycle 9066 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t3,1900
File Number 2 : $t1 = 5624

Clock Cycle 9067 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,400($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 400 0 on Line 743
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,432($zero) on Line 746

Clock Cycle 9068 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,432($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 400 0 on Line 743
Core Execution :
File Number 2 : addi$t0,$t1,932
File Number 2 : $t0 = 6556

Clock Cycle 9069 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9070 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9071 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9072 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9073 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9074 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9075 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9076 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9077 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1840($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1840 3720 on Line 209
Row 256 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 9078 -> 
MRM :
Completed addition of Instruction sw$t2,432($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3768($zero) on Line 748

Clock Cycle 9079 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3768($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 9080 -> 
MRM :
Completed addition of Instruction lw$t2,3768($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,752($zero) on Line 749

Clock Cycle 9081 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,752($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 9082 -> 
MRM :
Completed addition of Instruction lw$t1,752($zero) of Core 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1092($zero) on Line 750

Clock Cycle 9083 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1092($zero) of Core : 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 9084 -> 
MRM :
Completed addition of Instruction lw$t0,1092($zero) of Core 2
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,776($zero) on Line 751

Clock Cycle 9085 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,776($zero) of Core : 2
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 9086 -> 
MRM :
Completed addition of Instruction lw$t4,776($zero) of Core 2
DRAM: 
File Number 4 : Completed 10/22
Memory at 263000 = 1780
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3392($zero) on Line 752

Clock Cycle 9087 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3392($zero) of Core : 2
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 9088 -> 
MRM :
Completed addition of Instruction lw$t1,3392($zero) of Core 2
Removed instruction lw$t1,752($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 9089 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 9090 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 9091 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 9092 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 9093 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 9094 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 9095 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 9096 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 9097 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 9098 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1840 3720 on Line 209
Core Execution :

Clock Cycle 9099 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9100 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1452($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1452 $t4 on Line 210
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 9101 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1452 $t4 on Line 210
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,852($zero) on Line 211

Clock Cycle 9102 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t4,2964
File Number 4 : $t4 = 2964

Clock Cycle 9103 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,432($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 432 0 on Line 746
Row 769 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9104 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,852($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9105 -> 
MRM :
Completed addition of Instruction sw$t4,852($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2776($zero) on Line 213

Clock Cycle 9106 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2776($zero) of Core : 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : addi$t2,$t2,2520
File Number 4 : $t2 = 2520

Clock Cycle 9107 -> 
MRM :
Completed addition of Instruction lw$t0,2776($zero) of Core 4
Removed instruction lw$t0,3200($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3712($zero) on Line 215

Clock Cycle 9108 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3712($zero) of Core : 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9109 -> 
MRM :
Completed addition of Instruction lw$t2,3712($zero) of Core 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9110 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9111 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9112 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 788272 = 3720
Core Execution :

Clock Cycle 9113 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9114 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9115 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9116 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9117 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9118 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9119 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9120 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9121 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9122 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9123 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9124 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 432 0 on Line 746
Core Execution :

Clock Cycle 9125 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9126 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,776($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 776 $t4 on Line 751
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9127 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 776 $t4 on Line 751
Core Execution :

Clock Cycle 9128 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9129 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9130 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3908($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3908 0 on Line 735
Row 256 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9131 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9132 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9133 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9134 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9135 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9136 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9137 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9138 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9139 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 9140 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9141 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9142 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9143 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9144 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9145 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9146 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9147 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9148 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9149 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9150 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9151 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3908 0 on Line 735
Core Execution :

Clock Cycle 9152 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9153 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3916($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3916 0 on Line 737
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9154 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3916 0 on Line 737
Core Execution :

Clock Cycle 9155 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9156 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3768($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3768 $t2 on Line 748
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9157 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 3768 $t2 on Line 748
Core Execution :

Clock Cycle 9158 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9159 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3392($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3392 $t1 on Line 752
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9160 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3392 $t1 on Line 752
Core Execution :
File Number 2 : addi$t4,$t1,376
File Number 2 : $t4 = 376

Clock Cycle 9161 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1860($zero) on Line 754

Clock Cycle 9162 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9163 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9164 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9165 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9166 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9167 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9168 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9169 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3220($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3220 $t3 on Line 204
Row 259 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 9170 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1860($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 9171 -> 
MRM :
Completed addition of Instruction sw$t2,1860($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,352($zero) on Line 755

Clock Cycle 9172 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,352($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : addi$t2,$t4,3048
File Number 2 : $t2 = 3424

Clock Cycle 9173 -> 
MRM :
Completed addition of Instruction sw$t3,352($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 9174 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 9175 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 9176 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 9177 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 9178 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 9179 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 9180 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 9181 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 9182 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 9183 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 9184 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 9185 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 9186 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 9187 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 9188 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 9189 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 9190 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3220 $t3 on Line 204
Core Execution :
File Number 4 : addi$t1,$t3,1200
File Number 4 : $t1 = 1200

Clock Cycle 9191 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,636($zero) on Line 217

Clock Cycle 9192 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3712($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3712 $t2 on Line 215
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 9193 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,636($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3712 $t2 on Line 215
Core Execution :

Clock Cycle 9194 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9195 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9196 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1512($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1512 0 on Line 740
Row 771 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 9197 -> 
MRM :
Completed addition of Instruction sw$t1,636($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3064($zero) on Line 218

Clock Cycle 9198 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3064($zero) of Core : 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 9199 -> 
MRM :
Completed addition of Instruction lw$t2,3064($zero) of Core 4
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,688($zero) on Line 219

Clock Cycle 9200 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,688($zero) of Core : 4
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 9201 -> 
MRM :
Completed addition of Instruction lw$t2,688($zero) of Core 4
Removed instruction lw$t2,3064($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2876($zero) on Line 220

Clock Cycle 9202 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2876($zero) of Core : 4
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 9203 -> 
MRM :
Completed addition of Instruction lw$t3,2876($zero) of Core 4
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1340($zero) on Line 221

Clock Cycle 9204 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1340($zero) of Core : 4
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 9205 -> 
MRM :
Completed addition of Instruction lw$t2,1340($zero) of Core 4
Removed instruction lw$t2,688($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 9206 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 9207 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1512 0 on Line 740
Core Execution :

Clock Cycle 9208 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9209 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1092($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1092 $t0 on Line 750
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9210 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 1032
File Number 2 : Finished Instruction lw 1092 $t0 on Line 750
Core Execution :
File Number 2 : addi$t0,$t3,1304
File Number 2 : $t0 = 5028

Clock Cycle 9211 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t2,1036
File Number 2 : $t0 = 4460

Clock Cycle 9212 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1860($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1860 0 on Line 754
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3568($zero) on Line 759

Clock Cycle 9213 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3568($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1860 0 on Line 754
Core Execution :

Clock Cycle 9214 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9215 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9216 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9217 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9218 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9219 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9220 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9221 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1340($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1340 $t2 on Line 221
Row 257 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 9222 -> 
MRM :
Completed addition of Instruction sw$t2,3568($zero) of Core 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2340($zero) on Line 760

Clock Cycle 9223 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2340($zero) of Core : 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 9224 -> 
MRM :
Completed addition of Instruction lw$t2,2340($zero) of Core 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3420($zero) on Line 761

Clock Cycle 9225 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3420($zero) of Core : 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 9226 -> 
MRM :
Completed addition of Instruction lw$t2,3420($zero) of Core 2
Removed instruction lw$t2,2340($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 9227 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 9228 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 9229 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 9230 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 9231 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 9232 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 9233 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 9234 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 9235 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 9236 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 9237 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 9238 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 9239 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 9240 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 9241 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 9242 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1340 $t2 on Line 221
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3456($zero) on Line 222

Clock Cycle 9243 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9244 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9245 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3568($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3568 3424 on Line 759
Row 769 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 9246 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3456($zero) of Core : 4
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 9247 -> 
MRM :
Completed addition of Instruction sw$t2,3456($zero) of Core 4
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 9248 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 9249 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 9250 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 9251 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 9252 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 9253 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 9254 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 9255 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 9256 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3568 3424 on Line 759
Core Execution :

Clock Cycle 9257 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9258 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3420($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3420 $t2 on Line 761
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9259 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 3420 $t2 on Line 761
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2964($zero) on Line 762

Clock Cycle 9260 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9261 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9262 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9263 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9264 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9265 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9266 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9267 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2288($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2288 0 on Line 201
Row 259 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 9268 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2964($zero) of Core : 2
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 9269 -> 
MRM :
Completed addition of Instruction sw$t2,2964($zero) of Core 2
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2036($zero) on Line 763

Clock Cycle 9270 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2036($zero) of Core : 2
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 9271 -> 
MRM :
Completed addition of Instruction lw$t2,2036($zero) of Core 2
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3360($zero) on Line 764

Clock Cycle 9272 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3360($zero) of Core : 2
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 9273 -> 
MRM :
Completed addition of Instruction lw$t4,3360($zero) of Core 2
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 9274 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 9275 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 9276 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 265712 = 3424
Core Execution :

Clock Cycle 9277 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 9278 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 9279 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 9280 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 9281 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 9282 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 9283 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 9284 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 9285 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 9286 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 9287 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 9288 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2288 0 on Line 201
Core Execution :

Clock Cycle 9289 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9290 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2776($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2776 $t0 on Line 213
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 9291 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2776 $t0 on Line 213
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,540($zero) on Line 223

Clock Cycle 9292 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9293 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2876($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2876 $t3 on Line 220
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 9294 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,540($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2876 $t3 on Line 220
Core Execution :
File Number 4 : addi$t4,$t3,864
File Number 4 : $t4 = 864

Clock Cycle 9295 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t4,3524
File Number 4 : $t2 = 4388

Clock Cycle 9296 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9297 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9298 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9299 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3360($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3360 $t4 on Line 764
Row 770 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9300 -> 
MRM :
Completed addition of Instruction sw$t0,540($zero) of Core 4
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2972($zero) on Line 226

Clock Cycle 9301 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2972($zero) of Core : 4
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9302 -> 
MRM :
Completed addition of Instruction sw$t1,2972($zero) of Core 4
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3372($zero) on Line 227

Clock Cycle 9303 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3372($zero) of Core : 4
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9304 -> 
MRM :
Completed addition of Instruction sw$t1,3372($zero) of Core 4
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1664($zero) on Line 228

Clock Cycle 9305 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1664($zero) of Core : 4
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 4 : addi$t0,$t1,3540
File Number 4 : $t0 = 4740

Clock Cycle 9306 -> 
MRM :
Completed addition of Instruction sw$t2,1664($zero) of Core 4
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,476($zero) on Line 230

Clock Cycle 9307 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,476($zero) of Core : 4
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9308 -> 
MRM :
Completed addition of Instruction lw$t3,476($zero) of Core 4
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 9309 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9310 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9311 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9312 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9313 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9314 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9315 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9316 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9317 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9318 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9319 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9320 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3360 $t4 on Line 764
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3296($zero) on Line 765

Clock Cycle 9321 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9322 -> 
MRM :
1/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9323 -> 
MRM :
2/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9324 -> 
MRM :
3/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9325 -> 
MRM :
4/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9326 -> 
MRM :
5/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9327 -> 
MRM :
6/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9328 -> 
MRM :
7/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9329 -> 
MRM :
8/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9330 -> 
MRM :
9/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9331 -> 
MRM :
10/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9332 -> 
MRM :
11/12 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9333 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,352($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 352 3724 on Line 755
Row 259 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 9334 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3296($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 9335 -> 
MRM :
Completed addition of Instruction sw$t4,3296($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1364($zero) on Line 766

Clock Cycle 9336 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1364($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 9337 -> 
MRM :
Completed addition of Instruction lw$t2,1364($zero) of Core 2
Removed instruction lw$t2,2036($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,520($zero) on Line 767

Clock Cycle 9338 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,520($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 9339 -> 
MRM :
Completed addition of Instruction lw$t4,520($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3204($zero) on Line 768

Clock Cycle 9340 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3204($zero) of Core : 2
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 9341 -> 
MRM :
Completed addition of Instruction lw$t0,3204($zero) of Core 2
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 9342 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 9343 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 9344 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 352 3724 on Line 755
Core Execution :

Clock Cycle 9345 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9346 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,520($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 520 $t4 on Line 767
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9347 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 520 $t4 on Line 767
Core Execution :

Clock Cycle 9348 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9349 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9350 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9351 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3296($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3296 0 on Line 765
Row 256 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9352 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9353 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9354 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9355 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9356 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9357 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9358 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9359 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9360 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262496 = 3724
Core Execution :

Clock Cycle 9361 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9362 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9363 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9364 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9365 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9366 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9367 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9368 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9369 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9370 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9371 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9372 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3296 0 on Line 765
Core Execution :

Clock Cycle 9373 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9374 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3204($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3204 $t0 on Line 768
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9375 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3204 $t0 on Line 768
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3324($zero) on Line 769

Clock Cycle 9376 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9377 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9378 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9379 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9380 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9381 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9382 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9383 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9384 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9385 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9386 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9387 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1364($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1364 $t2 on Line 766
Row 259 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9388 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3324($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9389 -> 
MRM :
Completed addition of Instruction sw$t0,3324($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3060($zero) on Line 770

Clock Cycle 9390 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3060($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9391 -> 
MRM :
Completed addition of Instruction sw$t1,3060($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2704($zero) on Line 771

Clock Cycle 9392 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2704($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9393 -> 
MRM :
Completed addition of Instruction lw$t1,2704($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9394 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9395 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9396 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 9397 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9398 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9399 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9400 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9401 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9402 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9403 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9404 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9405 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9406 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9407 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9408 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1364 $t2 on Line 766
Core Execution :
File Number 2 : addi$t2,$t2,1136
File Number 2 : $t2 = 1136

Clock Cycle 9409 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9410 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9411 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9412 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9413 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9414 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9415 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9416 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9417 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9418 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9419 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9420 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2964($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2964 0 on Line 762
Row 257 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 9421 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 9422 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 9423 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 9424 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 9425 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 9426 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 9427 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 9428 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 9429 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 9430 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 9431 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2964 0 on Line 762
Core Execution :

Clock Cycle 9432 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9433 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3060($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3060 0 on Line 770
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9434 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3060 0 on Line 770
Core Execution :

Clock Cycle 9435 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9436 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2704($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2704 $t1 on Line 771
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9437 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2704 $t1 on Line 771
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3528($zero) on Line 773

Clock Cycle 9438 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9439 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9440 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9441 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9442 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9443 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9444 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9445 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9446 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9447 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9448 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3324($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3324 0 on Line 769
Row 258 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9449 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3528($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9450 -> 
MRM :
Completed addition of Instruction sw$t1,3528($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1780($zero) on Line 774

Clock Cycle 9451 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1780($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : addi$t0,$t2,1796
File Number 2 : $t0 = 2932

Clock Cycle 9452 -> 
MRM :
Completed addition of Instruction sw$t3,1780($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1188($zero) on Line 776

Clock Cycle 9453 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1188($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9454 -> 
MRM :
Completed addition of Instruction lw$t1,1188($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2492($zero) on Line 777

Clock Cycle 9455 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2492($zero) of Core : 2
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 2 : addi$t2,$t4,992
File Number 2 : $t2 = 992

Clock Cycle 9456 -> 
MRM :
Completed addition of Instruction sw$t0,2492($zero) of Core 2
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,320($zero) on Line 779

Clock Cycle 9457 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,320($zero) of Core : 2
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 9458 -> 
MRM :
Completed addition of Instruction sw$t2,320($zero) of Core 2
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,932($zero) on Line 780

Clock Cycle 9459 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,932($zero) of Core : 2
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9460 -> 
MRM :
Completed addition of Instruction sw$t2,932($zero) of Core 2
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1904($zero) on Line 781

Clock Cycle 9461 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1904($zero) of Core : 2
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9462 -> 
MRM :
Completed addition of Instruction sw$t4,1904($zero) of Core 2
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2356($zero) on Line 782

Clock Cycle 9463 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2356($zero) of Core : 2
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9464 -> 
MRM :
Completed addition of Instruction lw$t3,2356($zero) of Core 2
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9465 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9466 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9467 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9468 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9469 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3324 0 on Line 769
Core Execution :

Clock Cycle 9470 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9471 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3528($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3528 0 on Line 773
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9472 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3528 0 on Line 773
Core Execution :

Clock Cycle 9473 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9474 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9475 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9476 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2492($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2492 2932 on Line 777
Row 259 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9477 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9478 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9479 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9480 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9481 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9482 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9483 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9484 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9485 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 9486 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9487 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9488 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9489 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9490 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9491 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9492 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9493 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9494 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9495 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9496 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9497 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2492 2932 on Line 777
Core Execution :

Clock Cycle 9498 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9499 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2356 $t3 on Line 782
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9500 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 2356 $t3 on Line 782
Core Execution :
File Number 2 : addi$t3,$t4,3468
File Number 2 : $t3 = 3468

Clock Cycle 9501 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t0,1408
File Number 2 : $t3 = 4340

Clock Cycle 9502 -> 
MRM :
1/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1788($zero) on Line 785

Clock Cycle 9503 -> 
MRM :
2/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9504 -> 
MRM :
3/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9505 -> 
MRM :
4/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9506 -> 
MRM :
5/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9507 -> 
MRM :
6/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9508 -> 
MRM :
7/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9509 -> 
MRM :
8/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9510 -> 
MRM :
9/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9511 -> 
MRM :
10/11 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9512 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,320($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 320 992 on Line 779
Row 258 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9513 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1788($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9514 -> 
MRM :
Completed addition of Instruction lw$t1,1788($zero) of Core 2
Removed instruction lw$t1,1188($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3812($zero) on Line 786

Clock Cycle 9515 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3812($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9516 -> 
MRM :
Completed addition of Instruction sw$t0,3812($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1884($zero) on Line 787

Clock Cycle 9517 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1884($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9518 -> 
MRM :
Completed addition of Instruction lw$t3,1884($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9519 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9520 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9521 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264636 = 2932
Core Execution :

Clock Cycle 9522 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9523 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9524 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9525 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9526 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9527 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9528 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9529 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9530 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9531 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9532 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9533 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 320 992 on Line 779
Core Execution :

Clock Cycle 9534 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9535 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,932($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 932 992 on Line 780
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9536 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 932 992 on Line 780
Core Execution :

Clock Cycle 9537 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9538 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1780($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1780 3724 on Line 774
Row 256 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9539 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9540 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9541 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9542 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9543 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9544 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9545 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9546 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9547 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262464 = 992
Memory at 263076 = 992
Core Execution :

Clock Cycle 9548 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9549 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9550 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9551 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9552 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9553 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9554 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9555 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9556 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9557 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9558 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9559 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1780 3724 on Line 774
Core Execution :

Clock Cycle 9560 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9561 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1904($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1904 0 on Line 781
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9562 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1904 0 on Line 781
Core Execution :

Clock Cycle 9563 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9564 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1788($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1788 $t1 on Line 785
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9565 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 1876
File Number 2 : Finished Instruction lw 1788 $t1 on Line 785
Core Execution :

Clock Cycle 9566 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9567 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1884($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1884 $t3 on Line 787
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9568 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1884 $t3 on Line 787
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2024($zero) on Line 788

Clock Cycle 9569 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t4,3176
File Number 2 : $t1 = 3176

Clock Cycle 9570 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9571 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9572 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9573 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9574 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9575 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9576 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9577 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9578 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9579 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3812($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3812 2932 on Line 786
Row 257 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9580 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2024($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9581 -> 
MRM :
Completed addition of Instruction sw$t3,2024($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3748($zero) on Line 790

Clock Cycle 9582 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3748($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9583 -> 
MRM :
Completed addition of Instruction sw$t2,3748($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1548($zero) on Line 791

Clock Cycle 9584 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1548($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9585 -> 
MRM :
Completed addition of Instruction lw$t1,1548($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9586 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9587 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9588 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 263924 = 3724
Core Execution :

Clock Cycle 9589 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9590 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9591 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9592 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9593 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9594 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9595 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9596 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9597 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9598 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9599 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9600 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3812 2932 on Line 786
Core Execution :

Clock Cycle 9601 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9602 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3748($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3748 992 on Line 790
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9603 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3748 992 on Line 790
Core Execution :

Clock Cycle 9604 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9605 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2024($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2024 0 on Line 788
Row 259 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9606 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9607 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9608 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9609 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9610 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9611 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9612 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9613 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9614 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 265892 = 992
Memory at 265956 = 2932
Core Execution :

Clock Cycle 9615 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9616 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9617 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9618 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9619 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9620 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9621 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9622 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9623 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9624 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9625 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9626 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2024 0 on Line 788
Core Execution :

Clock Cycle 9627 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9628 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1548($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1548 $t1 on Line 791
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9629 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1548 $t1 on Line 791
Core Execution :
File Number 2 : addi$t1,$t1,2652
File Number 2 : $t1 = 2652

Clock Cycle 9630 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t2,184
File Number 2 : $t2 = 1176

Clock Cycle 9631 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3776($zero) on Line 794

Clock Cycle 9632 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9633 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9634 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9635 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9636 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9637 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9638 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9639 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,140($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 140 0 on Line 2
Row 257 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 9640 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3776($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 9641 -> 
MRM :
Completed addition of Instruction lw$t1,3776($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1212($zero) on Line 795

Clock Cycle 9642 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1212($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 9643 -> 
MRM :
Completed addition of Instruction lw$t0,1212($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3936($zero) on Line 796

Clock Cycle 9644 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3936($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 9645 -> 
MRM :
Completed addition of Instruction sw$t2,3936($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3432($zero) on Line 797

Clock Cycle 9646 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3432($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 9647 -> 
MRM :
Completed addition of Instruction lw$t4,3432($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,652($zero) on Line 69

Clock Cycle 9648 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,652($zero) of Core : 3
DRAM: 
File Number 3 : Completed 10/22
Core Execution :
File Number 3 : addi$t1,$t1,1992
File Number 3 : $t1 = 4408

Clock Cycle 9649 -> 
MRM :
Completed addition of Instruction lw$t3,652($zero) of Core 3
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2116($zero) on Line 71

Clock Cycle 9650 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2116($zero) of Core : 3
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 9651 -> 
MRM :
Completed addition of Instruction lw$t0,2116($zero) of Core 3
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2484($zero) on Line 72

Clock Cycle 9652 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2484($zero) of Core : 3
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 3 : addi$t1,$t1,1904
File Number 3 : $t1 = 6312

Clock Cycle 9653 -> 
MRM :
Completed addition of Instruction lw$t4,2484($zero) of Core 3
Removed instruction lw$t4,3376($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3292($zero) on Line 74

Clock Cycle 9654 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3292($zero) of Core : 3
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 9655 -> 
MRM :
Completed addition of Instruction sw$t1,3292($zero) of Core 3
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 9656 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 9657 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 9658 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 9659 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 9660 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 140 0 on Line 2
Core Execution :

Clock Cycle 9661 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9662 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,88($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 88 0 on Line 5
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9663 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 88 0 on Line 5
Core Execution :

Clock Cycle 9664 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9665 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,460($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 460 2744 on Line 6
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9666 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 460 2744 on Line 6
Core Execution :

Clock Cycle 9667 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9668 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,936($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 936 0 on Line 11
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9669 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 936 0 on Line 11
Core Execution :

Clock Cycle 9670 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9671 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,996($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 996 0 on Line 33
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9672 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 996 0 on Line 33
Core Execution :

Clock Cycle 9673 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9674 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,828($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 828 8732 on Line 42
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9675 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 828 8732 on Line 42
Core Execution :

Clock Cycle 9676 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9677 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,116($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 116 1892 on Line 66
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9678 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 116 1892 on Line 66
Core Execution :

Clock Cycle 9679 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9680 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,688($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 688 1892 on Line 67
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9681 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 688 1892 on Line 67
Core Execution :

Clock Cycle 9682 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9683 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,652($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 652 $t3 on Line 69
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9684 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 652 $t3 on Line 69
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,52($zero) on Line 75

Clock Cycle 9685 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9686 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9687 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3776($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3776 $t1 on Line 794
Row 512 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9688 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,52($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9689 -> 
MRM :
Completed addition of Instruction sw$t3,52($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9690 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9691 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9692 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9693 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9694 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9695 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9696 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 524404 = 1892
Memory at 524748 = 2744
Memory at 524976 = 1892
Memory at 525116 = 8732
Core Execution :

Clock Cycle 9697 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9698 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9699 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9700 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9701 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9702 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9703 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9704 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9705 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9706 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9707 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9708 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3776 $t1 on Line 794
Core Execution :

Clock Cycle 9709 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9710 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3936($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3936 1176 on Line 796
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9711 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3936 1176 on Line 796
Core Execution :

Clock Cycle 9712 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9713 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3432($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3432 $t4 on Line 797
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9714 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3432 $t4 on Line 797
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3688($zero) on Line 798

Clock Cycle 9715 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9716 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9717 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9718 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1760($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1760 11188 on Line 56
Row 259 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 9719 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3688($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 9720 -> 
MRM :
Completed addition of Instruction sw$t4,3688($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2524($zero) on Line 799

Clock Cycle 9721 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2524($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 9722 -> 
MRM :
Completed addition of Instruction sw$t2,2524($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,176($zero) on Line 800

Clock Cycle 9723 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,176($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 2 : addi$t3,$t3,3548
File Number 2 : $t3 = 3548

Clock Cycle 9724 -> 
MRM :
Completed addition of Instruction sw$t3,176($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1452($zero) on Line 802

Clock Cycle 9725 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1452($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 9726 -> 
MRM :
Completed addition of Instruction lw$t1,1452($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 9727 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 266080 = 1176
Core Execution :

Clock Cycle 9728 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 9729 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 9730 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 9731 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 9732 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 9733 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 9734 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 9735 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 9736 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 9737 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 9738 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 9739 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1760 11188 on Line 56
Core Execution :

Clock Cycle 9740 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9741 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1880($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1880 1568 on Line 60
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9742 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1880 1568 on Line 60
Core Execution :

Clock Cycle 9743 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9744 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1612($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1612 $t2 on Line 68
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9745 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1612 $t2 on Line 68
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1132($zero) on Line 76

Clock Cycle 9746 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9747 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9748 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1212($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1212 $t0 on Line 795
Row 513 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9749 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1132($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9750 -> 
MRM :
Completed addition of Instruction sw$t2,1132($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9751 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9752 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9753 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9754 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9755 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9756 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9757 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 526048 = 11188
Memory at 526168 = 1568
Core Execution :

Clock Cycle 9758 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9759 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9760 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9761 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9762 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9763 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9764 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9765 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9766 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9767 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9768 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9769 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1212 $t0 on Line 795
Core Execution :
File Number 2 : addi$t0,$t2,2676
File Number 2 : $t0 = 3852

Clock Cycle 9770 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9771 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1452($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1452 $t1 on Line 802
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9772 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1452 $t1 on Line 802
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2508($zero) on Line 804

Clock Cycle 9773 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9774 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9775 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9776 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9777 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9778 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9779 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2740($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2740 11188 on Line 52
Row 257 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 9780 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2508($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 9781 -> 
MRM :
Completed addition of Instruction sw$t1,2508($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3660($zero) on Line 805

Clock Cycle 9782 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3660($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 9783 -> 
MRM :
Completed addition of Instruction sw$t2,3660($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3628($zero) on Line 806

Clock Cycle 9784 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3628($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 9785 -> 
MRM :
Completed addition of Instruction sw$t1,3628($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,652($zero) on Line 807

Clock Cycle 9786 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,652($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 9787 -> 
MRM :
Completed addition of Instruction lw$t3,652($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3500($zero) on Line 808

Clock Cycle 9788 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3500($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 2 : addi$t1,$t2,1792
File Number 2 : $t1 = 2968

Clock Cycle 9789 -> 
MRM :
Completed addition of Instruction lw$t3,3500($zero) of Core 2
Removed instruction lw$t3,652($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 2 : addi$t2,$t1,476
File Number 2 : $t2 = 3444

Clock Cycle 9790 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2740 11188 on Line 52
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2816($zero) on Line 811

Clock Cycle 9791 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9792 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2108($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2108 0 on Line 57
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9793 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2816($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2108 0 on Line 57
Core Execution :

Clock Cycle 9794 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9795 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2116($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2116 $t0 on Line 71
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9796 -> 
MRM :
Completed addition of Instruction lw$t0,2816($zero) of Core 2
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2116 $t0 on Line 71
Core Execution :

Clock Cycle 9797 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9798 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2484($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2484 $t4 on Line 72
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9799 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2484 $t4 on Line 72
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1476($zero) on Line 77

Clock Cycle 9800 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,1860
File Number 3 : $t0 = 8172

Clock Cycle 9801 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9802 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9803 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3688($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3688 0 on Line 798
Row 514 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9804 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1476($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9805 -> 
MRM :
Completed addition of Instruction sw$t4,1476($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2948($zero) on Line 79

Clock Cycle 9806 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2948($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9807 -> 
MRM :
Completed addition of Instruction lw$t3,2948($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1136($zero) on Line 80

Clock Cycle 9808 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1136($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9809 -> 
MRM :
Completed addition of Instruction lw$t1,1136($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1300($zero) on Line 81

Clock Cycle 9810 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1300($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9811 -> 
MRM :
Completed addition of Instruction sw$t4,1300($zero) of Core 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,604($zero) on Line 82

Clock Cycle 9812 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,604($zero) of Core : 3
DRAM: 
File Number 2 : Completed 10/22
Memory at 527028 = 11188
Core Execution :

Clock Cycle 9813 -> 
MRM :
Completed addition of Instruction lw$t0,604($zero) of Core 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9814 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9815 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9816 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9817 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9818 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9819 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9820 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9821 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9822 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9823 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9824 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3688 0 on Line 798
Core Execution :

Clock Cycle 9825 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9826 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3660($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3660 1176 on Line 805
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9827 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3660 1176 on Line 805
Core Execution :

Clock Cycle 9828 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9829 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3628($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3628 0 on Line 806
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9830 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3628 0 on Line 806
Core Execution :

Clock Cycle 9831 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9832 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3500($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3500 $t3 on Line 808
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9833 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3500 $t3 on Line 808
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,540($zero) on Line 812

Clock Cycle 9834 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t4,$t4,3816
File Number 2 : $t4 = 3816

Clock Cycle 9835 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9836 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9837 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,52($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 52 0 on Line 75
Row 259 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 9838 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,540($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 9839 -> 
MRM :
Completed addition of Instruction sw$t3,540($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1456($zero) on Line 814

Clock Cycle 9840 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1456($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 9841 -> 
MRM :
Completed addition of Instruction sw$t4,1456($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,816($zero) on Line 815

Clock Cycle 9842 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,816($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 9843 -> 
MRM :
Completed addition of Instruction lw$t4,816($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 9844 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 9845 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 9846 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 265772 = 0
Memory at 265804 = 1176
Core Execution :

Clock Cycle 9847 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 9848 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 9849 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 9850 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 9851 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 9852 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 9853 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 9854 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 9855 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 9856 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 9857 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 9858 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 52 0 on Line 75
Core Execution :

Clock Cycle 9859 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9860 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,604($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 604 $t0 on Line 82
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9861 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 604 $t0 on Line 82
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1840($zero) on Line 83

Clock Cycle 9862 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9863 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9864 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9865 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2524($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2524 1176 on Line 799
Row 512 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9866 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1840($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9867 -> 
MRM :
Completed addition of Instruction sw$t0,1840($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,636($zero) on Line 84

Clock Cycle 9868 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,636($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9869 -> 
MRM :
Completed addition of Instruction lw$t2,636($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2856($zero) on Line 85

Clock Cycle 9870 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2856($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9871 -> 
MRM :
1/2 completed for adding Instruction lw$t1,2856($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9872 -> 
MRM :
Completed addition of Instruction lw$t1,2856($zero) of Core 3
Removed instruction lw$t1,1136($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2100($zero) on Line 86

Clock Cycle 9873 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2100($zero) of Core : 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9874 -> 
MRM :
Completed addition of Instruction lw$t4,2100($zero) of Core 3
DRAM: 
File Number 2 : Completed 10/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3300($zero) on Line 87

Clock Cycle 9875 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3300($zero) of Core : 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9876 -> 
MRM :
Completed addition of Instruction lw$t1,3300($zero) of Core 3
Removed instruction lw$t1,2856($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9877 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9878 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9879 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9880 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9881 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9882 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9883 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9884 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9885 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9886 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2524 1176 on Line 799
Core Execution :

Clock Cycle 9887 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9888 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2508 0 on Line 804
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9889 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2508 0 on Line 804
Core Execution :

Clock Cycle 9890 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9891 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2816($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2816 $t0 on Line 811
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9892 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2816 $t0 on Line 811
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3240($zero) on Line 816

Clock Cycle 9893 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9894 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9895 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9896 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9897 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9898 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2948($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2948 $t3 on Line 79
Row 258 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 9899 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3240($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 9900 -> 
MRM :
Completed addition of Instruction sw$t0,3240($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1892($zero) on Line 817

Clock Cycle 9901 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1892($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 9902 -> 
MRM :
Completed addition of Instruction lw$t3,1892($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,864($zero) on Line 818

Clock Cycle 9903 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,864($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 9904 -> 
MRM :
Completed addition of Instruction sw$t1,864($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2612($zero) on Line 819

Clock Cycle 9905 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2612($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 9906 -> 
MRM :
Completed addition of Instruction lw$t1,2612($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 9907 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 264652 = 0
Memory at 264668 = 1176
Core Execution :

Clock Cycle 9908 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 9909 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 9910 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 9911 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 9912 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 9913 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 9914 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 9915 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 9916 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 9917 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 9918 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 9919 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2948 $t3 on Line 79
Core Execution :

Clock Cycle 9920 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9921 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2100($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2100 $t4 on Line 86
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9922 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2100 $t4 on Line 86
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2144($zero) on Line 88

Clock Cycle 9923 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9924 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9925 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1456($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1456 3816 on Line 814
Row 514 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 9926 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2144($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 9927 -> 
MRM :
Completed addition of Instruction sw$t4,2144($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 9928 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 9929 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 9930 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 9931 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 9932 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 9933 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 9934 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 9935 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 9936 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1456 3816 on Line 814
Core Execution :

Clock Cycle 9937 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9938 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1892($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1892 $t3 on Line 817
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 9939 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 3860
File Number 2 : Finished Instruction lw 1892 $t3 on Line 817
Core Execution :

Clock Cycle 9940 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9941 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9942 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2612($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2612 $t1 on Line 819
Row 257 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9943 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9944 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9945 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9946 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9947 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9948 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9949 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9950 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9951 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 263600 = 3816
Core Execution :

Clock Cycle 9952 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9953 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9954 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9955 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 9956 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 9957 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 9958 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 9959 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 9960 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 9961 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 9962 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 9963 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2612 $t1 on Line 819
Core Execution :
File Number 2 : addi$t3,$t1,1336
File Number 2 : $t3 = 1336

Clock Cycle 9964 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t2,$t3,1460
File Number 2 : $t2 = 2796

Clock Cycle 9965 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,552($zero) on Line 822

Clock Cycle 9966 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9967 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9968 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9969 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 9970 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3292($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3292 6312 on Line 74
Row 258 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 9971 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,552($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 9972 -> 
MRM :
Completed addition of Instruction lw$t4,552($zero) of Core 2
Removed instruction lw$t4,816($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2768($zero) on Line 823

Clock Cycle 9973 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2768($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 9974 -> 
MRM :
Completed addition of Instruction sw$t1,2768($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,676($zero) on Line 824

Clock Cycle 9975 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,676($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 2 : addi$t2,$t3,1492
File Number 2 : $t2 = 2828

Clock Cycle 9976 -> 
MRM :
Completed addition of Instruction lw$t1,676($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1444($zero) on Line 826

Clock Cycle 9977 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1444($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 9978 -> 
MRM :
Completed addition of Instruction lw$t3,1444($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1204($zero) on Line 827

Clock Cycle 9979 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1204($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 9980 -> 
MRM :
Completed addition of Instruction lw$t2,1204($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 9981 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3292 6312 on Line 74
Core Execution :

Clock Cycle 9982 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9983 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3300($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3300 $t1 on Line 87
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 9984 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3300 $t1 on Line 87
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,748($zero) on Line 89

Clock Cycle 9985 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 9986 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,176($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 176 0 on Line 800
Row 515 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 9987 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,748($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 9988 -> 
MRM :
Completed addition of Instruction sw$t1,748($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 9989 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 9990 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 9991 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 9992 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 9993 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 9994 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 9995 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 527580 = 6312
Core Execution :

Clock Cycle 9996 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 9997 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 9998 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 9999 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10000 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10001 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10002 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10003 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10004 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10005 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10006 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10007 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 176 0 on Line 800
Core Execution :

Clock Cycle 10008 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10009 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,540($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 540 0 on Line 812
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10010 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 540 0 on Line 812
Core Execution :

Clock Cycle 10011 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10012 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,864($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 864 2968 on Line 818
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10013 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 864 2968 on Line 818
Core Execution :

Clock Cycle 10014 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10015 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,552($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 552 $t4 on Line 822
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10016 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 552 $t4 on Line 822
Core Execution :

Clock Cycle 10017 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10018 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,676($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 676 $t1 on Line 824
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10019 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 676 $t1 on Line 824
Core Execution :
File Number 2 : addi$t0,$t1,1780
File Number 2 : $t0 = 1780

Clock Cycle 10020 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10021 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10022 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10023 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10024 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,636($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 636 $t2 on Line 84
Row 256 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 10025 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 10026 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 10027 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 10028 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 10029 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 10030 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 10031 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 10032 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 10033 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 263008 = 2968
Core Execution :

Clock Cycle 10034 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 10035 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 10036 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 10037 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 10038 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 10039 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 10040 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 10041 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 10042 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 10043 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 10044 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 10045 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 636 $t2 on Line 84
Core Execution :
File Number 3 : addi$t2,$t3,412
File Number 3 : $t2 = 412

Clock Cycle 10046 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t3,3476
File Number 3 : $t2 = 3476

Clock Cycle 10047 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,748($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 748 0 on Line 89
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t2,$t4,1264
File Number 3 : $t2 = 1264

Clock Cycle 10048 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 748 0 on Line 89
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1620($zero) on Line 93

Clock Cycle 10049 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10050 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1444($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1444 $t3 on Line 826
Row 512 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10051 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1620($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10052 -> 
MRM :
Completed addition of Instruction sw$t4,1620($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2900($zero) on Line 94

Clock Cycle 10053 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2900($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10054 -> 
MRM :
Completed addition of Instruction lw$t4,2900($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10055 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10056 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10057 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10058 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10059 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10060 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10061 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10062 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10063 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10064 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10065 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10066 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10067 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10068 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10069 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10070 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10071 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1444 $t3 on Line 826
Core Execution :
File Number 2 : addi$t3,$t3,3524
File Number 2 : $t3 = 3524

Clock Cycle 10072 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2000($zero) on Line 830

Clock Cycle 10073 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1204($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1204 $t2 on Line 827
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10074 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2000($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1204 $t2 on Line 827
Core Execution :

Clock Cycle 10075 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10076 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10077 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10078 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10079 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2144($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2144 0 on Line 88
Row 257 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 10080 -> 
MRM :
Completed addition of Instruction sw$t4,2000($zero) of Core 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,120($zero) on Line 831

Clock Cycle 10081 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,120($zero) of Core : 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : addi$t3,$t0,1940
File Number 2 : $t3 = 3720

Clock Cycle 10082 -> 
MRM :
Completed addition of Instruction sw$t3,120($zero) of Core 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3124($zero) on Line 833

Clock Cycle 10083 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3124($zero) of Core : 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 10084 -> 
MRM :
Completed addition of Instruction sw$t1,3124($zero) of Core 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2388($zero) on Line 834

Clock Cycle 10085 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2388($zero) of Core : 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 2 : addi$t0,$t3,3644
File Number 2 : $t0 = 7364

Clock Cycle 10086 -> 
MRM :
Completed addition of Instruction sw$t2,2388($zero) of Core 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 2 : addi$t1,$t2,932
File Number 2 : $t1 = 932

Clock Cycle 10087 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 2 : addi$t2,$t3,2548
File Number 2 : $t2 = 6268

Clock Cycle 10088 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,788($zero) on Line 838

Clock Cycle 10089 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,788($zero) of Core : 2
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 2 : addi$t2,$t2,1640
File Number 2 : $t2 = 7908

Clock Cycle 10090 -> 
MRM :
Completed addition of Instruction lw$t0,788($zero) of Core 2
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2144 0 on Line 88
Core Execution :
File Number 2 : addi$t3,$t2,3924
File Number 2 : $t3 = 11832

Clock Cycle 10091 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,756($zero) on Line 841

Clock Cycle 10092 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2900($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2900 $t4 on Line 94
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10093 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,756($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2900 $t4 on Line 94
Core Execution :
File Number 3 : addi$t4,$t3,2024
File Number 3 : $t4 = 2024

Clock Cycle 10094 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10095 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10096 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10097 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10098 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10099 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10100 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10101 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10102 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10103 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10104 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 120 3524 on Line 831
Row 514 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10105 -> 
MRM :
Completed addition of Instruction sw$t2,756($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3020($zero) on Line 842

Clock Cycle 10106 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3020($zero) of Core : 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10107 -> 
MRM :
Completed addition of Instruction sw$t1,3020($zero) of Core 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1484($zero) on Line 843

Clock Cycle 10108 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1484($zero) of Core : 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10109 -> 
MRM :
Completed addition of Instruction lw$t3,1484($zero) of Core 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2716($zero) on Line 96

Clock Cycle 10110 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2716($zero) of Core : 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : addi$t1,$t3,2160
File Number 3 : $t1 = 2160

Clock Cycle 10111 -> 
MRM :
Completed addition of Instruction lw$t4,2716($zero) of Core 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1428($zero) on Line 98

Clock Cycle 10112 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1428($zero) of Core : 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10113 -> 
MRM :
Completed addition of Instruction sw$t0,1428($zero) of Core 3
DRAM: 
File Number 2 : Completed 10/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2788($zero) on Line 99

Clock Cycle 10114 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2788($zero) of Core : 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10115 -> 
MRM :
Completed addition of Instruction lw$t2,2788($zero) of Core 3
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10116 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10117 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10118 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10119 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10120 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10121 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10122 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10123 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10124 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10125 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 120 3524 on Line 831
Core Execution :

Clock Cycle 10126 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10127 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,788($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 788 $t0 on Line 838
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10128 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 2020
File Number 2 : Finished Instruction lw 788 $t0 on Line 838
Core Execution :

Clock Cycle 10129 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10130 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,756($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 756 7908 on Line 841
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10131 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 756 7908 on Line 841
Core Execution :

Clock Cycle 10132 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10133 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2000($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2000 0 on Line 830
Row 256 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10134 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10135 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10136 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10137 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10138 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10139 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10140 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10141 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10142 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262264 = 3524
Memory at 262900 = 7908
Core Execution :

Clock Cycle 10143 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10144 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10145 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10146 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10147 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10148 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10149 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10150 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10151 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10152 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10153 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10154 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2000 0 on Line 830
Core Execution :

Clock Cycle 10155 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10156 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1484($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1484 $t3 on Line 843
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10157 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 8828
File Number 2 : Finished Instruction lw 1484 $t3 on Line 843
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,964($zero) on Line 844

Clock Cycle 10158 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10159 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10160 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10161 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10162 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2716 $t4 on Line 96
Row 257 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 10163 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,964($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 10164 -> 
MRM :
Completed addition of Instruction sw$t3,964($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,844($zero) on Line 845

Clock Cycle 10165 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,844($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 10166 -> 
MRM :
Completed addition of Instruction lw$t1,844($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3748($zero) on Line 846

Clock Cycle 10167 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3748($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 10168 -> 
MRM :
Completed addition of Instruction lw$t3,3748($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2892($zero) on Line 847

Clock Cycle 10169 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2892($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 10170 -> 
MRM :
Completed addition of Instruction lw$t0,2892($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 10171 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 10172 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 10173 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 10174 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 10175 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 10176 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 10177 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 10178 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 10179 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 10180 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 10181 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 10182 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 10183 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2716 $t4 on Line 96
Core Execution :

Clock Cycle 10184 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10185 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2788($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2788 $t2 on Line 99
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10186 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2788 $t2 on Line 99
Core Execution :
File Number 3 : addi$t2,$t0,304
File Number 3 : $t2 = 304

Clock Cycle 10187 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,3200
File Number 3 : $t0 = 5360

Clock Cycle 10188 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1148($zero) on Line 102

Clock Cycle 10189 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2768($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2768 0 on Line 823
Row 514 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 10190 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1148($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 10191 -> 
MRM :
Completed addition of Instruction sw$t4,1148($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,60($zero) on Line 103

Clock Cycle 10192 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,60($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 3 : addi$t1,$t2,3792
File Number 3 : $t1 = 4096

Clock Cycle 10193 -> 
MRM :
Completed addition of Instruction sw$t2,60($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1568($zero) on Line 105

Clock Cycle 10194 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1568($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 10195 -> 
MRM :
Completed addition of Instruction sw$t4,1568($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 10196 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 10197 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 10198 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 10199 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 10200 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2768 0 on Line 823
Core Execution :

Clock Cycle 10201 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10202 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2388($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2388 0 on Line 834
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10203 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2388 0 on Line 834
Core Execution :

Clock Cycle 10204 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10205 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3020($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3020 932 on Line 842
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10206 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3020 932 on Line 842
Core Execution :

Clock Cycle 10207 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10208 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2892($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2892 $t0 on Line 847
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10209 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 5888
File Number 2 : Finished Instruction lw 2892 $t0 on Line 847
Core Execution :
File Number 2 : addi$t0,$t0,1776
File Number 2 : $t0 = 7664

Clock Cycle 10210 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1368($zero) on Line 849

Clock Cycle 10211 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10212 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10213 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10214 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10215 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10216 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10217 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10218 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10219 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,964($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 964 8828 on Line 844
Row 258 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10220 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1368($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10221 -> 
MRM :
Completed addition of Instruction lw$t1,1368($zero) of Core 2
Removed instruction lw$t1,844($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10222 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10223 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10224 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10225 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10226 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10227 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10228 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264912 = 0
Memory at 265164 = 932
Core Execution :

Clock Cycle 10229 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10230 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10231 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10232 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10233 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10234 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10235 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10236 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10237 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10238 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10239 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10240 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 964 8828 on Line 844
Core Execution :

Clock Cycle 10241 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10242 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10243 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3240($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3240 0 on Line 816
Row 256 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10244 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10245 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10246 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10247 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10248 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10249 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10250 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10251 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10252 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 263108 = 8828
Core Execution :

Clock Cycle 10253 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10254 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10255 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10256 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10257 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10258 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10259 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10260 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10261 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10262 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10263 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10264 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3240 0 on Line 816
Core Execution :

Clock Cycle 10265 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10266 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3124($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3124 0 on Line 833
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10267 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3124 0 on Line 833
Core Execution :

Clock Cycle 10268 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10269 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3748($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3748 $t3 on Line 846
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10270 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 992
File Number 2 : Finished Instruction lw 3748 $t3 on Line 846
Core Execution :

Clock Cycle 10271 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10272 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1368($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1368 $t1 on Line 849
Row 259 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10273 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10274 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10275 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10276 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10277 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10278 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10279 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10280 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10281 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10282 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10283 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10284 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10285 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10286 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10287 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10288 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10289 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10290 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10291 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10292 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10293 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1368 $t1 on Line 849
Core Execution :
File Number 2 : addi$t3,$t1,1424
File Number 2 : $t3 = 1424

Clock Cycle 10294 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2072($zero) on Line 851

Clock Cycle 10295 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10296 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10297 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10298 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10299 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10300 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10301 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,60($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 60 304 on Line 103
Row 257 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 10302 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2072($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 10303 -> 
MRM :
Completed addition of Instruction sw$t0,2072($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3556($zero) on Line 852

Clock Cycle 10304 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3556($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 10305 -> 
MRM :
Completed addition of Instruction sw$t1,3556($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2428($zero) on Line 853

Clock Cycle 10306 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2428($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 10307 -> 
MRM :
Completed addition of Instruction sw$t0,2428($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,168($zero) on Line 854

Clock Cycle 10308 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,168($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 10309 -> 
MRM :
Completed addition of Instruction sw$t0,168($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3244($zero) on Line 855

Clock Cycle 10310 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3244($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 2 : addi$t4,$t1,1640
File Number 2 : $t4 = 1640

Clock Cycle 10311 -> 
MRM :
Completed addition of Instruction sw$t4,3244($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2336($zero) on Line 857

Clock Cycle 10312 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2336($zero) of Core : 2
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 60 304 on Line 103
Core Execution :

Clock Cycle 10313 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10314 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10315 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10316 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10317 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10318 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10319 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10320 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10321 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10322 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,168($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 168 7664 on Line 854
Row 512 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10323 -> 
MRM :
Completed addition of Instruction lw$t2,2336($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,120($zero) on Line 858

Clock Cycle 10324 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,120($zero) of Core : 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10325 -> 
MRM :
Completed addition of Instruction sw$t3,120($zero) of Core 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3752($zero) on Line 859

Clock Cycle 10326 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3752($zero) of Core : 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10327 -> 
MRM :
Completed addition of Instruction lw$t0,3752($zero) of Core 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1156($zero) on Line 860

Clock Cycle 10328 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1156($zero) of Core : 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10329 -> 
MRM :
Completed addition of Instruction lw$t0,1156($zero) of Core 2
Removed instruction lw$t0,3752($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,328($zero) on Line 861

Clock Cycle 10330 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,328($zero) of Core : 2
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10331 -> 
MRM :
Completed addition of Instruction lw$t4,328($zero) of Core 2
DRAM: 
File Number 2 : Completed 10/22
Memory at 524348 = 304
Core Execution :

Clock Cycle 10332 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10333 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10334 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10335 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10336 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10337 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10338 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10339 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10340 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10341 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10342 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10343 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 168 7664 on Line 854
Core Execution :

Clock Cycle 10344 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10345 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,120($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 120 1424 on Line 858
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10346 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 120 1424 on Line 858
Core Execution :

Clock Cycle 10347 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10348 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,328($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 328 $t4 on Line 861
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10349 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 328 $t4 on Line 861
Core Execution :

Clock Cycle 10350 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10351 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1156($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1156 $t0 on Line 860
Row 256 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10352 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10353 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10354 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10355 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10356 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10357 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10358 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10359 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10360 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262264 = 1424
Memory at 262312 = 7664
Core Execution :

Clock Cycle 10361 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10362 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10363 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10364 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10365 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10366 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10367 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10368 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10369 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10370 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10371 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10372 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1156 $t0 on Line 860
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1940($zero) on Line 862

Clock Cycle 10373 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10374 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10375 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10376 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10377 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10378 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10379 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10380 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10381 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2072($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2072 7664 on Line 851
Row 257 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 10382 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1940($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 10383 -> 
MRM :
Completed addition of Instruction sw$t0,1940($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,652($zero) on Line 863

Clock Cycle 10384 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,652($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 10385 -> 
MRM :
Completed addition of Instruction sw$t3,652($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,388($zero) on Line 864

Clock Cycle 10386 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,388($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 2 : addi$t1,$t0,3144
File Number 2 : $t1 = 3144

Clock Cycle 10387 -> 
MRM :
Completed addition of Instruction sw$t1,388($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2168($zero) on Line 866

Clock Cycle 10388 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2168($zero) of Core : 2
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 10389 -> 
MRM :
Completed addition of Instruction lw$t0,2168($zero) of Core 2
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2888($zero) on Line 867

Clock Cycle 10390 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2888($zero) of Core : 2
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 10391 -> 
MRM :
Completed addition of Instruction sw$t1,2888($zero) of Core 2
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3900($zero) on Line 868

Clock Cycle 10392 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3900($zero) of Core : 2
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2072 7664 on Line 851
Core Execution :

Clock Cycle 10393 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10394 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2428($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2428 7664 on Line 853
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10395 -> 
MRM :
Completed addition of Instruction lw$t1,3900($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2428 7664 on Line 853
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2180($zero) on Line 869

Clock Cycle 10396 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t3,3876
File Number 2 : $t3 = 5300

Clock Cycle 10397 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2336($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2336 $t2 on Line 857
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10398 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2180($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2336 $t2 on Line 857
Core Execution :

Clock Cycle 10399 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10400 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2168($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2168 $t0 on Line 866
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10401 -> 
MRM :
Completed addition of Instruction lw$t2,2180($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2168 $t0 on Line 866
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2220($zero) on Line 871

Clock Cycle 10402 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10403 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2888($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2888 3144 on Line 867
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10404 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2220($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2888 3144 on Line 867
Core Execution :

Clock Cycle 10405 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10406 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2180($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2180 $t2 on Line 869
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10407 -> 
MRM :
Completed addition of Instruction lw$t4,2220($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 4412
File Number 2 : Finished Instruction lw 2180 $t2 on Line 869
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3344($zero) on Line 872

Clock Cycle 10408 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10409 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2220($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2220 $t4 on Line 871
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10410 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3344($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2220 $t4 on Line 871
Core Execution :

Clock Cycle 10411 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10412 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10413 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10414 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10415 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10416 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10417 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10418 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10419 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10420 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,652($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 652 1424 on Line 863
Row 258 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10421 -> 
MRM :
Completed addition of Instruction lw$t1,3344($zero) of Core 2
Removed instruction lw$t1,3900($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1864($zero) on Line 873

Clock Cycle 10422 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1864($zero) of Core : 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10423 -> 
MRM :
Completed addition of Instruction lw$t0,1864($zero) of Core 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1876($zero) on Line 874

Clock Cycle 10424 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1876($zero) of Core : 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10425 -> 
MRM :
Completed addition of Instruction sw$t3,1876($zero) of Core 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2332($zero) on Line 875

Clock Cycle 10426 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2332($zero) of Core : 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10427 -> 
MRM :
Completed addition of Instruction sw$t4,2332($zero) of Core 2
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3788($zero) on Line 876

Clock Cycle 10428 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3788($zero) of Core : 2
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 2 : addi$t3,$t4,2804
File Number 2 : $t3 = 2804

Clock Cycle 10429 -> 
MRM :
Completed addition of Instruction lw$t0,3788($zero) of Core 2
Removed instruction lw$t0,1864($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 10/22
Memory at 264216 = 7664
Memory at 264572 = 7664
Memory at 265032 = 3144
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3504($zero) on Line 878

Clock Cycle 10430 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3504($zero) of Core : 2
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10431 -> 
MRM :
Completed addition of Instruction sw$t4,3504($zero) of Core 2
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2556($zero) on Line 879

Clock Cycle 10432 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2556($zero) of Core : 2
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10433 -> 
MRM :
1/2 completed for adding Instruction lw$t1,2556($zero) of Core 2
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10434 -> 
MRM :
Completed addition of Instruction lw$t1,2556($zero) of Core 2
Removed instruction lw$t1,3344($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,116($zero) on Line 880

Clock Cycle 10435 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,116($zero) of Core : 2
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10436 -> 
MRM :
Completed addition of Instruction lw$t1,116($zero) of Core 2
Removed instruction lw$t1,2556($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3480($zero) on Line 881

Clock Cycle 10437 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3480($zero) of Core : 2
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 2 : addi$t4,$t3,3740
File Number 2 : $t4 = 6544

Clock Cycle 10438 -> 
MRM :
Completed addition of Instruction sw$t4,3480($zero) of Core 2
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,1168($zero) on Line 883

Clock Cycle 10439 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1168($zero) of Core : 2
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10440 -> 
MRM :
Completed addition of Instruction lw$t1,1168($zero) of Core 2
Removed instruction lw$t1,116($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 21/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2984($zero) on Line 884

Clock Cycle 10441 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2984($zero) of Core : 2
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 652 1424 on Line 863
Core Execution :

Clock Cycle 10442 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10443 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,388($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 388 0 on Line 864
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10444 -> 
MRM :
Completed addition of Instruction sw$t3,2984($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 388 0 on Line 864
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2508($zero) on Line 885

Clock Cycle 10445 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10446 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10447 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10448 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10449 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10450 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10451 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10452 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10453 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10454 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1940($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1940 0 on Line 862
Row 256 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10455 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2508($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10456 -> 
MRM :
Completed addition of Instruction sw$t4,2508($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3028($zero) on Line 886

Clock Cycle 10457 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3028($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : addi$t4,$t2,3752
File Number 2 : $t4 = 8164

Clock Cycle 10458 -> 
MRM :
1/2 completed for adding Instruction lw$t0,3028($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10459 -> 
MRM :
Completed addition of Instruction lw$t0,3028($zero) of Core 2
Removed instruction lw$t0,3788($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10460 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10461 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10462 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10463 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262796 = 1424
Core Execution :

Clock Cycle 10464 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10465 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10466 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10467 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10468 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10469 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10470 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10471 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10472 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10473 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10474 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10475 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1940 0 on Line 862
Core Execution :

Clock Cycle 10476 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10477 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1876($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1876 5300 on Line 874
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10478 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1876 5300 on Line 874
Core Execution :

Clock Cycle 10479 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10480 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1168($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1168 $t1 on Line 883
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10481 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 1168 $t1 on Line 883
Core Execution :

Clock Cycle 10482 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10483 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2332($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2332 0 on Line 875
Row 257 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10484 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10485 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10486 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10487 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10488 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10489 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10490 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10491 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10492 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264020 = 5300
Core Execution :

Clock Cycle 10493 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10494 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10495 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10496 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10497 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10498 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10499 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10500 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10501 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10502 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10503 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10504 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2332 0 on Line 875
Core Execution :

Clock Cycle 10505 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10506 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2984 2804 on Line 884
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10507 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2984 2804 on Line 884
Core Execution :

Clock Cycle 10508 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10509 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2508($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2508 6544 on Line 885
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10510 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2508 6544 on Line 885
Core Execution :

Clock Cycle 10511 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10512 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3028($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3028 $t0 on Line 886
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10513 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3028 $t0 on Line 886
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1540($zero) on Line 888

Clock Cycle 10514 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t3,3076
File Number 2 : $t3 = 5880

Clock Cycle 10515 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10516 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10517 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10518 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10519 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10520 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10521 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3556($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3556 0 on Line 852
Row 258 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10522 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1540($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10523 -> 
MRM :
Completed addition of Instruction sw$t0,1540($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3456($zero) on Line 890

Clock Cycle 10524 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3456($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : addi$t2,$t4,128
File Number 2 : $t2 = 8292

Clock Cycle 10525 -> 
MRM :
Completed addition of Instruction lw$t1,3456($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,920($zero) on Line 892

Clock Cycle 10526 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,920($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10527 -> 
MRM :
Completed addition of Instruction lw$t0,920($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,2052($zero) on Line 893

Clock Cycle 10528 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2052($zero) of Core : 2
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10529 -> 
MRM :
Completed addition of Instruction sw$t3,2052($zero) of Core 2
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10530 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264652 = 6544
Memory at 265128 = 2804
Core Execution :

Clock Cycle 10531 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10532 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10533 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10534 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10535 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10536 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10537 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10538 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10539 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10540 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10541 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10542 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3556 0 on Line 852
Core Execution :

Clock Cycle 10543 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10544 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3244($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3244 0 on Line 855
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10545 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3244 0 on Line 855
Core Execution :

Clock Cycle 10546 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10547 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3504($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3504 0 on Line 878
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10548 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3504 0 on Line 878
Core Execution :

Clock Cycle 10549 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10550 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3480($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3480 0 on Line 881
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10551 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3480 0 on Line 881
Core Execution :

Clock Cycle 10552 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10553 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3456($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3456 $t1 on Line 890
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10554 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3456 $t1 on Line 890
Core Execution :

Clock Cycle 10555 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10556 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,920($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 920 $t0 on Line 892
Row 259 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10557 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10558 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10559 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10560 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10561 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10562 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10563 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10564 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10565 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10566 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10567 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10568 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10569 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10570 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10571 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10572 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10573 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10574 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10575 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10576 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10577 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 920 $t0 on Line 892
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3188($zero) on Line 894

Clock Cycle 10578 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10579 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10580 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10581 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10582 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10583 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10584 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10585 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10586 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1540($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1540 0 on Line 888
Row 256 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 10587 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3188($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 10588 -> 
MRM :
Completed addition of Instruction sw$t0,3188($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3324($zero) on Line 895

Clock Cycle 10589 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3324($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 10590 -> 
MRM :
Completed addition of Instruction sw$t0,3324($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,636($zero) on Line 896

Clock Cycle 10591 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,636($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 10592 -> 
MRM :
Completed addition of Instruction lw$t3,636($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3392($zero) on Line 897

Clock Cycle 10593 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3392($zero) of Core : 2
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 10594 -> 
MRM :
Completed addition of Instruction lw$t4,3392($zero) of Core 2
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3984($zero) on Line 898

Clock Cycle 10595 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3984($zero) of Core : 2
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 10596 -> 
MRM :
Completed addition of Instruction lw$t0,3984($zero) of Core 2
DRAM: 
File Number 2 : Completed 11/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,536($zero) on Line 899

Clock Cycle 10597 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,536($zero) of Core : 2
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1540 0 on Line 888
Core Execution :

Clock Cycle 10598 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10599 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10600 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10601 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10602 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10603 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10604 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10605 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10606 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10607 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,636($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 636 $t3 on Line 896
Row 257 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10608 -> 
MRM :
Completed addition of Instruction sw$t1,536($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3104($zero) on Line 900

Clock Cycle 10609 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3104($zero) of Core : 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10610 -> 
MRM :
Completed addition of Instruction sw$t1,3104($zero) of Core 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10611 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10612 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10613 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10614 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10615 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10616 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10617 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10618 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10619 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10620 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10621 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10622 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10623 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10624 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10625 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10626 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10627 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10628 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 636 $t3 on Line 896
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3872($zero) on Line 901

Clock Cycle 10629 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10630 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,536($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 536 0 on Line 899
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10631 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3872($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 536 0 on Line 899
Core Execution :

Clock Cycle 10632 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10633 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10634 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3188($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3188 0 on Line 894
Row 256 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10635 -> 
MRM :
Completed addition of Instruction sw$t3,3872($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10636 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10637 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10638 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10639 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10640 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10641 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10642 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10643 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10644 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10645 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10646 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10647 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10648 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10649 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10650 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10651 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10652 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10653 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10654 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10655 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3188 0 on Line 894
Core Execution :

Clock Cycle 10656 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10657 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3324($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3324 0 on Line 895
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10658 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3324 0 on Line 895
Core Execution :

Clock Cycle 10659 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10660 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3392($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3392 $t4 on Line 897
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10661 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3392 $t4 on Line 897
Core Execution :

Clock Cycle 10662 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10663 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3984($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3984 $t0 on Line 898
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10664 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 1476
File Number 2 : Finished Instruction lw 3984 $t0 on Line 898
Core Execution :
File Number 2 : addi$t2,$t0,304
File Number 2 : $t2 = 1780

Clock Cycle 10665 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t2,452
File Number 2 : $t0 = 2232

Clock Cycle 10666 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3104($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3104 0 on Line 900
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3224($zero) on Line 904

Clock Cycle 10667 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3224($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3104 0 on Line 900
Core Execution :
File Number 2 : addi$t1,$t4,476
File Number 2 : $t1 = 476

Clock Cycle 10668 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10669 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3872($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3872 0 on Line 901
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10670 -> 
MRM :
Completed addition of Instruction sw$t1,3224($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3872 0 on Line 901
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3988($zero) on Line 906

Clock Cycle 10671 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t1,2396
File Number 2 : $t0 = 2872

Clock Cycle 10672 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3224($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3224 0 on Line 904
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10673 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3988($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3224 0 on Line 904
Core Execution :

Clock Cycle 10674 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10675 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10676 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10677 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10678 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10679 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10680 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10681 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2052($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2052 5880 on Line 893
Row 259 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10682 -> 
MRM :
Completed addition of Instruction sw$t3,3988($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2116($zero) on Line 908

Clock Cycle 10683 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2116($zero) of Core : 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10684 -> 
MRM :
Completed addition of Instruction sw$t1,2116($zero) of Core 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1240($zero) on Line 909

Clock Cycle 10685 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1240($zero) of Core : 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10686 -> 
MRM :
Completed addition of Instruction sw$t2,1240($zero) of Core 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2200($zero) on Line 910

Clock Cycle 10687 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2200($zero) of Core : 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10688 -> 
MRM :
Completed addition of Instruction lw$t2,2200($zero) of Core 2
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10689 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10690 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 266016 = 0
Core Execution :

Clock Cycle 10691 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10692 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10693 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10694 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10695 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10696 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10697 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10698 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10699 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10700 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10701 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10702 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2052 5880 on Line 893
Core Execution :

Clock Cycle 10703 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10704 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2116($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2116 476 on Line 908
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10705 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2116 476 on Line 908
Core Execution :

Clock Cycle 10706 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10707 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2200($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2200 $t2 on Line 910
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10708 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2200 $t2 on Line 910
Core Execution :
File Number 2 : addi$t0,$t2,3928
File Number 2 : $t0 = 3928

Clock Cycle 10709 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,872($zero) on Line 912

Clock Cycle 10710 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10711 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10712 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10713 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10714 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10715 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10716 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10717 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1240($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1240 1780 on Line 909
Row 258 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10718 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,872($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10719 -> 
MRM :
Completed addition of Instruction lw$t1,872($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10720 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10721 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10722 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10723 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10724 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10725 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10726 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264196 = 5880
Memory at 264260 = 476
Core Execution :

Clock Cycle 10727 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10728 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10729 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10730 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10731 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10732 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10733 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10734 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10735 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10736 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10737 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10738 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1240 1780 on Line 909
Core Execution :

Clock Cycle 10739 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10740 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,872($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 872 $t1 on Line 912
Row 257 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10741 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10742 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10743 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10744 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10745 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10746 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10747 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10748 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10749 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 263384 = 1780
Core Execution :

Clock Cycle 10750 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10751 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10752 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10753 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10754 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10755 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10756 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10757 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10758 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10759 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10760 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10761 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 872 $t1 on Line 912
Core Execution :
File Number 2 : addi$t1,$t3,2452
File Number 2 : $t1 = 2452

Clock Cycle 10762 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,2132($zero) on Line 914

Clock Cycle 10763 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t1,1616
File Number 2 : $t1 = 4068

Clock Cycle 10764 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t0,2176
File Number 2 : $t1 = 6104

Clock Cycle 10765 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10766 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10767 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10768 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10769 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3988($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3988 0 on Line 906
Row 256 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 10770 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2132($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 10771 -> 
MRM :
Completed addition of Instruction lw$t3,2132($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,1176($zero) on Line 917

Clock Cycle 10772 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1176($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 10773 -> 
MRM :
Completed addition of Instruction sw$t4,1176($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,952($zero) on Line 918

Clock Cycle 10774 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,952($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 10775 -> 
MRM :
Completed addition of Instruction lw$t3,952($zero) of Core 2
Removed instruction lw$t3,2132($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1928($zero) on Line 919

Clock Cycle 10776 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1928($zero) of Core : 2
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 10777 -> 
MRM :
Completed addition of Instruction sw$t0,1928($zero) of Core 2
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,816($zero) on Line 920

Clock Cycle 10778 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,816($zero) of Core : 2
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 10779 -> 
MRM :
Completed addition of Instruction lw$t0,816($zero) of Core 2
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 10780 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3988 0 on Line 906
Core Execution :

Clock Cycle 10781 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10782 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,952($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 952 $t3 on Line 918
Row 259 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10783 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10784 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10785 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10786 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10787 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10788 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10789 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10790 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10791 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10792 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10793 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10794 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10795 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10796 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10797 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10798 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10799 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10800 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10801 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10802 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10803 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 952 $t3 on Line 918
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,1968($zero) on Line 921

Clock Cycle 10804 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10805 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,816($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 816 $t0 on Line 920
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10806 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1968($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 816 $t0 on Line 920
Core Execution :

Clock Cycle 10807 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10808 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10809 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10810 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10811 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10812 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10813 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10814 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1176($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1176 0 on Line 917
Row 256 need NOT be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 10815 -> 
MRM :
Completed addition of Instruction sw$t3,1968($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2008($zero) on Line 922

Clock Cycle 10816 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2008($zero) of Core : 2
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 10817 -> 
MRM :
Completed addition of Instruction sw$t4,2008($zero) of Core 2
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1456($zero) on Line 923

Clock Cycle 10818 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1456($zero) of Core : 2
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 10819 -> 
MRM :
Completed addition of Instruction sw$t2,1456($zero) of Core 2
DRAM: 
File Number 2 : Completed 6/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,324($zero) on Line 924

Clock Cycle 10820 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,324($zero) of Core : 2
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 10821 -> 
MRM :
Completed addition of Instruction sw$t2,324($zero) of Core 2
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2352($zero) on Line 925

Clock Cycle 10822 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2352($zero) of Core : 2
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 10823 -> 
MRM :
Completed addition of Instruction sw$t4,2352($zero) of Core 2
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3968($zero) on Line 926

Clock Cycle 10824 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3968($zero) of Core : 2
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 10825 -> 
MRM :
Completed addition of Instruction sw$t4,3968($zero) of Core 2
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 1176 0 on Line 917
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1356($zero) on Line 927

Clock Cycle 10826 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10827 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1928($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1928 3928 on Line 919
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10828 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1356($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1928 3928 on Line 919
Core Execution :

Clock Cycle 10829 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10830 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1968($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1968 0 on Line 921
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10831 -> 
MRM :
Completed addition of Instruction sw$t0,1356($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1968 0 on Line 921
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1604($zero) on Line 928

Clock Cycle 10832 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10833 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2008($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2008 0 on Line 922
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10834 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1604($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2008 0 on Line 922
Core Execution :

Clock Cycle 10835 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10836 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1456($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1456 0 on Line 923
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10837 -> 
MRM :
Completed addition of Instruction lw$t0,1604($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1456 0 on Line 923
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,2856($zero) on Line 929

Clock Cycle 10838 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10839 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1356($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1356 0 on Line 927
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10840 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2856($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1356 0 on Line 927
Core Execution :

Clock Cycle 10841 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10842 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1604($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1604 $t0 on Line 928
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10843 -> 
MRM :
Completed addition of Instruction lw$t4,2856($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1604 $t0 on Line 928
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3908($zero) on Line 930

Clock Cycle 10844 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10845 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10846 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10847 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10848 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10849 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10850 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10851 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10852 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10853 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,324($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 324 0 on Line 924
Row 257 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10854 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3908($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10855 -> 
MRM :
Completed addition of Instruction lw$t3,3908($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10856 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10857 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10858 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10859 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10860 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10861 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10862 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 263600 = 0
Memory at 264072 = 3928
Core Execution :

Clock Cycle 10863 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10864 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10865 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10866 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10867 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10868 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10869 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10870 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10871 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10872 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10873 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10874 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 324 0 on Line 924
Core Execution :

Clock Cycle 10875 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10876 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2352($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2352 0 on Line 925
Row 256 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10877 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10878 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10879 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10880 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10881 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10882 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10883 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10884 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10885 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10886 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10887 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10888 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10889 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10890 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10891 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10892 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10893 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10894 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10895 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10896 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10897 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2352 0 on Line 925
Core Execution :

Clock Cycle 10898 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10899 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2856($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2856 $t4 on Line 929
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10900 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 2856 $t4 on Line 929
Core Execution :

Clock Cycle 10901 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10902 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3968($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3968 0 on Line 926
Row 258 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10903 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10904 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10905 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10906 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10907 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10908 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10909 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10910 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10911 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Core Execution :

Clock Cycle 10912 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10913 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10914 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10915 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10916 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10917 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10918 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10919 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10920 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 10921 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 10922 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 10923 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3968 0 on Line 926
Core Execution :

Clock Cycle 10924 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10925 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3908($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3908 $t3 on Line 930
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 10926 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3908 $t3 on Line 930
Core Execution :
File Number 2 : addi$t4,$t3,700
File Number 2 : $t4 = 700

Clock Cycle 10927 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t4,1872
File Number 2 : $t0 = 2572

Clock Cycle 10928 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1284($zero) on Line 933

Clock Cycle 10929 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10930 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10931 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10932 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10933 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1132($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1132 0 on Line 76
Row 259 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 10934 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1284($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 10935 -> 
MRM :
Completed addition of Instruction sw$t0,1284($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3752($zero) on Line 934

Clock Cycle 10936 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3752($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 10937 -> 
MRM :
Completed addition of Instruction lw$t0,3752($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3856($zero) on Line 935

Clock Cycle 10938 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3856($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 10939 -> 
MRM :
Completed addition of Instruction lw$t3,3856($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1336($zero) on Line 106

Clock Cycle 10940 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1336($zero) of Core : 3
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 10941 -> 
MRM :
Completed addition of Instruction sw$t2,1336($zero) of Core 3
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,184($zero) on Line 107

Clock Cycle 10942 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,184($zero) of Core : 3
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 10943 -> 
MRM :
Completed addition of Instruction lw$t0,184($zero) of Core 3
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,924($zero) on Line 108

Clock Cycle 10944 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,924($zero) of Core : 3
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 3 : addi$t2,$t2,624
File Number 3 : $t2 = 928

Clock Cycle 10945 -> 
MRM :
Completed addition of Instruction lw$t4,924($zero) of Core 3
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 3 : addi$t2,$t3,148
File Number 3 : $t2 = 148

Clock Cycle 10946 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 10947 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 10948 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 10949 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 10950 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 10951 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 10952 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 10953 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 10954 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1132 0 on Line 76
Core Execution :

Clock Cycle 10955 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10956 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1476($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1476 0 on Line 77
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10957 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1476 0 on Line 77
Core Execution :

Clock Cycle 10958 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10959 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1300($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1300 0 on Line 81
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10960 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1300 0 on Line 81
Core Execution :

Clock Cycle 10961 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10962 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1840($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1840 0 on Line 83
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10963 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1840 0 on Line 83
Core Execution :

Clock Cycle 10964 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10965 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1620($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1620 0 on Line 93
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10966 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1620 0 on Line 93
Core Execution :

Clock Cycle 10967 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10968 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1428($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1428 0 on Line 98
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10969 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1428 0 on Line 98
Core Execution :

Clock Cycle 10970 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10971 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1148($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1148 0 on Line 102
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10972 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1148 0 on Line 102
Core Execution :

Clock Cycle 10973 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10974 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1568($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1568 0 on Line 105
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10975 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1568 0 on Line 105
Core Execution :

Clock Cycle 10976 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10977 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1336($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1336 304 on Line 106
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 10978 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1336 304 on Line 106
Core Execution :

Clock Cycle 10979 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 10980 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 10981 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3752($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3752 $t0 on Line 934
Row 513 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 10982 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 10983 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 10984 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 10985 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 10986 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 10987 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 10988 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 10989 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 10990 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 525624 = 304
Core Execution :

Clock Cycle 10991 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 10992 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 10993 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 10994 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 10995 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 10996 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 10997 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 10998 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 10999 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11000 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11001 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11002 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3752 $t0 on Line 934
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,3096($zero) on Line 936

Clock Cycle 11003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11004 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3856($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3856 $t3 on Line 935
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11005 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3096($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3856 $t3 on Line 935
Core Execution :

Clock Cycle 11006 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11007 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11008 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,184($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 184 $t0 on Line 107
Row 259 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 11009 -> 
MRM :
Completed addition of Instruction sw$t0,3096($zero) of Core 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,976($zero) on Line 937

Clock Cycle 11010 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,976($zero) of Core : 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : addi$t4,$t4,916
File Number 2 : $t4 = 1616

Clock Cycle 11011 -> 
MRM :
Completed addition of Instruction lw$t1,976($zero) of Core 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3616($zero) on Line 939

Clock Cycle 11012 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3616($zero) of Core : 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 11013 -> 
MRM :
Completed addition of Instruction lw$t3,3616($zero) of Core 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,3020($zero) on Line 940

Clock Cycle 11014 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3020($zero) of Core : 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 11015 -> 
MRM :
Completed addition of Instruction lw$t2,3020($zero) of Core 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 11016 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 11017 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 11018 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 11019 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 184 $t0 on Line 107
Core Execution :

Clock Cycle 11020 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11021 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,924($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 924 $t4 on Line 108
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11022 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 924 $t4 on Line 108
Core Execution :
File Number 3 : addi$t4,$t1,2956
File Number 3 : $t4 = 7052

Clock Cycle 11023 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2296($zero) on Line 112

Clock Cycle 11024 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,976($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 976 $t1 on Line 937
Row 512 need NOT be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 11025 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2296($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 11026 -> 
MRM :
Completed addition of Instruction lw$t4,2296($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1044($zero) on Line 113

Clock Cycle 11027 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1044($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 3 : addi$t3,$t2,3644
File Number 3 : $t3 = 3792

Clock Cycle 11028 -> 
MRM :
Completed addition of Instruction sw$t1,1044($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 3 : addi$t2,$t0,912
File Number 3 : $t2 = 912

Clock Cycle 11029 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 11030 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 11031 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 11032 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 11033 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 11034 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 11035 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 976 $t1 on Line 937
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3396($zero) on Line 941

Clock Cycle 11036 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11037 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11038 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11039 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11040 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11041 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2296($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2296 $t4 on Line 112
Row 256 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 11042 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3396($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 11043 -> 
MRM :
Completed addition of Instruction sw$t1,3396($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 11044 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 11045 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 11046 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 11047 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 11048 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 11049 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 11050 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 11051 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 11052 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2296 $t4 on Line 112
Core Execution :
File Number 3 : addi$t4,$t4,2992
File Number 3 : $t4 = 2992

Clock Cycle 11053 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,2696
File Number 3 : $t1 = 6488

Clock Cycle 11054 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,496($zero) on Line 118

Clock Cycle 11055 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11056 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3096($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3096 0 on Line 936
Row 514 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 11057 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,496($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 11058 -> 
MRM :
Completed addition of Instruction sw$t4,496($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1872($zero) on Line 119

Clock Cycle 11059 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1872($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 11060 -> 
MRM :
Completed addition of Instruction sw$t1,1872($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1364($zero) on Line 120

Clock Cycle 11061 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1364($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 11062 -> 
MRM :
Completed addition of Instruction sw$t2,1364($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2324($zero) on Line 121

Clock Cycle 11063 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2324($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/12
Core Execution :
File Number 3 : addi$t3,$t1,368
File Number 3 : $t3 = 6856

Clock Cycle 11064 -> 
MRM :
Completed addition of Instruction sw$t2,2324($zero) of Core 3
DRAM: 
File Number 2 : Completed 9/12
Core Execution :
File Number 3 : addi$t1,$t2,3756
File Number 3 : $t1 = 4668

Clock Cycle 11065 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2884($zero) on Line 124

Clock Cycle 11066 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2884($zero) of Core : 3
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 11067 -> 
MRM :
Completed addition of Instruction lw$t0,2884($zero) of Core 3
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3096 0 on Line 936
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1184($zero) on Line 125

Clock Cycle 11068 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11069 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3616($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3616 $t3 on Line 939
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11070 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1184($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3616 $t3 on Line 939
Core Execution :
File Number 2 : addi$t4,$t3,668
File Number 2 : $t4 = 668

Clock Cycle 11071 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t3,$t1,2264
File Number 2 : $t3 = 2264

Clock Cycle 11072 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3396($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3396 0 on Line 941
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : addi$t1,$t1,2848
File Number 2 : $t1 = 2848

Clock Cycle 11073 -> 
MRM :
Completed addition of Instruction lw$t0,1184($zero) of Core 3
Removed instruction lw$t0,2884($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3396 0 on Line 941
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,628($zero) on Line 945

Clock Cycle 11074 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11075 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11076 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11077 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11078 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1044($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1044 4096 on Line 113
Row 259 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11079 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,628($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11080 -> 
MRM :
Completed addition of Instruction lw$t1,628($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 11081 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11082 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 11083 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11084 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11085 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11086 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11087 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 11088 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11089 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11090 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11091 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11092 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11093 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11094 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11095 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11096 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11097 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11098 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11099 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1044 4096 on Line 113
Core Execution :

Clock Cycle 11100 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11101 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1872($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1872 6488 on Line 119
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11102 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1872 6488 on Line 119
Core Execution :

Clock Cycle 11103 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11104 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1364($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1364 912 on Line 120
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11105 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1364 912 on Line 120
Core Execution :

Clock Cycle 11106 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11107 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1184($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1184 $t0 on Line 125
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11108 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1184 $t0 on Line 125
Core Execution :
File Number 3 : addi$t0,$t2,2112
File Number 3 : $t0 = 3024

Clock Cycle 11109 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t4,2896
File Number 3 : $t3 = 5888

Clock Cycle 11110 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2456($zero) on Line 128

Clock Cycle 11111 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t2,3700
File Number 3 : $t1 = 4612

Clock Cycle 11112 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3020($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3020 $t2 on Line 940
Row 513 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11113 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2456($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11114 -> 
MRM :
Completed addition of Instruction lw$t3,2456($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11115 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11116 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11117 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11118 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11119 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11120 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11121 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 525332 = 4096
Memory at 525652 = 912
Memory at 526160 = 6488
Core Execution :

Clock Cycle 11122 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11123 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11124 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11125 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11126 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11127 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11128 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11129 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11130 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11131 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11132 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11133 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 932
File Number 2 : Finished Instruction lw 3020 $t2 on Line 940
Core Execution :
File Number 2 : addi$t3,$t2,3420
File Number 2 : $t3 = 4352

Clock Cycle 11134 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11135 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11136 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11137 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11138 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2324 912 on Line 121
Row 258 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 11139 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 11140 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 11141 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 11142 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 11143 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 11144 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 11145 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 11146 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 11147 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 11148 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 11149 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2324 912 on Line 121
Core Execution :

Clock Cycle 11150 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11151 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2456($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2456 $t3 on Line 128
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11152 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2456 $t3 on Line 128
Core Execution :
File Number 3 : addi$t3,$t4,1876
File Number 3 : $t3 = 4868

Clock Cycle 11153 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,288($zero) on Line 131

Clock Cycle 11154 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,628($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 628 $t1 on Line 945
Row 514 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11155 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,288($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11156 -> 
MRM :
Completed addition of Instruction lw$t3,288($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,428($zero) on Line 132

Clock Cycle 11157 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,428($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11158 -> 
MRM :
Completed addition of Instruction lw$t4,428($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1564($zero) on Line 133

Clock Cycle 11159 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1564($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11160 -> 
MRM :
Completed addition of Instruction sw$t1,1564($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3068($zero) on Line 134

Clock Cycle 11161 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3068($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11162 -> 
MRM :
Completed addition of Instruction sw$t2,3068($zero) of Core 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3944($zero) on Line 135

Clock Cycle 11163 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3944($zero) of Core : 3
DRAM: 
File Number 2 : Completed 10/22
Memory at 526612 = 912
Core Execution :

Clock Cycle 11164 -> 
MRM :
Completed addition of Instruction lw$t1,3944($zero) of Core 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11165 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11166 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11167 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11168 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11169 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11170 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11171 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11172 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11173 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11174 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11175 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 628 $t1 on Line 945
Core Execution :
File Number 2 : addi$t2,$t1,672
File Number 2 : $t2 = 672

Clock Cycle 11176 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t4,632
File Number 2 : $t0 = 1300

Clock Cycle 11177 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1904($zero) on Line 949

Clock Cycle 11178 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,496($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 496 2992 on Line 118
Row 256 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 11179 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1904($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 11180 -> 
MRM :
Completed addition of Instruction lw$t3,1904($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,2460($zero) on Line 950

Clock Cycle 11181 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2460($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 11182 -> 
MRM :
Completed addition of Instruction sw$t2,2460($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3424($zero) on Line 951

Clock Cycle 11183 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3424($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 11184 -> 
MRM :
Completed addition of Instruction sw$t1,3424($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3116($zero) on Line 952

Clock Cycle 11185 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3116($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 2 : addi$t4,$t0,3072
File Number 2 : $t4 = 4372

Clock Cycle 11186 -> 
MRM :
Completed addition of Instruction sw$t4,3116($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,440($zero) on Line 954

Clock Cycle 11187 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,440($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 11188 -> 
MRM :
Completed addition of Instruction lw$t4,440($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 11189 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 496 2992 on Line 118
Core Execution :

Clock Cycle 11190 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11191 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,288($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 288 $t3 on Line 131
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11192 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 288 $t3 on Line 131
Core Execution :
File Number 3 : addi$t3,$t3,3888
File Number 3 : $t3 = 3888

Clock Cycle 11193 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11194 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,428($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 428 $t4 on Line 132
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11195 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 428 $t4 on Line 132
Core Execution :

Clock Cycle 11196 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11197 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,440($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 440 $t4 on Line 954
Row 512 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11198 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11199 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11200 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11201 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11202 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11203 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11204 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11205 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11206 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 524784 = 2992
Core Execution :

Clock Cycle 11207 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11208 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11209 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11210 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11211 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11212 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11213 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11214 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11215 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11216 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11217 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11218 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 440 $t4 on Line 954
Core Execution :
File Number 2 : addi$t1,$t4,3008
File Number 2 : $t1 = 3008

Clock Cycle 11219 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,2908($zero) on Line 956

Clock Cycle 11220 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11221 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11222 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11223 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11224 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11225 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3944($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3944 $t1 on Line 135
Row 256 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 11226 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2908($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 11227 -> 
MRM :
Completed addition of Instruction sw$t1,2908($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,2732($zero) on Line 957

Clock Cycle 11228 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2732($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 11229 -> 
MRM :
Completed addition of Instruction lw$t2,2732($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 11230 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 11231 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 11232 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 11233 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 11234 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 11235 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 11236 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3944 $t1 on Line 135
Core Execution :
File Number 3 : addi$t1,$t2,412
File Number 3 : $t1 = 1324

Clock Cycle 11237 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,3888
File Number 3 : $t1 = 7776

Clock Cycle 11238 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t2,1052
File Number 3 : $t3 = 1964

Clock Cycle 11239 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2460($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2460 672 on Line 950
Row 515 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2188($zero) on Line 140

Clock Cycle 11240 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2188($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 11241 -> 
MRM :
Completed addition of Instruction lw$t4,2188($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3468($zero) on Line 141

Clock Cycle 11242 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3468($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 11243 -> 
MRM :
Completed addition of Instruction sw$t2,3468($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 11244 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 11245 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 11246 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 11247 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 11248 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 11249 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 11250 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 2460 672 on Line 950
Core Execution :

Clock Cycle 11251 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11252 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2908($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2908 3008 on Line 956
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11253 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2908 3008 on Line 956
Core Execution :

Clock Cycle 11254 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11255 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2732($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2732 $t2 on Line 957
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11256 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 2732 $t2 on Line 957
Core Execution :
File Number 2 : addi$t2,$t1,916
File Number 2 : $t2 = 3924

Clock Cycle 11257 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11258 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11259 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11260 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11261 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3068($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3068 912 on Line 134
Row 258 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11262 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11263 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 11264 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11265 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 11266 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11267 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11268 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11269 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11270 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 264604 = 672
Memory at 265052 = 3008
Core Execution :

Clock Cycle 11271 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11272 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11273 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11274 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11275 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11276 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11277 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11278 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11279 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11280 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11281 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11282 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3068 912 on Line 134
Core Execution :

Clock Cycle 11283 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11284 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2188($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2188 $t4 on Line 140
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11285 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2188 $t4 on Line 140
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1164($zero) on Line 142

Clock Cycle 11286 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11287 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1284($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1284 2572 on Line 933
Row 514 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11288 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1164($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11289 -> 
MRM :
Completed addition of Instruction sw$t4,1164($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,556($zero) on Line 143

Clock Cycle 11290 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,556($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11291 -> 
MRM :
Completed addition of Instruction sw$t0,556($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1948($zero) on Line 144

Clock Cycle 11292 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1948($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 3 : addi$t0,$t4,3504
File Number 3 : $t0 = 3504

Clock Cycle 11293 -> 
MRM :
Completed addition of Instruction sw$t4,1948($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : addi$t3,$t4,444
File Number 3 : $t3 = 444

Clock Cycle 11294 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1700($zero) on Line 147

Clock Cycle 11295 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1700($zero) of Core : 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11296 -> 
MRM :
Completed addition of Instruction sw$t4,1700($zero) of Core 3
DRAM: 
File Number 2 : Completed 10/22
Memory at 527356 = 912
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2360($zero) on Line 148

Clock Cycle 11297 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2360($zero) of Core : 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11298 -> 
MRM :
Completed addition of Instruction lw$t0,2360($zero) of Core 3
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11299 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11300 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11301 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11302 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11303 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11304 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11305 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11306 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11307 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11308 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1284 2572 on Line 933
Core Execution :

Clock Cycle 11309 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11310 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1904($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1904 $t3 on Line 949
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11311 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1904 $t3 on Line 949
Core Execution :
File Number 2 : addi$t3,$t0,3228
File Number 2 : $t3 = 4528

Clock Cycle 11312 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,3832($zero) on Line 960

Clock Cycle 11313 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11314 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11315 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11316 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2360($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2360 $t0 on Line 148
Row 257 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11317 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3832($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11318 -> 
MRM :
Completed addition of Instruction lw$t4,3832($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2412($zero) on Line 961

Clock Cycle 11319 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2412($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11320 -> 
MRM :
Completed addition of Instruction lw$t1,2412($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2232($zero) on Line 962

Clock Cycle 11321 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2232($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11322 -> 
MRM :
Completed addition of Instruction sw$t0,2232($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11323 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11324 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11325 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 263428 = 2572
Core Execution :

Clock Cycle 11326 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11327 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11328 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11329 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11330 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11331 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11332 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11333 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11334 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11335 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11336 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11337 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2360 $t0 on Line 148
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,408($zero) on Line 149

Clock Cycle 11338 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t0,2128
File Number 3 : $t3 = 2128

Clock Cycle 11339 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11340 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3424($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3424 0 on Line 951
Row 514 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 11341 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,408($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 11342 -> 
MRM :
Completed addition of Instruction sw$t0,408($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,120($zero) on Line 151

Clock Cycle 11343 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,120($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/12
Core Execution :
File Number 3 : addi$t3,$t1,3256
File Number 3 : $t3 = 11032

Clock Cycle 11344 -> 
MRM :
Completed addition of Instruction sw$t2,120($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2628($zero) on Line 153

Clock Cycle 11345 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2628($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 11346 -> 
MRM :
Completed addition of Instruction lw$t0,2628($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3232($zero) on Line 154

Clock Cycle 11347 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3232($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 11348 -> 
MRM :
Completed addition of Instruction lw$t1,3232($zero) of Core 3
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 11349 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 11350 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 11351 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3424 0 on Line 951
Core Execution :

Clock Cycle 11352 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11353 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3116($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3116 668 on Line 952
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11354 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3116 668 on Line 952
Core Execution :

Clock Cycle 11355 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11356 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3832($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3832 $t4 on Line 960
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11357 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 3832 $t4 on Line 960
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,100($zero) on Line 963

Clock Cycle 11358 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11359 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11360 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11361 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11362 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2628($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2628 $t0 on Line 153
Row 259 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11363 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,100($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11364 -> 
MRM :
Completed addition of Instruction sw$t4,100($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1312($zero) on Line 964

Clock Cycle 11365 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1312($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11366 -> 
MRM :
Completed addition of Instruction sw$t0,1312($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3640($zero) on Line 965

Clock Cycle 11367 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3640($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11368 -> 
MRM :
Completed addition of Instruction lw$t3,3640($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2044($zero) on Line 966

Clock Cycle 11369 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2044($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11370 -> 
MRM :
Completed addition of Instruction lw$t0,2044($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,3580($zero) on Line 967

Clock Cycle 11371 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3580($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/22
Memory at 265260 = 668
Core Execution :

Clock Cycle 11372 -> 
MRM :
Completed addition of Instruction lw$t3,3580($zero) of Core 2
Removed instruction lw$t3,3640($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11373 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11374 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11375 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11376 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11377 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11378 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11379 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11380 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11381 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11382 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11383 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2628 $t0 on Line 153
Core Execution :
File Number 3 : addi$t0,$t3,2208
File Number 3 : $t0 = 13240

Clock Cycle 11384 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,120($zero) on Line 156

Clock Cycle 11385 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11386 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11387 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2412($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2412 $t1 on Line 961
Row 514 need NOT be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 11388 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,120($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 11389 -> 
MRM :
1/2 completed for adding Instruction lw$t3,120($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 11390 -> 
MRM :
Completed addition of Instruction lw$t3,120($zero) of Core 3
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 2: $t3 = 912
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 11391 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,716($zero) on Line 157

Clock Cycle 11392 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,716($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 11393 -> 
MRM :
Completed addition of Instruction sw$t0,716($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 11394 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 11395 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 11396 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 11397 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 11398 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2412 $t1 on Line 961
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,1536($zero) on Line 968

Clock Cycle 11399 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t4,1828
File Number 2 : $t1 = 1828

Clock Cycle 11400 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2232($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2232 1300 on Line 962
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11401 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1536($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2232 1300 on Line 962
Core Execution :

Clock Cycle 11402 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11403 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11404 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11405 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11406 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11407 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11408 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3468($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3468 912 on Line 141
Row 258 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11409 -> 
MRM :
Completed addition of Instruction sw$t1,1536($zero) of Core 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,472($zero) on Line 970

Clock Cycle 11410 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,472($zero) of Core : 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : addi$t4,$t4,340
File Number 2 : $t4 = 340

Clock Cycle 11411 -> 
MRM :
Completed addition of Instruction sw$t2,472($zero) of Core 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11412 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 11413 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11414 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11415 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11416 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11417 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 264376 = 1300
Core Execution :

Clock Cycle 11418 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11419 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11420 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11421 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11422 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11423 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11424 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11425 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11426 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11427 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11428 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11429 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3468 912 on Line 141
Core Execution :

Clock Cycle 11430 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11431 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3232($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3232 $t1 on Line 154
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11432 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3232 $t1 on Line 154
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1284($zero) on Line 158

Clock Cycle 11433 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t0,2052
File Number 3 : $t0 = 15292

Clock Cycle 11434 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,3172
File Number 3 : $t0 = 3172

Clock Cycle 11435 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11436 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3580($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3580 $t3 on Line 967
Row 515 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11437 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1284($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11438 -> 
MRM :
Completed addition of Instruction sw$t1,1284($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1232($zero) on Line 161

Clock Cycle 11439 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1232($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11440 -> 
MRM :
Completed addition of Instruction sw$t4,1232($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3936($zero) on Line 162

Clock Cycle 11441 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3936($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11442 -> 
MRM :
Completed addition of Instruction sw$t3,3936($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,920($zero) on Line 163

Clock Cycle 11443 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,920($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11444 -> 
MRM :
Completed addition of Instruction sw$t0,920($zero) of Core 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2428($zero) on Line 164

Clock Cycle 11445 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2428($zero) of Core : 3
DRAM: 
File Number 2 : Completed 10/22
Memory at 527756 = 912
Core Execution :

Clock Cycle 11446 -> 
MRM :
Completed addition of Instruction sw$t0,2428($zero) of Core 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2660($zero) on Line 165

Clock Cycle 11447 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2660($zero) of Core : 3
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 3 : addi$t2,$t2,936
File Number 3 : $t2 = 1848

Clock Cycle 11448 -> 
MRM :
Completed addition of Instruction lw$t1,2660($zero) of Core 3
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2500($zero) on Line 167

Clock Cycle 11449 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2500($zero) of Core : 3
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11450 -> 
MRM :
Completed addition of Instruction lw$t1,2500($zero) of Core 3
Removed instruction lw$t1,2660($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2984($zero) on Line 168

Clock Cycle 11451 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2984($zero) of Core : 3
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11452 -> 
MRM :
Completed addition of Instruction lw$t2,2984($zero) of Core 3
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11453 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11454 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11455 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11456 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11457 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 3580 $t3 on Line 967
Core Execution :
File Number 2 : addi$t2,$t3,1684
File Number 2 : $t2 = 1684

Clock Cycle 11458 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,3952($zero) on Line 973

Clock Cycle 11459 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11460 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11461 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11462 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11463 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2428($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2428 3172 on Line 164
Row 259 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 11464 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3952($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 11465 -> 
MRM :
Completed addition of Instruction lw$t1,3952($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 11466 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 11467 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 11468 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 11469 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 11470 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 11471 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 11472 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 11473 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 11474 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2428 3172 on Line 164
Core Execution :

Clock Cycle 11475 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11476 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2500($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2500 $t1 on Line 167
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11477 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2500 $t1 on Line 167
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3016($zero) on Line 169

Clock Cycle 11478 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11479 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2984($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2984 $t2 on Line 168
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11480 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3016($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2984 $t2 on Line 168
Core Execution :

Clock Cycle 11481 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11482 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11483 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1312($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1312 1300 on Line 964
Row 514 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11484 -> 
MRM :
Completed addition of Instruction sw$t1,3016($zero) of Core 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1324($zero) on Line 170

Clock Cycle 11485 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1324($zero) of Core : 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11486 -> 
MRM :
Completed addition of Instruction sw$t1,1324($zero) of Core 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,964($zero) on Line 171

Clock Cycle 11487 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,964($zero) of Core : 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11488 -> 
MRM :
Completed addition of Instruction lw$t1,964($zero) of Core 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3312($zero) on Line 172

Clock Cycle 11489 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3312($zero) of Core : 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11490 -> 
MRM :
Completed addition of Instruction lw$t4,3312($zero) of Core 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,684($zero) on Line 173

Clock Cycle 11491 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,684($zero) of Core : 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11492 -> 
MRM :
Completed addition of Instruction lw$t2,684($zero) of Core 3
DRAM: 
File Number 2 : Completed 10/22
Memory at 526716 = 3172
Core Execution :

Clock Cycle 11493 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11494 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11495 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11496 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11497 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11498 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11499 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11500 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11501 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11502 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11503 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11504 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1312 1300 on Line 964
Core Execution :

Clock Cycle 11505 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11506 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2044($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2044 $t0 on Line 966
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11507 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 2044 $t0 on Line 966
Core Execution :
File Number 2 : addi$t2,$t0,3424
File Number 2 : $t2 = 3424

Clock Cycle 11508 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t0,$t2,2800
File Number 2 : $t0 = 6224

Clock Cycle 11509 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1536($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1536 0 on Line 968
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3392($zero) on Line 976

Clock Cycle 11510 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3392($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1536 0 on Line 968
Core Execution :

Clock Cycle 11511 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11512 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11513 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11514 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 556 3024 on Line 143
Row 257 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11515 -> 
MRM :
Completed addition of Instruction sw$t4,3392($zero) of Core 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1108($zero) on Line 977

Clock Cycle 11516 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1108($zero) of Core : 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 11517 -> 
MRM :
Completed addition of Instruction sw$t2,1108($zero) of Core 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1364($zero) on Line 978

Clock Cycle 11518 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1364($zero) of Core : 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 11519 -> 
MRM :
Completed addition of Instruction lw$t0,1364($zero) of Core 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,3988($zero) on Line 979

Clock Cycle 11520 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3988($zero) of Core : 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11521 -> 
MRM :
Completed addition of Instruction sw$t2,3988($zero) of Core 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11522 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11523 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 263456 = 1300
Core Execution :

Clock Cycle 11524 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11525 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11526 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11527 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11528 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11529 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11530 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11531 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11532 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11533 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11534 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11535 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 556 3024 on Line 143
Core Execution :

Clock Cycle 11536 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11537 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,408($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 408 0 on Line 149
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11538 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 408 0 on Line 149
Core Execution :

Clock Cycle 11539 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11540 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,120($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 120 912 on Line 151
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11541 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 120 912 on Line 151
Core Execution :

Clock Cycle 11542 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11543 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 716 13240 on Line 157
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11544 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 716 13240 on Line 157
Core Execution :

Clock Cycle 11545 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11546 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,920($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 920 3172 on Line 163
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11547 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 920 3172 on Line 163
Core Execution :

Clock Cycle 11548 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11549 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,964($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 964 $t1 on Line 171
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11550 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 964 $t1 on Line 171
Core Execution :

Clock Cycle 11551 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11552 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,684($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 684 $t2 on Line 173
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11553 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 684 $t2 on Line 173
Core Execution :

Clock Cycle 11554 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11555 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11556 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11557 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3952($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3952 $t1 on Line 973
Row 512 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11558 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11559 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11560 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11561 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11562 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11563 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11564 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11565 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11566 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 524408 = 912
Memory at 524844 = 3024
Memory at 525004 = 13240
Memory at 525208 = 3172
Core Execution :

Clock Cycle 11567 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11568 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11569 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11570 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11571 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11572 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11573 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11574 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11575 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11576 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11577 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11578 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 3952 $t1 on Line 973
Core Execution :
File Number 2 : addi$t1,$t4,2512
File Number 2 : $t1 = 2852

Clock Cycle 11579 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 2 : addi$t1,$t4,3464
File Number 2 : $t1 = 3804

Clock Cycle 11580 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3392($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3392 340 on Line 976
File Number 2 : Completed 1/2
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,1128($zero) on Line 982

Clock Cycle 11581 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1128($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3392 340 on Line 976
Core Execution :

Clock Cycle 11582 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11583 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3988($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3988 3424 on Line 979
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11584 -> 
MRM :
Completed addition of Instruction sw$t2,1128($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3988 3424 on Line 979
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2368($zero) on Line 983

Clock Cycle 11585 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11586 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11587 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11588 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11589 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11590 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3936($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3936 912 on Line 162
Row 259 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11591 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2368($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11592 -> 
MRM :
Completed addition of Instruction sw$t4,2368($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t3,1260($zero) on Line 984

Clock Cycle 11593 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1260($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11594 -> 
MRM :
Completed addition of Instruction lw$t3,1260($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,3688($zero) on Line 985

Clock Cycle 11595 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3688($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11596 -> 
MRM :
Completed addition of Instruction sw$t1,3688($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11597 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11598 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11599 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 265536 = 340
Memory at 266132 = 3424
Core Execution :

Clock Cycle 11600 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11601 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11602 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11603 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11604 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11605 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11606 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11607 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11608 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11609 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11610 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11611 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3936 912 on Line 162
Core Execution :

Clock Cycle 11612 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11613 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3312($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3312 $t4 on Line 172
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11614 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3312 $t4 on Line 172
Core Execution :
File Number 3 : addi$t2,$t4,2044
File Number 3 : $t2 = 2044

Clock Cycle 11615 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2792($zero) on Line 175

Clock Cycle 11616 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t2,2608
File Number 3 : $t1 = 4652

Clock Cycle 11617 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1108($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1108 3424 on Line 977
Row 515 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11618 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2792($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11619 -> 
MRM :
Completed addition of Instruction lw$t4,2792($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11620 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11621 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11622 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11623 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11624 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11625 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11626 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 528224 = 912
Core Execution :

Clock Cycle 11627 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11628 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11629 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11630 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11631 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11632 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11633 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11634 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11635 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11636 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11637 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11638 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 1108 3424 on Line 977
Core Execution :

Clock Cycle 11639 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11640 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1364($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1364 $t0 on Line 978
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11641 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 1364 $t0 on Line 978
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2788($zero) on Line 986

Clock Cycle 11642 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11643 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1128($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1128 3424 on Line 982
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11644 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2788($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1128 3424 on Line 982
Core Execution :

Clock Cycle 11645 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11646 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1260($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1260 $t3 on Line 984
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11647 -> 
MRM :
Completed addition of Instruction sw$t0,2788($zero) of Core 2
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t3 = 0
File Number 2 : Finished Instruction lw 1260 $t3 on Line 984
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t2,652($zero) on Line 987

Clock Cycle 11648 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11649 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11650 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11651 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11652 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11653 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3016($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3016 0 on Line 169
Row 257 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11654 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,652($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11655 -> 
MRM :
Completed addition of Instruction sw$t2,652($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,2188($zero) on Line 988

Clock Cycle 11656 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2188($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11657 -> 
MRM :
Completed addition of Instruction sw$t4,2188($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t1,428($zero) on Line 989

Clock Cycle 11658 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,428($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 2 : addi$t3,$t2,1700
File Number 2 : $t3 = 5124

Clock Cycle 11659 -> 
MRM :
Completed addition of Instruction sw$t1,428($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t2,1476($zero) on Line 991

Clock Cycle 11660 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1476($zero) of Core : 2
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11661 -> 
MRM :
Completed addition of Instruction lw$t2,1476($zero) of Core 2
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t3,3352($zero) on Line 992

Clock Cycle 11662 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3352($zero) of Core : 2
DRAM: 
File Number 3 : Completed 10/22
Memory at 263252 = 3424
Memory at 263272 = 3424
Core Execution :

Clock Cycle 11663 -> 
MRM :
Completed addition of Instruction sw$t3,3352($zero) of Core 2
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,1252($zero) on Line 993

Clock Cycle 11664 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1252($zero) of Core : 2
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11665 -> 
MRM :
Completed addition of Instruction lw$t0,1252($zero) of Core 2
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,3312($zero) on Line 994

Clock Cycle 11666 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3312($zero) of Core : 2
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11667 -> 
MRM :
Completed addition of Instruction lw$t0,3312($zero) of Core 2
Removed instruction lw$t0,1252($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11668 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11669 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11670 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11671 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11672 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11673 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11674 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3016 0 on Line 169
Core Execution :

Clock Cycle 11675 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11676 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2792($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2792 $t4 on Line 175
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11677 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2792 $t4 on Line 175
Core Execution :
File Number 3 : addi$t4,$t4,2816
File Number 3 : $t4 = 2816

Clock Cycle 11678 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t2,932
File Number 3 : $t4 = 2976

Clock Cycle 11679 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2612($zero) on Line 179

Clock Cycle 11680 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t2,2848
File Number 3 : $t2 = 4892

Clock Cycle 11681 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t3,2720
File Number 3 : $t4 = 3632

Clock Cycle 11682 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3688($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3688 3804 on Line 985
Row 514 will be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11683 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2612($zero) of Core : 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11684 -> 
MRM :
Completed addition of Instruction sw$t1,2612($zero) of Core 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,692($zero) on Line 182

Clock Cycle 11685 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,692($zero) of Core : 3
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11686 -> 
MRM :
Completed addition of Instruction sw$t0,692($zero) of Core 3
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2076($zero) on Line 183

Clock Cycle 11687 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2076($zero) of Core : 3
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11688 -> 
MRM :
Completed addition of Instruction sw$t3,2076($zero) of Core 3
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1920($zero) on Line 184

Clock Cycle 11689 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1920($zero) of Core : 3
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11690 -> 
MRM :
Completed addition of Instruction sw$t4,1920($zero) of Core 3
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,828($zero) on Line 185

Clock Cycle 11691 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,828($zero) of Core : 3
DRAM: 
File Number 2 : Completed 10/22
Core Execution :
File Number 3 : addi$t1,$t4,3408
File Number 3 : $t1 = 7040

Clock Cycle 11692 -> 
MRM :
Completed addition of Instruction lw$t2,828($zero) of Core 3
DRAM: 
File Number 2 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,284($zero) on Line 187

Clock Cycle 11693 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,284($zero) of Core : 3
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11694 -> 
MRM :
Completed addition of Instruction lw$t4,284($zero) of Core 3
DRAM: 
File Number 2 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,548($zero) on Line 188

Clock Cycle 11695 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,548($zero) of Core : 3
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11696 -> 
MRM :
Completed addition of Instruction sw$t1,548($zero) of Core 3
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11697 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11698 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11699 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11700 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11701 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11702 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11703 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 3688 3804 on Line 985
Core Execution :

Clock Cycle 11704 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11705 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3352($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3352 5124 on Line 992
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11706 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 3352 5124 on Line 992
Core Execution :

Clock Cycle 11707 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11708 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3312($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 3312 $t0 on Line 994
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11709 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 0
File Number 2 : Finished Instruction lw 3312 $t0 on Line 994
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,1800($zero) on Line 995

Clock Cycle 11710 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11711 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11712 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11713 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11714 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,692($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 692 3172 on Line 182
Row 259 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11715 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1800($zero) of Core : 2
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11716 -> 
MRM :
Completed addition of Instruction sw$t0,1800($zero) of Core 2
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t0,2572($zero) on Line 996

Clock Cycle 11717 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2572($zero) of Core : 2
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11718 -> 
MRM :
Completed addition of Instruction lw$t0,2572($zero) of Core 2
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t4,3912($zero) on Line 997

Clock Cycle 11719 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3912($zero) of Core : 2
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11720 -> 
MRM :
Completed addition of Instruction sw$t4,3912($zero) of Core 2
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11721 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11722 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11723 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 265496 = 5124
Memory at 265832 = 3804
Core Execution :

Clock Cycle 11724 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11725 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11726 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11727 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11728 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11729 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11730 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11731 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11732 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11733 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11734 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11735 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 692 3172 on Line 182
Core Execution :

Clock Cycle 11736 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11737 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,828($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 828 $t2 on Line 185
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11738 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 8732
File Number 3 : Finished Instruction lw 828 $t2 on Line 185
Core Execution :

Clock Cycle 11739 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11740 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,284($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 284 $t4 on Line 187
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11741 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 284 $t4 on Line 187
Core Execution :
File Number 3 : addi$t4,$t4,560
File Number 3 : $t4 = 560

Clock Cycle 11742 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11743 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,548($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 548 7040 on Line 188
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11744 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 548 7040 on Line 188
Core Execution :

Clock Cycle 11745 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11746 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11747 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11748 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2368($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2368 340 on Line 983
Row 512 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11749 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11750 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11751 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11752 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11753 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11754 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11755 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11756 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11757 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 524836 = 7040
Memory at 524980 = 3172
Core Execution :

Clock Cycle 11758 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11759 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11760 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11761 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11762 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11763 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11764 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11765 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11766 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11767 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11768 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11769 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 2368 340 on Line 983
Core Execution :

Clock Cycle 11770 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11771 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2788($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2788 0 on Line 986
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11772 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2788 0 on Line 986
Core Execution :

Clock Cycle 11773 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11774 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2188($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2188 340 on Line 988
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11775 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2188 340 on Line 988
Core Execution :

Clock Cycle 11776 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11777 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2572($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2572 $t0 on Line 996
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11778 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t0 = 5316
File Number 2 : Finished Instruction lw 2572 $t0 on Line 996
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw$t0,2040($zero) on Line 998

Clock Cycle 11779 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11780 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11781 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11782 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11783 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11784 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11785 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11786 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11787 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11788 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11789 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,100($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 100 0 on Line 963
Row 258 will be copied back to DRAM and Row 256 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11790 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2040($zero) of Core : 2
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11791 -> 
MRM :
Completed addition of Instruction sw$t0,2040($zero) of Core 2
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t4,4($zero) on Line 999

Clock Cycle 11792 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,4($zero) of Core : 2
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11793 -> 
MRM :
Completed addition of Instruction lw$t4,4($zero) of Core 2
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw$t1,2704($zero) on Line 1000

Clock Cycle 11794 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2704($zero) of Core : 2
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11795 -> 
MRM :
Completed addition of Instruction lw$t1,2704($zero) of Core 2
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11796 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11797 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11798 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264332 = 340
Memory at 264512 = 340
Core Execution :

Clock Cycle 11799 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11800 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11801 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11802 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11803 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11804 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11805 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11806 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11807 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11808 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11809 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11810 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 100 0 on Line 963
Core Execution :

Clock Cycle 11811 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11812 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,472($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 472 3924 on Line 970
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11813 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 472 3924 on Line 970
Core Execution :

Clock Cycle 11814 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11815 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,652($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 652 3424 on Line 987
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11816 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 652 3424 on Line 987
Core Execution :

Clock Cycle 11817 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11818 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,428($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 428 3804 on Line 989
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11819 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 428 3804 on Line 989
Core Execution :

Clock Cycle 11820 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11821 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,4($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 4 $t4 on Line 999
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11822 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : $t4 = 0
File Number 2 : Finished Instruction lw 4 $t4 on Line 999
Core Execution :

Clock Cycle 11823 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11824 -> 
MRM :
1/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11825 -> 
MRM :
2/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11826 -> 
MRM :
3/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11827 -> 
MRM :
4/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11828 -> 
MRM :
5/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11829 -> 
MRM :
6/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11830 -> 
MRM :
7/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11831 -> 
MRM :
8/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11832 -> 
MRM :
9/10 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11833 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1476($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 1476 $t2 on Line 991
Row 256 will be copied back to DRAM and Row 257 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11834 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11835 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11836 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11837 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11838 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11839 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11840 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11841 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11842 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 262572 = 3804
Memory at 262616 = 3924
Memory at 262796 = 3424
Core Execution :

Clock Cycle 11843 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11844 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11845 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11846 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11847 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11848 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11849 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11850 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11851 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11852 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11853 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11854 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t2 = 0
File Number 2 : Finished Instruction lw 1476 $t2 on Line 991
Core Execution :

Clock Cycle 11855 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11856 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1800($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 1800 0 on Line 995
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11857 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 1800 0 on Line 995
Core Execution :

Clock Cycle 11858 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11859 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2040($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 2040 5316 on Line 998
File Number 2 : Completed 1/2
Core Execution :

Clock Cycle 11860 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/2
File Number 2 : Finished Instruction sw 2040 5316 on Line 998
Core Execution :

Clock Cycle 11861 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11862 -> 
MRM :
1/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11863 -> 
MRM :
2/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11864 -> 
MRM :
3/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11865 -> 
MRM :
4/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11866 -> 
MRM :
5/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11867 -> 
MRM :
6/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11868 -> 
MRM :
7/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11869 -> 
MRM :
8/9 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11870 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2704($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started lw 2704 $t1 on Line 1000
Row 257 will be copied back to DRAM and Row 258 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 11871 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/22
Core Execution :

Clock Cycle 11872 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/22
Core Execution :

Clock Cycle 11873 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/22
Core Execution :

Clock Cycle 11874 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :

Clock Cycle 11875 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :

Clock Cycle 11876 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :

Clock Cycle 11877 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :

Clock Cycle 11878 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :

Clock Cycle 11879 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/22
Memory at 264184 = 5316
Core Execution :

Clock Cycle 11880 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 11881 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :

Clock Cycle 11882 -> 
MRM :
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 11883 -> 
MRM :
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 11884 -> 
MRM :
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 11885 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :

Clock Cycle 11886 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :

Clock Cycle 11887 -> 
MRM :
DRAM: 
File Number 2 : Completed 18/22
Core Execution :

Clock Cycle 11888 -> 
MRM :
DRAM: 
File Number 2 : Completed 19/22
Core Execution :

Clock Cycle 11889 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :

Clock Cycle 11890 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :

Clock Cycle 11891 -> 
MRM :
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : $t1 = 0
File Number 2 : Finished Instruction lw 2704 $t1 on Line 1000
Core Execution :

Clock Cycle 11892 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11893 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11894 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11895 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11896 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11897 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11898 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11899 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11900 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3912($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 3912 340 on Line 997
Row 258 need NOT be copied back to DRAM and Row 259 will be activated
File Number 2 : Completed 1/12
Core Execution :

Clock Cycle 11901 -> 
MRM :
DRAM: 
File Number 2 : Completed 2/12
Core Execution :

Clock Cycle 11902 -> 
MRM :
DRAM: 
File Number 2 : Completed 3/12
Core Execution :

Clock Cycle 11903 -> 
MRM :
DRAM: 
File Number 2 : Completed 4/12
Core Execution :

Clock Cycle 11904 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/12
Core Execution :

Clock Cycle 11905 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/12
Core Execution :

Clock Cycle 11906 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/12
Core Execution :

Clock Cycle 11907 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/12
Core Execution :

Clock Cycle 11908 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/12
Core Execution :

Clock Cycle 11909 -> 
MRM :
DRAM: 
File Number 2 : Completed 10/12
Core Execution :

Clock Cycle 11910 -> 
MRM :
DRAM: 
File Number 2 : Completed 11/12
Core Execution :

Clock Cycle 11911 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/12
File Number 2 : Finished Instruction sw 3912 340 on Line 997
Core Execution :

Clock Cycle 11912 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11913 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11914 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11915 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11916 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11917 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11918 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11919 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1564($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1564 4612 on Line 133
Row 259 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1784($zero) on Line 190

Clock Cycle 11920 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1784($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11921 -> 
MRM :
Completed addition of Instruction lw$t0,1784($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2536($zero) on Line 191

Clock Cycle 11922 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2536($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11923 -> 
MRM :
Completed addition of Instruction lw$t4,2536($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3816($zero) on Line 192

Clock Cycle 11924 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3816($zero) of Core : 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11925 -> 
MRM :
Completed addition of Instruction sw$t1,3816($zero) of Core 3
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11926 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11927 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11928 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 266056 = 340
Core Execution :

Clock Cycle 11929 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11930 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11931 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11932 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11933 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11934 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11935 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11936 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11937 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11938 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11939 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11940 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1564 4612 on Line 133
Core Execution :

Clock Cycle 11941 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11942 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1164($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1164 0 on Line 142
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1264($zero) on Line 193

Clock Cycle 11943 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1264($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1164 0 on Line 142
Core Execution :

Clock Cycle 11944 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11945 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1948($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1948 0 on Line 144
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11946 -> 
MRM :
Completed addition of Instruction sw$t1,1264($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1948 0 on Line 144
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,404($zero) on Line 194

Clock Cycle 11947 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11948 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1700($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1700 0 on Line 147
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11949 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,404($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1700 0 on Line 147
Core Execution :

Clock Cycle 11950 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11951 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1284($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1284 0 on Line 158
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11952 -> 
MRM :
Completed addition of Instruction lw$t2,404($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1284 0 on Line 158
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2012($zero) on Line 195

Clock Cycle 11953 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11954 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1232($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1232 0 on Line 161
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11955 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2012($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1232 0 on Line 161
Core Execution :

Clock Cycle 11956 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11957 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1324 0 on Line 170
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11958 -> 
MRM :
Completed addition of Instruction sw$t3,2012($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1324 0 on Line 170
Core Execution :

Clock Cycle 11959 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11960 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1920($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1920 3632 on Line 184
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11961 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1920 3632 on Line 184
Core Execution :

Clock Cycle 11962 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11963 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1784($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1784 $t0 on Line 190
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11964 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1784 $t0 on Line 190
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,728($zero) on Line 196

Clock Cycle 11965 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11966 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1264($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1264 7040 on Line 193
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11967 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,728($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1264 7040 on Line 193
Core Execution :

Clock Cycle 11968 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11969 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2012($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2012 912 on Line 195
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11970 -> 
MRM :
Completed addition of Instruction sw$t0,728($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2012 912 on Line 195
Core Execution :

Clock Cycle 11971 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11972 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,404($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 404 $t2 on Line 194
Row 513 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 11973 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 11974 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 11975 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 11976 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 11977 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 11978 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 11979 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 11980 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 11981 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525552 = 7040
Memory at 525852 = 4612
Memory at 526208 = 3632
Memory at 526300 = 912
Core Execution :

Clock Cycle 11982 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 11983 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 11984 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 11985 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 11986 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 11987 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 11988 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 11989 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 11990 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 11991 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 11992 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 11993 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 404 $t2 on Line 194
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2576($zero) on Line 197

Clock Cycle 11994 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11995 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,728($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 728 0 on Line 196
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 11996 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2576($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 728 0 on Line 196
Core Execution :

Clock Cycle 11997 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 11998 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 11999 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12000 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12001 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12002 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12003 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12004 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2612($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2612 4652 on Line 179
Row 512 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12005 -> 
MRM :
Completed addition of Instruction sw$t2,2576($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,496($zero) on Line 198

Clock Cycle 12006 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,496($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12007 -> 
MRM :
Completed addition of Instruction lw$t2,496($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12008 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12009 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12010 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12011 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12012 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12013 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 12014 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12015 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12016 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12017 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12018 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12019 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12020 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12021 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12022 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12023 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12024 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12025 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2612 4652 on Line 179
Core Execution :

Clock Cycle 12026 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12027 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2076($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2076 912 on Line 183
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12028 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2076 912 on Line 183
Core Execution :

Clock Cycle 12029 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12030 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2536($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2536 $t4 on Line 191
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12031 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2536 $t4 on Line 191
Core Execution :

Clock Cycle 12032 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12033 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2576($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2576 0 on Line 197
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12034 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2576 0 on Line 197
Core Execution :

Clock Cycle 12035 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12036 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,496($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 496 $t2 on Line 198
Row 514 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12037 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12038 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12039 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12040 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12041 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12042 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12043 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12044 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12045 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 526364 = 912
Memory at 526900 = 4652
Core Execution :

Clock Cycle 12046 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12047 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12048 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12049 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12050 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12051 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12052 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12053 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12054 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12055 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12056 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12057 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 2992
File Number 3 : Finished Instruction lw 496 $t2 on Line 198
Core Execution :
File Number 3 : addi$t2,$t4,1756
File Number 3 : $t2 = 1756

Clock Cycle 12058 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t1,552
File Number 3 : $t2 = 7592

Clock Cycle 12059 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1664($zero) on Line 201

Clock Cycle 12060 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t3,2316
File Number 3 : $t3 = 3228

Clock Cycle 12061 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t4,1580
File Number 3 : $t0 = 1580

Clock Cycle 12062 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12063 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12064 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3816($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3816 7040 on Line 192
Row 512 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12065 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1664($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 12066 -> 
MRM :
Completed addition of Instruction sw$t4,1664($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,860($zero) on Line 204

Clock Cycle 12067 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,860($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 3 : addi$t0,$t2,2248
File Number 3 : $t0 = 9840

Clock Cycle 12068 -> 
MRM :
Completed addition of Instruction lw$t1,860($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 12069 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 12070 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 12071 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12072 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12073 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12074 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12075 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3816 7040 on Line 192
Core Execution :

Clock Cycle 12076 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12077 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,860($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 860 $t1 on Line 204
Row 515 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12078 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12079 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12080 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12081 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12082 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12083 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12084 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12085 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12086 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 528104 = 7040
Core Execution :

Clock Cycle 12087 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12088 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12089 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12090 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12091 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12092 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12093 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12094 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12095 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12096 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12097 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12098 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 860 $t1 on Line 204
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1028($zero) on Line 206

Clock Cycle 12099 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t2,852
File Number 3 : $t3 = 8444

Clock Cycle 12100 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12101 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12102 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12103 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12104 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12105 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1664($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1664 0 on Line 201
Row 512 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12106 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1028($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 12107 -> 
MRM :
Completed addition of Instruction sw$t1,1028($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1484($zero) on Line 208

Clock Cycle 12108 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1484($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 12109 -> 
MRM :
Completed addition of Instruction lw$t0,1484($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,116($zero) on Line 209

Clock Cycle 12110 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,116($zero) of Core : 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 12111 -> 
MRM :
Completed addition of Instruction sw$t4,116($zero) of Core 3
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3276($zero) on Line 210

Clock Cycle 12112 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3276($zero) of Core : 3
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12113 -> 
MRM :
Completed addition of Instruction lw$t2,3276($zero) of Core 3
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12114 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12115 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12116 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1664 0 on Line 201
Core Execution :

Clock Cycle 12117 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12118 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1028($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1028 0 on Line 206
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12119 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1028 0 on Line 206
Core Execution :

Clock Cycle 12120 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12121 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1484($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1484 $t0 on Line 208
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12122 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1484 $t0 on Line 208
Core Execution :

Clock Cycle 12123 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12124 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12125 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3276($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3276 $t2 on Line 210
Row 513 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12126 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12127 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12128 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12129 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12130 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12131 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12132 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12133 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12134 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 12135 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12136 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12137 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12138 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12139 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12140 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12141 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12142 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12143 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12144 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12145 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12146 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3276 $t2 on Line 210
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,788($zero) on Line 211

Clock Cycle 12147 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12148 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12149 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12150 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12151 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12152 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12153 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,116($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 116 0 on Line 209
Row 515 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12154 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,788($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 12155 -> 
MRM :
Completed addition of Instruction sw$t2,788($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3336($zero) on Line 212

Clock Cycle 12156 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3336($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 12157 -> 
MRM :
Completed addition of Instruction sw$t2,3336($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,328($zero) on Line 213

Clock Cycle 12158 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,328($zero) of Core : 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 12159 -> 
MRM :
Completed addition of Instruction lw$t1,328($zero) of Core 3
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 12160 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12161 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12162 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12163 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12164 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 116 0 on Line 209
Core Execution :

Clock Cycle 12165 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12166 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,788($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 788 0 on Line 211
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12167 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 788 0 on Line 211
Core Execution :

Clock Cycle 12168 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12169 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,328($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 328 $t1 on Line 213
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12170 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 328 $t1 on Line 213
Core Execution :
File Number 3 : addi$t2,$t1,1704
File Number 3 : $t2 = 1704

Clock Cycle 12171 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t0,1796
File Number 3 : $t1 = 1796

Clock Cycle 12172 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,192($zero) on Line 216

Clock Cycle 12173 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12174 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12175 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12176 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12177 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3336($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3336 0 on Line 212
Row 512 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12178 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,192($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12179 -> 
MRM :
Completed addition of Instruction sw$t1,192($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,740($zero) on Line 217

Clock Cycle 12180 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,740($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12181 -> 
MRM :
Completed addition of Instruction sw$t2,740($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1756($zero) on Line 218

Clock Cycle 12182 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1756($zero) of Core : 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 3 : addi$t2,$t4,916
File Number 3 : $t2 = 916

Clock Cycle 12183 -> 
MRM :
Completed addition of Instruction lw$t3,1756($zero) of Core 3
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,740($zero) on Line 220

Clock Cycle 12184 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,740($zero) of Core : 3
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12185 -> 
MRM :
Completed addition of Instruction sw$t2,740($zero) of Core 3
Removed instruction sw$t2,740($zero) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1664($zero) on Line 221

Clock Cycle 12186 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1664($zero) of Core : 3
DRAM: 
File Number 3 : Completed 10/22
Memory at 524404 = 0
Core Execution :

Clock Cycle 12187 -> 
MRM :
Completed addition of Instruction sw$t0,1664($zero) of Core 3
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12188 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12189 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12190 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12191 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12192 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12193 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12194 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12195 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12196 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12197 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12198 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3336 0 on Line 212
Core Execution :

Clock Cycle 12199 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12200 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12201 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1756($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1756 $t3 on Line 218
Row 515 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12202 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12203 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12204 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12205 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12206 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12207 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12208 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12209 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12210 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 12211 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12212 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12213 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12214 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12215 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12216 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12217 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12218 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12219 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12220 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12221 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12222 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1756 $t3 on Line 218
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,12($zero) on Line 222

Clock Cycle 12223 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12224 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1664($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1664 0 on Line 221
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12225 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,12($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1664 0 on Line 221
Core Execution :

Clock Cycle 12226 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12227 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12228 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12229 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12230 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12231 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12232 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,192($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 192 1796 on Line 216
Row 513 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12233 -> 
MRM :
Completed addition of Instruction sw$t3,12($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2400($zero) on Line 223

Clock Cycle 12234 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2400($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : addi$t0,$t0,3156
File Number 3 : $t0 = 3156

Clock Cycle 12235 -> 
MRM :
Completed addition of Instruction lw$t3,2400($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3396($zero) on Line 225

Clock Cycle 12236 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3396($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12237 -> 
MRM :
Completed addition of Instruction lw$t4,3396($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2420($zero) on Line 226

Clock Cycle 12238 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2420($zero) of Core : 3
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12239 -> 
MRM :
Completed addition of Instruction lw$t3,2420($zero) of Core 3
Removed instruction lw$t3,2400($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3548($zero) on Line 227

Clock Cycle 12240 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3548($zero) of Core : 3
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 3 : addi$t0,$t2,760
File Number 3 : $t0 = 1676

Clock Cycle 12241 -> 
MRM :
Completed addition of Instruction sw$t1,3548($zero) of Core 3
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 12242 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12243 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12244 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12245 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12246 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12247 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12248 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12249 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12250 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12251 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12252 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12253 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 192 1796 on Line 216
Core Execution :

Clock Cycle 12254 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12255 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,740($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 740 916 on Line 220
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12256 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 740 916 on Line 220
Core Execution :

Clock Cycle 12257 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12258 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,12($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 12 0 on Line 222
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12259 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 12 0 on Line 222
Core Execution :

Clock Cycle 12260 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12261 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12262 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3396($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3396 $t4 on Line 225
Row 512 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12263 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12264 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12265 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12266 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12267 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12268 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12269 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12270 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12271 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 524480 = 1796
Memory at 525028 = 916
Core Execution :

Clock Cycle 12272 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12273 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12274 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12275 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12276 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12277 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12278 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12279 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12280 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12281 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12282 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12283 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3396 $t4 on Line 225
Core Execution :
File Number 3 : addi$t0,$t4,3164
File Number 3 : $t0 = 3164

Clock Cycle 12284 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,456($zero) on Line 230

Clock Cycle 12285 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3548($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3548 1796 on Line 227
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12286 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,456($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3548 1796 on Line 227
Core Execution :

Clock Cycle 12287 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12288 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12289 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12290 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12291 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12292 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12293 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2420($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2420 $t3 on Line 226
Row 515 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12294 -> 
MRM :
Completed addition of Instruction sw$t4,456($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1516($zero) on Line 231

Clock Cycle 12295 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1516($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12296 -> 
MRM :
Completed addition of Instruction lw$t3,1516($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2900($zero) on Line 232

Clock Cycle 12297 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2900($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 3 : addi$t0,$t2,3108
File Number 3 : $t0 = 4024

Clock Cycle 12298 -> 
MRM :
Completed addition of Instruction lw$t4,2900($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3692($zero) on Line 234

Clock Cycle 12299 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3692($zero) of Core : 3
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12300 -> 
MRM :
Completed addition of Instruction lw$t3,3692($zero) of Core 3
Removed instruction lw$t3,1516($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,48($zero) on Line 235

Clock Cycle 12301 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,48($zero) of Core : 3
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12302 -> 
MRM :
Completed addition of Instruction sw$t2,48($zero) of Core 3
DRAM: 
File Number 3 : Completed 10/22
Memory at 527836 = 1796
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2840($zero) on Line 236

Clock Cycle 12303 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2840($zero) of Core : 3
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12304 -> 
MRM :
Completed addition of Instruction lw$t3,2840($zero) of Core 3
Removed instruction lw$t3,3692($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12305 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12306 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12307 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12308 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12309 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12310 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12311 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12312 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12313 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12314 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2420 $t3 on Line 226
Core Execution :

Clock Cycle 12315 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12316 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2900($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2900 $t4 on Line 232
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12317 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2900 $t4 on Line 232
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1588($zero) on Line 237

Clock Cycle 12318 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t2,2148
File Number 3 : $t4 = 3064

Clock Cycle 12319 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2840($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2840 $t3 on Line 236
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t2,$t0,1764
File Number 3 : $t2 = 5788

Clock Cycle 12320 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1588($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2840 $t3 on Line 236
Core Execution :

Clock Cycle 12321 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12322 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12323 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12324 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12325 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12326 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12327 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,456($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 456 0 on Line 230
Row 514 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12328 -> 
MRM :
Completed addition of Instruction sw$t4,1588($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1892($zero) on Line 240

Clock Cycle 12329 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1892($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 12330 -> 
MRM :
Completed addition of Instruction lw$t1,1892($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1704($zero) on Line 241

Clock Cycle 12331 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1704($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 12332 -> 
MRM :
Completed addition of Instruction sw$t3,1704($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 12333 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 12334 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12335 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12336 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12337 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12338 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 456 0 on Line 230
Core Execution :

Clock Cycle 12339 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12340 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,48($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 48 916 on Line 235
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12341 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 48 916 on Line 235
Core Execution :

Clock Cycle 12342 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12343 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1588($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1588 0 on Line 237
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12344 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12345 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12346 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12347 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12348 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12349 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12350 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12351 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12352 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 524336 = 916
Core Execution :

Clock Cycle 12353 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12354 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12355 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12356 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12357 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12358 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12359 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12360 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12361 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12362 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12363 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12364 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1588 0 on Line 237
Core Execution :

Clock Cycle 12365 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12366 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1892($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1892 $t1 on Line 240
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12367 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1892 $t1 on Line 240
Core Execution :
File Number 3 : addi$t1,$t4,2912
File Number 3 : $t1 = 5976

Clock Cycle 12368 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2444($zero) on Line 243

Clock Cycle 12369 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1704($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1704 0 on Line 241
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t3,$t3,1828
File Number 3 : $t3 = 1828

Clock Cycle 12370 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2444($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1704 0 on Line 241
Core Execution :

Clock Cycle 12371 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12372 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12373 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12374 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12375 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12376 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,692($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 692 5476 on Line 189
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12377 -> 
MRM :
Completed addition of Instruction sw$t0,2444($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,340($zero) on Line 245

Clock Cycle 12378 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,340($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 12379 -> 
MRM :
Completed addition of Instruction sw$t1,340($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,160($zero) on Line 246

Clock Cycle 12380 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,160($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : addi$t2,$t1,3396
File Number 3 : $t2 = 9372

Clock Cycle 12381 -> 
MRM :
Completed addition of Instruction sw$t2,160($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : addi$t4,$t2,576
File Number 3 : $t4 = 9948
File Number 4 : DRAM Request(Read) Issued for lw$t0,176($zero) on Line 231

Clock Cycle 12382 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,176($zero) of Core : 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : addi$t2,$t4,68
File Number 3 : $t2 = 10016

Clock Cycle 12383 -> 
MRM :
Completed addition of Instruction lw$t0,176($zero) of Core 4
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3408($zero) on Line 250

Clock Cycle 12384 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3408($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 12385 -> 
MRM :
Completed addition of Instruction sw$t1,3408($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2560($zero) on Line 251

Clock Cycle 12386 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2560($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 12387 -> 
MRM :
Completed addition of Instruction lw$t3,2560($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,352($zero) on Line 252

Clock Cycle 12388 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,352($zero) of Core : 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 12389 -> 
MRM :
Completed addition of Instruction sw$t2,352($zero) of Core 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2384($zero) on Line 253

Clock Cycle 12390 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2384($zero) of Core : 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 12391 -> 
MRM :
Completed addition of Instruction lw$t0,2384($zero) of Core 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3436($zero) on Line 254

Clock Cycle 12392 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3436($zero) of Core : 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12393 -> 
MRM :
Completed addition of Instruction lw$t1,3436($zero) of Core 3
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12394 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12395 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12396 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12397 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 692 5476 on Line 189
Core Execution :

Clock Cycle 12398 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12399 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,296($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 296 1644 on Line 199
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12400 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 296 1644 on Line 199
Core Execution :

Clock Cycle 12401 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12402 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,696($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 696 0 on Line 202
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12403 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 696 0 on Line 202
Core Execution :

Clock Cycle 12404 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12405 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,680($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 680 0 on Line 208
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12406 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 680 0 on Line 208
Core Execution :

Clock Cycle 12407 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12408 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,852($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 852 0 on Line 211
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12409 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 852 0 on Line 211
Core Execution :

Clock Cycle 12410 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12411 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,636($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 636 1200 on Line 217
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12412 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 636 1200 on Line 217
Core Execution :

Clock Cycle 12413 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12414 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,540($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 540 0 on Line 223
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12415 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 540 0 on Line 223
Core Execution :

Clock Cycle 12416 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12417 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,476($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 476 $t3 on Line 230
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12418 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 476 $t3 on Line 230
Core Execution :
File Number 4 : addi$t1,$t3,940
File Number 4 : $t1 = 940

Clock Cycle 12419 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3048($zero) on Line 233

Clock Cycle 12420 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,176($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 176 $t0 on Line 231
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12421 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3048($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 176 $t0 on Line 231
Core Execution :

Clock Cycle 12422 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12423 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12424 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2444($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2444 4024 on Line 243
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12425 -> 
MRM :
Completed addition of Instruction lw$t4,3048($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12426 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12427 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12428 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12429 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12430 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12431 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12432 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12433 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786728 = 1644
Memory at 787068 = 1200
Memory at 787124 = 5476
Memory at 787128 = 0
Core Execution :

Clock Cycle 12434 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12435 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12436 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12437 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12438 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12439 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12440 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12441 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12442 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12443 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12444 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12445 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2444 4024 on Line 243
Core Execution :

Clock Cycle 12446 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12447 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2560($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2560 $t3 on Line 251
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12448 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2560 $t3 on Line 251
Core Execution :

Clock Cycle 12449 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12450 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2384($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2384 $t0 on Line 253
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12451 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2384 $t0 on Line 253
Core Execution :
File Number 3 : addi$t0,$t4,2516
File Number 3 : $t0 = 12464

Clock Cycle 12452 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2512($zero) on Line 256

Clock Cycle 12453 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12454 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12455 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12456 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2972($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2972 1200 on Line 226
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12457 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2512($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 12458 -> 
MRM :
Completed addition of Instruction sw$t3,2512($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1404($zero) on Line 257

Clock Cycle 12459 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1404($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 12460 -> 
MRM :
Completed addition of Instruction lw$t3,1404($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2236($zero) on Line 258

Clock Cycle 12461 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2236($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 12462 -> 
MRM :
Completed addition of Instruction lw$t0,2236($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,160($zero) on Line 259

Clock Cycle 12463 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,160($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 12464 -> 
MRM :
Completed addition of Instruction sw$t4,160($zero) of Core 3
Removed instruction sw$t2,160($zero) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 12465 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526732 = 4024
Core Execution :

Clock Cycle 12466 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 12467 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 12468 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 12469 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 12470 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 12471 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 12472 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12473 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12474 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12475 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12476 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12477 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2972 1200 on Line 226
Core Execution :

Clock Cycle 12478 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12479 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3048($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3048 $t4 on Line 233
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12480 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3048 $t4 on Line 233
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1676($zero) on Line 234

Clock Cycle 12481 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12482 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12483 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1404($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1404 $t3 on Line 257
Row 770 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12484 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1676($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12485 -> 
MRM :
Completed addition of Instruction sw$t4,1676($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2000($zero) on Line 235

Clock Cycle 12486 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2000($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12487 -> 
MRM :
Completed addition of Instruction sw$t2,2000($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,52($zero) on Line 236

Clock Cycle 12488 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,52($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12489 -> 
MRM :
Completed addition of Instruction lw$t0,52($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12490 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12491 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12492 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789404 = 1200
Core Execution :

Clock Cycle 12493 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12494 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12495 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12496 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12497 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12498 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12499 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12500 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12501 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12502 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12503 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12504 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1404 $t3 on Line 257
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1556($zero) on Line 260

Clock Cycle 12505 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t2,2316
File Number 3 : $t4 = 12332

Clock Cycle 12506 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t2,2872
File Number 3 : $t3 = 12888

Clock Cycle 12507 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12508 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12509 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,52($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 52 $t0 on Line 236
Row 513 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 12510 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1556($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 12511 -> 
MRM :
Completed addition of Instruction sw$t3,1556($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 12512 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 12513 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 12514 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 12515 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 12516 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 12517 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 12518 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 12519 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 12520 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 52 $t0 on Line 236
Core Execution :
File Number 4 : addi$t0,$t4,588
File Number 4 : $t0 = 588

Clock Cycle 12521 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t2,1000
File Number 4 : $t0 = 5388

Clock Cycle 12522 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,980($zero) on Line 239

Clock Cycle 12523 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12524 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2512($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2512 0 on Line 256
Row 768 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12525 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,980($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 12526 -> 
MRM :
Completed addition of Instruction lw$t3,980($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3600($zero) on Line 240

Clock Cycle 12527 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3600($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 12528 -> 
MRM :
Completed addition of Instruction sw$t2,3600($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 12529 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 12530 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 12531 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12532 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12533 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12534 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12535 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2512 0 on Line 256
Core Execution :

Clock Cycle 12536 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12537 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2236($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2236 $t0 on Line 258
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12538 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2236 $t0 on Line 258
Core Execution :

Clock Cycle 12539 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12540 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12541 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12542 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3408($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3408 5976 on Line 250
Row 514 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12543 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12544 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12545 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12546 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12547 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12548 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12549 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12550 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12551 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 12552 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12553 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12554 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12555 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12556 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12557 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12558 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12559 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12560 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12561 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12562 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12563 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3408 5976 on Line 250
Core Execution :

Clock Cycle 12564 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12565 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3436($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3436 $t1 on Line 254
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12566 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3436 $t1 on Line 254
Core Execution :
File Number 3 : addi$t0,$t1,4
File Number 3 : $t0 = 4

Clock Cycle 12567 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1172($zero) on Line 264

Clock Cycle 12568 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12569 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12570 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,980($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 980 $t3 on Line 239
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12571 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1172($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 12572 -> 
MRM :
Completed addition of Instruction lw$t3,1172($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3716($zero) on Line 265

Clock Cycle 12573 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3716($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 12574 -> 
MRM :
Completed addition of Instruction lw$t2,3716($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2164($zero) on Line 266

Clock Cycle 12575 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2164($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 12576 -> 
MRM :
Completed addition of Instruction sw$t0,2164($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1512($zero) on Line 267

Clock Cycle 12577 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1512($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 12578 -> 
MRM :
Completed addition of Instruction lw$t4,1512($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 12579 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527696 = 5976
Core Execution :

Clock Cycle 12580 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 12581 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 12582 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 12583 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 12584 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 12585 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 12586 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12587 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12588 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12589 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12590 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12591 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 1844
File Number 4 : Finished Instruction lw 980 $t3 on Line 239
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3020($zero) on Line 241

Clock Cycle 12592 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12593 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12594 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12595 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12596 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3716 $t2 on Line 265
Row 768 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12597 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3020($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 12598 -> 
MRM :
Completed addition of Instruction sw$t3,3020($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,684($zero) on Line 242

Clock Cycle 12599 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,684($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 12600 -> 
MRM :
Completed addition of Instruction sw$t1,684($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,600($zero) on Line 243

Clock Cycle 12601 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,600($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 12602 -> 
MRM :
Completed addition of Instruction lw$t2,600($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 12603 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12604 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12605 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12606 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12607 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3716 $t2 on Line 265
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,184($zero) on Line 268

Clock Cycle 12608 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12609 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12610 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12611 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12612 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,684($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 684 940 on Line 242
Row 515 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 12613 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,184($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 12614 -> 
MRM :
Completed addition of Instruction sw$t2,184($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,932($zero) on Line 269

Clock Cycle 12615 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,932($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t2,$t0,2900
File Number 3 : $t2 = 2904

Clock Cycle 12616 -> 
MRM :
Completed addition of Instruction lw$t3,932($zero) of Core 3
Removed instruction lw$t3,1172($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2656($zero) on Line 271

Clock Cycle 12617 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2656($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 12618 -> 
MRM :
Completed addition of Instruction sw$t2,2656($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2264($zero) on Line 272

Clock Cycle 12619 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2264($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t2,$t0,1924
File Number 3 : $t2 = 1928

Clock Cycle 12620 -> 
MRM :
Completed addition of Instruction lw$t3,2264($zero) of Core 3
Removed instruction lw$t3,932($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 12621 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 12622 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 12623 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 684 940 on Line 242
Core Execution :

Clock Cycle 12624 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12625 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,600($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 600 $t2 on Line 243
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12626 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 600 $t2 on Line 243
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2400($zero) on Line 244

Clock Cycle 12627 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12628 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12629 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1556 0 on Line 260
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12630 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2400($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12631 -> 
MRM :
Completed addition of Instruction sw$t2,2400($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,308($zero) on Line 245

Clock Cycle 12632 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,308($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12633 -> 
MRM :
Completed addition of Instruction sw$t1,308($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2024($zero) on Line 246

Clock Cycle 12634 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2024($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t0,$t2,1112
File Number 4 : $t0 = 1112

Clock Cycle 12635 -> 
MRM :
Completed addition of Instruction sw$t3,2024($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t2,$t2,1052
File Number 4 : $t2 = 1052

Clock Cycle 12636 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2424($zero) on Line 249

Clock Cycle 12637 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2424($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12638 -> 
MRM :
Completed addition of Instruction lw$t0,2424($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 787116 = 940
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1148($zero) on Line 250

Clock Cycle 12639 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1148($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12640 -> 
MRM :
Completed addition of Instruction lw$t4,1148($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3696($zero) on Line 251

Clock Cycle 12641 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3696($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12642 -> 
MRM :
Completed addition of Instruction lw$t4,3696($zero) of Core 4
Removed instruction lw$t4,1148($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3668($zero) on Line 252

Clock Cycle 12643 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3668($zero) of Core : 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12644 -> 
MRM :
Completed addition of Instruction lw$t3,3668($zero) of Core 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12645 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12646 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12647 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12648 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12649 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12650 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1556 0 on Line 260
Core Execution :

Clock Cycle 12651 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12652 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1512($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1512 $t4 on Line 267
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12653 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1512 $t4 on Line 267
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3260($zero) on Line 274

Clock Cycle 12654 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12655 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12656 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12657 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12658 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12659 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12660 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3456($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3456 0 on Line 222
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12661 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3260($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 12662 -> 
MRM :
Completed addition of Instruction sw$t4,3260($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2612($zero) on Line 275

Clock Cycle 12663 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2612($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 12664 -> 
MRM :
Completed addition of Instruction lw$t2,2612($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3644($zero) on Line 276

Clock Cycle 12665 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3644($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 12666 -> 
MRM :
Completed addition of Instruction sw$t1,3644($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,952($zero) on Line 277

Clock Cycle 12667 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,952($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 12668 -> 
MRM :
Completed addition of Instruction sw$t4,952($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,900($zero) on Line 278

Clock Cycle 12669 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,900($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Core Execution :
File Number 3 : addi$t0,$t0,1572
File Number 3 : $t0 = 1576

Clock Cycle 12670 -> 
MRM :
Completed addition of Instruction sw$t1,900($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,976($zero) on Line 280

Clock Cycle 12671 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,976($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 12672 -> 
MRM :
Completed addition of Instruction lw$t3,976($zero) of Core 3
Removed instruction lw$t3,2264($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3900($zero) on Line 281

Clock Cycle 12673 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3900($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 12674 -> 
MRM :
Completed addition of Instruction sw$t1,3900($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2964($zero) on Line 282

Clock Cycle 12675 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2964($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 12676 -> 
MRM :
Completed addition of Instruction sw$t0,2964($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12677 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12678 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12679 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12680 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12681 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3456 0 on Line 222
Core Execution :

Clock Cycle 12682 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12683 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3372($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3372 1200 on Line 227
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12684 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3372 1200 on Line 227
Core Execution :

Clock Cycle 12685 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12686 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3600($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3600 4388 on Line 240
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12687 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3600 4388 on Line 240
Core Execution :

Clock Cycle 12688 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12689 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3696($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3696 $t4 on Line 251
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12690 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3696 $t4 on Line 251
Core Execution :

Clock Cycle 12691 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12692 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3668($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3668 $t3 on Line 252
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12693 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3668 $t3 on Line 252
Core Execution :
File Number 4 : addi$t3,$t1,780
File Number 4 : $t3 = 1720

Clock Cycle 12694 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1496($zero) on Line 254

Clock Cycle 12695 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,340($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 340 5976 on Line 245
Row 771 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12696 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1496($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12697 -> 
MRM :
Completed addition of Instruction lw$t4,1496($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12698 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12699 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12700 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12701 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12702 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12703 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12704 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789804 = 1200
Memory at 790032 = 4388
Core Execution :

Clock Cycle 12705 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12706 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12707 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12708 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12709 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12710 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12711 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12712 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12713 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12714 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12715 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12716 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 340 5976 on Line 245
Core Execution :

Clock Cycle 12717 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12718 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,352($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 352 10016 on Line 252
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12719 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 352 10016 on Line 252
Core Execution :

Clock Cycle 12720 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12721 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,160($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 160 9948 on Line 259
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12722 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 160 9948 on Line 259
Core Execution :

Clock Cycle 12723 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12724 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,184($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 184 0 on Line 268
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12725 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 184 0 on Line 268
Core Execution :

Clock Cycle 12726 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12727 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,952($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 952 0 on Line 277
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12728 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 952 0 on Line 277
Core Execution :

Clock Cycle 12729 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12730 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,900($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 900 0 on Line 278
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12731 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 900 0 on Line 278
Core Execution :

Clock Cycle 12732 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12733 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,976($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 976 $t3 on Line 280
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12734 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 976 $t3 on Line 280
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1120($zero) on Line 283

Clock Cycle 12735 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12736 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12737 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12738 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12739 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1664($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1664 4388 on Line 228
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12740 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1120($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 12741 -> 
MRM :
Completed addition of Instruction sw$t3,1120($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1044($zero) on Line 284

Clock Cycle 12742 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1044($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t1,$t4,2956
File Number 3 : $t1 = 2956

Clock Cycle 12743 -> 
MRM :
Completed addition of Instruction lw$t0,1044($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : addi$t4,$t4,2588
File Number 3 : $t4 = 2588

Clock Cycle 12744 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3612($zero) on Line 287

Clock Cycle 12745 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3612($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 12746 -> 
MRM :
Completed addition of Instruction lw$t1,3612($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1356($zero) on Line 288

Clock Cycle 12747 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1356($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 12748 -> 
MRM :
Completed addition of Instruction lw$t0,1356($zero) of Core 3
Removed instruction lw$t0,1044($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 10/22
Memory at 524448 = 9948
Memory at 524628 = 5976
Memory at 524640 = 10016
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1528($zero) on Line 289

Clock Cycle 12749 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1528($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 12750 -> 
MRM :
Completed addition of Instruction sw$t3,1528($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3704($zero) on Line 290

Clock Cycle 12751 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3704($zero) of Core : 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 12752 -> 
MRM :
Completed addition of Instruction lw$t0,3704($zero) of Core 3
Removed instruction lw$t0,1356($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2608($zero) on Line 291

Clock Cycle 12753 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2608($zero) of Core : 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 12754 -> 
MRM :
Completed addition of Instruction lw$t1,2608($zero) of Core 3
Removed instruction lw$t1,3612($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 12755 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12756 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12757 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12758 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12759 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12760 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1664 4388 on Line 228
Core Execution :

Clock Cycle 12761 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12762 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1676($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1676 0 on Line 234
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12763 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1676 0 on Line 234
Core Execution :

Clock Cycle 12764 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12765 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2000($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2000 4388 on Line 235
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12766 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2000 4388 on Line 235
Core Execution :

Clock Cycle 12767 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12768 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2024($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2024 1844 on Line 246
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12769 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2024 1844 on Line 246
Core Execution :

Clock Cycle 12770 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12771 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1496($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1496 $t4 on Line 254
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12772 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1496 $t4 on Line 254
Core Execution :
File Number 4 : addi$t4,$t4,3308
File Number 4 : $t4 = 3308

Clock Cycle 12773 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2404($zero) on Line 256

Clock Cycle 12774 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t4,356
File Number 4 : $t4 = 3664

Clock Cycle 12775 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12776 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3260($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3260 0 on Line 274
Row 769 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12777 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2404($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12778 -> 
MRM :
Completed addition of Instruction lw$t1,2404($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,904($zero) on Line 258

Clock Cycle 12779 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,904($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12780 -> 
MRM :
Completed addition of Instruction sw$t4,904($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12781 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12782 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12783 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12784 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12785 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788096 = 4388
Memory at 788432 = 4388
Memory at 788456 = 1844
Core Execution :

Clock Cycle 12786 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12787 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12788 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12789 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12790 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12791 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12792 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12793 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12794 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12795 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12796 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12797 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3260 0 on Line 274
Core Execution :

Clock Cycle 12798 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12799 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3644($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3644 0 on Line 276
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12800 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3644 0 on Line 276
Core Execution :

Clock Cycle 12801 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12802 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3900($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3900 0 on Line 281
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12803 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3900 0 on Line 281
Core Execution :

Clock Cycle 12804 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12805 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3704($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3704 $t0 on Line 290
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12806 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3704 $t0 on Line 290
Core Execution :
File Number 3 : addi$t0,$t0,1168
File Number 3 : $t0 = 1168

Clock Cycle 12807 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,96($zero) on Line 293

Clock Cycle 12808 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12809 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12810 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12811 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3020($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3020 1844 on Line 241
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12812 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,96($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 12813 -> 
MRM :
Completed addition of Instruction lw$t3,96($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 12814 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 12815 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 12816 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 12817 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 12818 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 12819 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 12820 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 12821 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 12822 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 12823 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 12824 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 12825 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 12826 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 12827 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12828 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12829 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12830 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12831 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12832 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3020 1844 on Line 241
Core Execution :

Clock Cycle 12833 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12834 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2400($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2400 0 on Line 244
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12835 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2400 0 on Line 244
Core Execution :

Clock Cycle 12836 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12837 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2424($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2424 $t0 on Line 249
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12838 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2424 $t0 on Line 249
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1168($zero) on Line 259

Clock Cycle 12839 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12840 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2404($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2404 $t1 on Line 256
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12841 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1168($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2404 $t1 on Line 256
Core Execution :

Clock Cycle 12842 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12843 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12844 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12845 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2164($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2164 4 on Line 266
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12846 -> 
MRM :
Completed addition of Instruction sw$t0,1168($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2576($zero) on Line 260

Clock Cycle 12847 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2576($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12848 -> 
MRM :
Completed addition of Instruction lw$t1,2576($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12849 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12850 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12851 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12852 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12853 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12854 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789452 = 1844
Core Execution :

Clock Cycle 12855 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12856 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12857 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12858 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12859 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12860 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12861 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12862 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12863 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12864 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12865 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12866 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2164 4 on Line 266
Core Execution :

Clock Cycle 12867 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12868 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2656($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2656 2904 on Line 271
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12869 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2656 2904 on Line 271
Core Execution :

Clock Cycle 12870 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12871 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2612($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2612 $t2 on Line 275
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12872 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 4652
File Number 3 : Finished Instruction lw 2612 $t2 on Line 275
Core Execution :

Clock Cycle 12873 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12874 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2964($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2964 1576 on Line 282
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12875 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2964 1576 on Line 282
Core Execution :

Clock Cycle 12876 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12877 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2608($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2608 $t1 on Line 291
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12878 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2608 $t1 on Line 291
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1308($zero) on Line 294

Clock Cycle 12879 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12880 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12881 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12882 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12883 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12884 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2576($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2576 $t1 on Line 260
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 12885 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1308($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 12886 -> 
MRM :
Completed addition of Instruction sw$t1,1308($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1492($zero) on Line 295

Clock Cycle 12887 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1492($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 12888 -> 
MRM :
Completed addition of Instruction sw$t0,1492($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2272($zero) on Line 296

Clock Cycle 12889 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2272($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 12890 -> 
MRM :
Completed addition of Instruction sw$t4,2272($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1664($zero) on Line 297

Clock Cycle 12891 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1664($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 12892 -> 
MRM :
Completed addition of Instruction sw$t4,1664($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3752($zero) on Line 298

Clock Cycle 12893 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3752($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 526452 = 4
Memory at 526944 = 2904
Memory at 527252 = 1576
Core Execution :

Clock Cycle 12894 -> 
MRM :
Completed addition of Instruction lw$t2,3752($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 12895 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 12896 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 12897 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 12898 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 12899 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 12900 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 12901 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 12902 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 12903 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 12904 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 12905 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2576 $t1 on Line 260
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1364($zero) on Line 261

Clock Cycle 12906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,1320
File Number 4 : $t0 = 1320

Clock Cycle 12907 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t2,524
File Number 4 : $t2 = 1576

Clock Cycle 12908 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12909 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3752($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3752 $t2 on Line 298
Row 770 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12911 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1364($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 12912 -> 
MRM :
Completed addition of Instruction sw$t1,1364($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3936($zero) on Line 264

Clock Cycle 12913 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3936($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t0,$t2,1416
File Number 4 : $t0 = 2992

Clock Cycle 12914 -> 
MRM :
Completed addition of Instruction sw$t3,3936($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1120($zero) on Line 266

Clock Cycle 12915 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1120($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : addi$t0,$t0,3760
File Number 4 : $t0 = 6752

Clock Cycle 12916 -> 
MRM :
Completed addition of Instruction lw$t1,1120($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2608($zero) on Line 268

Clock Cycle 12917 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2608($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 12918 -> 
MRM :
Completed addition of Instruction lw$t2,2608($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2244($zero) on Line 269

Clock Cycle 12919 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2244($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12920 -> 
MRM :
Completed addition of Instruction sw$t0,2244($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,768($zero) on Line 270

Clock Cycle 12921 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,768($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3752 $t2 on Line 298
Core Execution :
File Number 3 : addi$t4,$t2,1936
File Number 3 : $t4 = 1936

Clock Cycle 12922 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12923 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12924 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12925 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12926 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12927 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12928 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12929 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12930 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,96($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 96 $t3 on Line 293
Row 515 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 12931 -> 
MRM :
Completed addition of Instruction lw$t3,768($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3252($zero) on Line 300

Clock Cycle 12932 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3252($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 3 : addi$t2,$t4,3660
File Number 3 : $t2 = 5596

Clock Cycle 12933 -> 
MRM :
Completed addition of Instruction lw$t3,3252($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,784($zero) on Line 302

Clock Cycle 12934 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,784($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 12935 -> 
MRM :
Completed addition of Instruction sw$t0,784($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1028($zero) on Line 271

Clock Cycle 12936 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1028($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 12937 -> 
MRM :
Completed addition of Instruction lw$t2,1028($zero) of Core 4
Removed instruction lw$t2,2608($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3284($zero) on Line 272

Clock Cycle 12938 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3284($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 12939 -> 
MRM :
Completed addition of Instruction lw$t0,3284($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 12940 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 12941 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 96 $t3 on Line 293
Core Execution :

Clock Cycle 12942 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12943 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,784($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 784 1168 on Line 302
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 12944 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 784 1168 on Line 302
Core Execution :

Clock Cycle 12945 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12946 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12947 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12948 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3252($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3252 $t3 on Line 300
Row 512 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12949 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 12950 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 12951 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 12952 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 12953 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 12954 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 12955 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 12956 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 12957 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525072 = 1168
Core Execution :

Clock Cycle 12958 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 12959 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 12960 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 12961 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 12962 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 12963 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 12964 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 12965 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 12966 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 12967 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 12968 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 12969 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3252 $t3 on Line 300
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2160($zero) on Line 303

Clock Cycle 12970 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12971 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12972 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12973 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12974 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1168($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1168 0 on Line 259
Row 515 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 12975 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2160($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 12976 -> 
MRM :
Completed addition of Instruction sw$t3,2160($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2356($zero) on Line 304

Clock Cycle 12977 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2356($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 12978 -> 
MRM :
Completed addition of Instruction lw$t2,2356($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3736($zero) on Line 305

Clock Cycle 12979 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3736($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 12980 -> 
MRM :
Completed addition of Instruction lw$t3,3736($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3504($zero) on Line 306

Clock Cycle 12981 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3504($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 12982 -> 
MRM :
Completed addition of Instruction lw$t1,3504($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 12983 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 12984 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 12985 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1168 0 on Line 259
Core Execution :

Clock Cycle 12986 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12987 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1364($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1364 0 on Line 261
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12988 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1364 0 on Line 261
Core Execution :

Clock Cycle 12989 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12990 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1120($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1120 $t1 on Line 266
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12991 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1120 $t1 on Line 266
Core Execution :

Clock Cycle 12992 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12993 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1028($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1028 $t2 on Line 271
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 12994 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1028 $t2 on Line 271
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1296($zero) on Line 273

Clock Cycle 12995 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 12996 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12997 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 12998 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3736($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3736 $t3 on Line 305
Row 769 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 12999 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1296($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13000 -> 
MRM :
Completed addition of Instruction sw$t2,1296($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1168($zero) on Line 274

Clock Cycle 13001 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1168($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13002 -> 
MRM :
Completed addition of Instruction lw$t2,1168($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3948($zero) on Line 275

Clock Cycle 13003 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3948($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13004 -> 
MRM :
Completed addition of Instruction lw$t4,3948($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13005 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13006 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13007 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 13008 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13009 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13010 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13011 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13012 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13013 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13014 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13015 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13016 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13017 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13018 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13019 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3736 $t3 on Line 305
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2532($zero) on Line 307

Clock Cycle 13020 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13021 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3504($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3504 $t1 on Line 306
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13022 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2532($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3504 $t1 on Line 306
Core Execution :

Clock Cycle 13023 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13024 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13025 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13026 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,308($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 308 940 on Line 245
Row 515 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13027 -> 
MRM :
Completed addition of Instruction sw$t3,2532($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13028 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 13029 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13030 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 13031 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13032 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 13033 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 13034 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 13035 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13036 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 13037 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 308 940 on Line 245
Core Execution :

Clock Cycle 13038 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13039 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,904($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 904 3664 on Line 258
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13040 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 904 3664 on Line 258
Core Execution :

Clock Cycle 13041 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13042 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,768($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 768 $t3 on Line 270
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13043 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 768 $t3 on Line 270
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3036($zero) on Line 276

Clock Cycle 13044 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13045 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13046 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2272($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2272 2588 on Line 296
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13047 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3036($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13048 -> 
MRM :
Completed addition of Instruction sw$t3,3036($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13049 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13050 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13051 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13052 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13053 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13054 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13055 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786740 = 940
Memory at 787336 = 3664
Core Execution :

Clock Cycle 13056 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13057 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13058 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13059 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13060 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13061 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13062 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13063 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13064 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13065 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13066 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13067 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2272 2588 on Line 296
Core Execution :

Clock Cycle 13068 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13069 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2160($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2160 0 on Line 303
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13070 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2160 0 on Line 303
Core Execution :

Clock Cycle 13071 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13072 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2356($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2356 $t2 on Line 304
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13073 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2356 $t2 on Line 304
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,696($zero) on Line 308

Clock Cycle 13074 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13075 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2532($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2532 0 on Line 307
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13076 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,696($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2532 0 on Line 307
Core Execution :

Clock Cycle 13077 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13078 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13079 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13080 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13081 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3936($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3936 1720 on Line 264
Row 514 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13082 -> 
MRM :
Completed addition of Instruction sw$t2,696($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,312($zero) on Line 309

Clock Cycle 13083 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,312($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : addi$t3,$t1,1540
File Number 3 : $t3 = 1540

Clock Cycle 13084 -> 
MRM :
Completed addition of Instruction sw$t3,312($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t2,$t0,2432
File Number 3 : $t2 = 3600

Clock Cycle 13085 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : addi$t3,$t1,940
File Number 3 : $t3 = 940

Clock Cycle 13086 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1284($zero) on Line 313

Clock Cycle 13087 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1284($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13088 -> 
MRM :
Completed addition of Instruction lw$t4,1284($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13089 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13090 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526560 = 2588
Core Execution :

Clock Cycle 13091 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13092 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13093 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13094 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13095 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13096 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13097 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13098 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13099 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13100 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13101 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13102 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3936 1720 on Line 264
Core Execution :

Clock Cycle 13103 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13104 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3284($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3284 $t0 on Line 272
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13105 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3284 $t0 on Line 272
Core Execution :

Clock Cycle 13106 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13107 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3948($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3948 $t4 on Line 275
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13108 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3948 $t4 on Line 275
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2024($zero) on Line 277

Clock Cycle 13109 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t3,1224
File Number 4 : $t1 = 1224

Clock Cycle 13110 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13111 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1120($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1120 0 on Line 283
Row 771 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13112 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2024($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13113 -> 
MRM :
Completed addition of Instruction sw$t4,2024($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2484($zero) on Line 279

Clock Cycle 13114 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2484($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13115 -> 
MRM :
Completed addition of Instruction sw$t1,2484($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,544($zero) on Line 280

Clock Cycle 13116 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,544($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13117 -> 
MRM :
Completed addition of Instruction lw$t2,544($zero) of Core 4
Removed instruction lw$t2,1168($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,552($zero) on Line 281

Clock Cycle 13118 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,552($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13119 -> 
MRM :
Completed addition of Instruction lw$t3,552($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13120 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 790368 = 1720
Core Execution :

Clock Cycle 13121 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13122 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13123 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13124 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13125 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13126 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13127 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13128 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13129 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13130 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13131 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13132 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1120 0 on Line 283
Core Execution :

Clock Cycle 13133 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13134 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1528($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1528 0 on Line 289
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13135 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1528 0 on Line 289
Core Execution :

Clock Cycle 13136 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13137 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1308($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1308 0 on Line 294
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13138 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1308 0 on Line 294
Core Execution :

Clock Cycle 13139 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13140 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1492($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1492 1168 on Line 295
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13141 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1492 1168 on Line 295
Core Execution :

Clock Cycle 13142 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13143 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1664($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1664 2588 on Line 297
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13144 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1664 2588 on Line 297
Core Execution :

Clock Cycle 13145 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13146 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1284($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1284 $t4 on Line 313
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13147 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1284 $t4 on Line 313
Core Execution :
File Number 3 : addi$t0,$t4,1392
File Number 3 : $t0 = 1392

Clock Cycle 13148 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1456($zero) on Line 315

Clock Cycle 13149 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13150 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,544($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 544 $t2 on Line 280
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13151 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1456($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 13152 -> 
MRM :
Completed addition of Instruction sw$t3,1456($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3768($zero) on Line 316

Clock Cycle 13153 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3768($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t3,$t0,1796
File Number 3 : $t3 = 3188

Clock Cycle 13154 -> 
MRM :
Completed addition of Instruction lw$t1,3768($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,608($zero) on Line 318

Clock Cycle 13155 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,608($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 13156 -> 
MRM :
Completed addition of Instruction sw$t3,608($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,328($zero) on Line 319

Clock Cycle 13157 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,328($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13158 -> 
MRM :
Completed addition of Instruction lw$t3,328($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13159 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525780 = 1168
Memory at 525952 = 2588
Core Execution :

Clock Cycle 13160 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13161 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13162 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13163 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13164 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13165 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13166 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13167 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13168 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13169 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13170 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13171 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 544 $t2 on Line 280
Core Execution :
File Number 4 : addi$t2,$t2,1812
File Number 4 : $t2 = 1812

Clock Cycle 13172 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t1,776
File Number 4 : $t2 = 2000

Clock Cycle 13173 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,552($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 552 $t3 on Line 281
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2092($zero) on Line 284

Clock Cycle 13174 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2092($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 552 $t3 on Line 281
Core Execution :

Clock Cycle 13175 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13176 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,696($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 696 0 on Line 308
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13177 -> 
MRM :
Completed addition of Instruction lw$t4,2092($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2984($zero) on Line 285

Clock Cycle 13178 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2984($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 13179 -> 
MRM :
Completed addition of Instruction lw$t4,2984($zero) of Core 4
Removed instruction lw$t4,2092($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 13180 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 13181 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 13182 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 13183 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13184 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 13185 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 13186 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 13187 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 696 0 on Line 308
Core Execution :

Clock Cycle 13188 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13189 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,312($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 312 0 on Line 309
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13190 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 312 0 on Line 309
Core Execution :

Clock Cycle 13191 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13192 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,608($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 608 3188 on Line 318
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13193 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 608 3188 on Line 318
Core Execution :

Clock Cycle 13194 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13195 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,328($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 328 $t3 on Line 319
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13196 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 328 $t3 on Line 319
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,968($zero) on Line 320

Clock Cycle 13197 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13198 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13199 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13200 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13201 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2244($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2244 6752 on Line 269
Row 512 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13202 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,968($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 13203 -> 
MRM :
Completed addition of Instruction sw$t3,968($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 13204 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 13205 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 13206 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 13207 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13208 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13209 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13210 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524896 = 3188
Core Execution :

Clock Cycle 13211 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13212 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13213 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13214 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13215 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13216 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13217 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13218 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13219 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13220 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13221 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13222 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2244 6752 on Line 269
Core Execution :

Clock Cycle 13223 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13224 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3036($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3036 0 on Line 276
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13225 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3036 0 on Line 276
Core Execution :

Clock Cycle 13226 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13227 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2484($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2484 1224 on Line 279
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13228 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2484 1224 on Line 279
Core Execution :

Clock Cycle 13229 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13230 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2984($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2984 $t4 on Line 285
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13231 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2984 $t4 on Line 285
Core Execution :
File Number 4 : addi$t4,$t3,3532
File Number 4 : $t4 = 3532

Clock Cycle 13232 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,852($zero) on Line 287

Clock Cycle 13233 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13234 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13235 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3768($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3768 $t1 on Line 316
Row 770 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13236 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,852($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13237 -> 
MRM :
Completed addition of Instruction lw$t4,852($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1212($zero) on Line 288

Clock Cycle 13238 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1212($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t0,$t0,620
File Number 4 : $t0 = 620

Clock Cycle 13239 -> 
MRM :
Completed addition of Instruction lw$t1,1212($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2216($zero) on Line 290

Clock Cycle 13240 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2216($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13241 -> 
MRM :
Completed addition of Instruction lw$t2,2216($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2068($zero) on Line 291

Clock Cycle 13242 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2068($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13243 -> 
MRM :
Completed addition of Instruction lw$t1,2068($zero) of Core 4
Removed instruction lw$t1,1212($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2148($zero) on Line 292

Clock Cycle 13244 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2148($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 788676 = 6752
Memory at 788916 = 1224
Core Execution :

Clock Cycle 13245 -> 
MRM :
Completed addition of Instruction lw$t1,2148($zero) of Core 4
Removed instruction lw$t1,2068($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13246 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13247 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13248 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13249 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13250 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13251 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13252 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13253 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13254 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13255 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13256 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3768 $t1 on Line 316
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1312($zero) on Line 321

Clock Cycle 13257 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t0,436
File Number 3 : $t1 = 1828

Clock Cycle 13258 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13259 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13260 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13261 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13262 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2216($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2216 $t2 on Line 290
Row 515 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13263 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1312($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13264 -> 
MRM :
Completed addition of Instruction sw$t1,1312($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3172($zero) on Line 323

Clock Cycle 13265 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3172($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13266 -> 
MRM :
Completed addition of Instruction lw$t2,3172($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 13267 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13268 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 13269 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 13270 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 13271 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13272 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 13273 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2216 $t2 on Line 290
Core Execution :
File Number 4 : addi$t0,$t2,2092
File Number 4 : $t0 = 2092

Clock Cycle 13274 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3900($zero) on Line 294

Clock Cycle 13275 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2148($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2148 $t1 on Line 292
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13276 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3900($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2148 $t1 on Line 292
Core Execution :

Clock Cycle 13277 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13278 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13279 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13280 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3172($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3172 $t2 on Line 323
Row 770 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13281 -> 
MRM :
Completed addition of Instruction lw$t0,3900($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2392($zero) on Line 295

Clock Cycle 13282 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2392($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : addi$t1,$t3,576
File Number 4 : $t1 = 576

Clock Cycle 13283 -> 
MRM :
Completed addition of Instruction sw$t3,2392($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 13284 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 13285 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 13286 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 13287 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13288 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 13289 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 13290 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 13291 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3172 $t2 on Line 323
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,532($zero) on Line 324

Clock Cycle 13292 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13293 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13294 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13295 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,852($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 852 $t4 on Line 287
Row 515 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13296 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,532($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13297 -> 
MRM :
Completed addition of Instruction sw$t2,532($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2508($zero) on Line 325

Clock Cycle 13298 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2508($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13299 -> 
MRM :
Completed addition of Instruction sw$t3,2508($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2504($zero) on Line 326

Clock Cycle 13300 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2504($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13301 -> 
MRM :
Completed addition of Instruction sw$t1,2504($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2068($zero) on Line 327

Clock Cycle 13302 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2068($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 13303 -> 
MRM :
Completed addition of Instruction sw$t3,2068($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,856($zero) on Line 328

Clock Cycle 13304 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,856($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13305 -> 
MRM :
Completed addition of Instruction lw$t2,856($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,296($zero) on Line 329

Clock Cycle 13306 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,296($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 852 $t4 on Line 287
Core Execution :
File Number 4 : addi$t2,$t4,3360
File Number 4 : $t2 = 3360

Clock Cycle 13307 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13308 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13309 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13310 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13311 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13312 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13313 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13314 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,968($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 968 0 on Line 320
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13315 -> 
MRM :
Completed addition of Instruction lw$t1,296($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,108($zero) on Line 330

Clock Cycle 13316 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,108($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 13317 -> 
MRM :
Completed addition of Instruction lw$t0,108($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3132($zero) on Line 331

Clock Cycle 13318 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3132($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 13319 -> 
MRM :
Completed addition of Instruction lw$t3,3132($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1076($zero) on Line 332

Clock Cycle 13320 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1076($zero) of Core : 3
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 13321 -> 
MRM :
Completed addition of Instruction lw$t3,1076($zero) of Core 3
Removed instruction lw$t3,3132($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,36($zero) on Line 298

Clock Cycle 13322 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,36($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 13323 -> 
MRM :
Completed addition of Instruction lw$t0,36($zero) of Core 4
Removed instruction lw$t0,3900($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2532($zero) on Line 299

Clock Cycle 13324 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2532($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 13325 -> 
MRM :
Completed addition of Instruction sw$t3,2532($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 968 0 on Line 320
Core Execution :

Clock Cycle 13326 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13327 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,532($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 532 0 on Line 324
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13328 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 532 0 on Line 324
Core Execution :

Clock Cycle 13329 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13330 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,856($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 856 $t2 on Line 328
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13331 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 856 $t2 on Line 328
Core Execution :

Clock Cycle 13332 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13333 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,296($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 296 $t1 on Line 329
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13334 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 296 $t1 on Line 329
Core Execution :
File Number 3 : addi$t1,$t4,2240
File Number 3 : $t1 = 2240

Clock Cycle 13335 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13336 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,108($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 108 $t0 on Line 330
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13337 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 108 $t0 on Line 330
Core Execution :

Clock Cycle 13338 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13339 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1456($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1456 940 on Line 315
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13340 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13341 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13342 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13343 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13344 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13345 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13346 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13347 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13348 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 13349 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13350 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13351 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13352 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13353 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13354 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13355 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13356 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13357 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13358 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13359 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13360 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1456 940 on Line 315
Core Execution :

Clock Cycle 13361 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13362 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1312($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1312 0 on Line 321
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13363 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1312 0 on Line 321
Core Execution :

Clock Cycle 13364 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13365 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1076($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1076 $t3 on Line 332
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13366 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1076 $t3 on Line 332
Core Execution :
File Number 3 : addi$t2,$t3,740
File Number 3 : $t2 = 740

Clock Cycle 13367 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t2,400
File Number 3 : $t3 = 1140

Clock Cycle 13368 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3644($zero) on Line 336

Clock Cycle 13369 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,36($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 36 $t0 on Line 298
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13370 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3644($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 13371 -> 
MRM :
Completed addition of Instruction lw$t3,3644($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2244($zero) on Line 337

Clock Cycle 13372 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2244($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 13373 -> 
MRM :
Completed addition of Instruction lw$t1,2244($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2536($zero) on Line 338

Clock Cycle 13374 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2536($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 13375 -> 
MRM :
Completed addition of Instruction lw$t2,2536($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2252($zero) on Line 339

Clock Cycle 13376 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2252($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13377 -> 
MRM :
Completed addition of Instruction lw$t4,2252($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2644($zero) on Line 340

Clock Cycle 13378 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2644($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 525744 = 940
Core Execution :

Clock Cycle 13379 -> 
MRM :
Completed addition of Instruction lw$t3,2644($zero) of Core 3
Removed instruction lw$t3,3644($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13380 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13381 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13382 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13383 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13384 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13385 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13386 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13387 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13388 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13389 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13390 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 36 $t0 on Line 298
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,976($zero) on Line 300

Clock Cycle 13391 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t0,1156
File Number 4 : $t3 = 1156

Clock Cycle 13392 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2508($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2508 0 on Line 325
Row 768 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13393 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,976($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 13394 -> 
MRM :
Completed addition of Instruction sw$t0,976($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3940($zero) on Line 302

Clock Cycle 13395 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3940($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t4,$t0,688
File Number 4 : $t4 = 688

Clock Cycle 13396 -> 
MRM :
Completed addition of Instruction lw$t2,3940($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3996($zero) on Line 304

Clock Cycle 13397 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 13398 -> 
MRM :
Completed addition of Instruction lw$t2,3996($zero) of Core 4
Removed instruction lw$t2,3940($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2836($zero) on Line 305

Clock Cycle 13399 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2836($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13400 -> 
MRM :
Completed addition of Instruction lw$t2,2836($zero) of Core 4
Removed instruction lw$t2,3996($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1508($zero) on Line 306

Clock Cycle 13401 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1508($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 4 : addi$t1,$t3,3196
File Number 4 : $t1 = 4352

Clock Cycle 13402 -> 
MRM :
Completed addition of Instruction sw$t4,1508($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,436($zero) on Line 308

Clock Cycle 13403 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,436($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2508 0 on Line 325
Core Execution :

Clock Cycle 13404 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13405 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2504($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2504 1828 on Line 326
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13406 -> 
MRM :
Completed addition of Instruction lw$t1,436($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2504 1828 on Line 326
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3364($zero) on Line 309

Clock Cycle 13407 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13408 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2068($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2068 0 on Line 327
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13409 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3364($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2068 0 on Line 327
Core Execution :

Clock Cycle 13410 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13411 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2244($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2244 $t1 on Line 337
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13412 -> 
MRM :
Completed addition of Instruction sw$t0,3364($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2244 $t1 on Line 337
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3064($zero) on Line 310

Clock Cycle 13413 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13414 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2536($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2536 $t2 on Line 338
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13415 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3064($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2536 $t2 on Line 338
Core Execution :

Clock Cycle 13416 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13417 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2252($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2252 $t4 on Line 339
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13418 -> 
MRM :
Completed addition of Instruction lw$t2,3064($zero) of Core 4
Removed instruction lw$t2,2836($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2252 $t4 on Line 339
Core Execution :
File Number 3 : addi$t4,$t1,3440
File Number 3 : $t4 = 3440
File Number 4 : DRAM Request(Read) Issued for lw$t0,2920($zero) on Line 311

Clock Cycle 13419 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13420 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2644($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2644 $t3 on Line 340
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13421 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2920($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2644 $t3 on Line 340
Core Execution :

Clock Cycle 13422 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13423 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13424 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13425 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13426 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13427 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,976($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 976 0 on Line 300
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13428 -> 
MRM :
Completed addition of Instruction lw$t0,2920($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1880($zero) on Line 342

Clock Cycle 13429 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1880($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 13430 -> 
MRM :
Completed addition of Instruction lw$t0,1880($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3688($zero) on Line 343

Clock Cycle 13431 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3688($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 13432 -> 
MRM :
Completed addition of Instruction lw$t2,3688($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1484($zero) on Line 344

Clock Cycle 13433 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1484($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13434 -> 
MRM :
Completed addition of Instruction lw$t1,1484($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1796($zero) on Line 345

Clock Cycle 13435 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1796($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13436 -> 
MRM :
Completed addition of Instruction sw$t3,1796($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 526792 = 1828
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2596($zero) on Line 346

Clock Cycle 13437 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2596($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13438 -> 
MRM :
Completed addition of Instruction sw$t3,2596($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13439 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13440 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13441 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13442 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13443 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13444 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13445 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13446 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13447 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13448 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 976 0 on Line 300
Core Execution :

Clock Cycle 13449 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13450 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,436($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 436 $t1 on Line 308
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13451 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 1784
File Number 4 : Finished Instruction lw 436 $t1 on Line 308
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3488($zero) on Line 312

Clock Cycle 13452 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13453 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1880($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1880 $t0 on Line 342
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13454 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3488($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13455 -> 
MRM :
Completed addition of Instruction sw$t1,3488($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3540($zero) on Line 313

Clock Cycle 13456 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3540($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13457 -> 
MRM :
Completed addition of Instruction lw$t1,3540($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13458 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13459 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13460 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13461 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13462 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 13463 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13464 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13465 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13466 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13467 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13468 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13469 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13470 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13471 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13472 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13473 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13474 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 1568
File Number 3 : Finished Instruction lw 1880 $t0 on Line 342
Core Execution :

Clock Cycle 13475 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13476 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1484($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1484 $t1 on Line 344
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13477 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1484 $t1 on Line 344
Core Execution :
File Number 3 : addi$t4,$t1,1092
File Number 3 : $t4 = 1092

Clock Cycle 13478 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t3,772
File Number 3 : $t0 = 772

Clock Cycle 13479 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1796($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1796 0 on Line 345
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13480 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1796 0 on Line 345
Core Execution :

Clock Cycle 13481 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13482 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13483 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3688($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3688 $t2 on Line 343
Row 513 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13484 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13485 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13486 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13487 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13488 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13489 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13490 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13491 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13492 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 526084 = 0
Core Execution :

Clock Cycle 13493 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13494 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13495 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13496 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13497 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13498 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13499 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13500 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13501 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13502 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13503 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13504 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3688 $t2 on Line 343
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2016($zero) on Line 349

Clock Cycle 13505 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13506 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13507 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13508 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13509 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3364($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3364 0 on Line 309
Row 515 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13510 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2016($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13511 -> 
MRM :
Completed addition of Instruction sw$t2,2016($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2696($zero) on Line 350

Clock Cycle 13512 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2696($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13513 -> 
MRM :
Completed addition of Instruction sw$t4,2696($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3356($zero) on Line 351

Clock Cycle 13514 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3356($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13515 -> 
MRM :
Completed addition of Instruction lw$t3,3356($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2148($zero) on Line 352

Clock Cycle 13516 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2148($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t4,$t0,740
File Number 3 : $t4 = 1512

Clock Cycle 13517 -> 
MRM :
Completed addition of Instruction lw$t1,2148($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3600($zero) on Line 354

Clock Cycle 13518 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3600($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13519 -> 
MRM :
Completed addition of Instruction sw$t2,3600($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 13520 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3364 0 on Line 309
Core Execution :

Clock Cycle 13521 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13522 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3488($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3488 1784 on Line 312
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13523 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3488 1784 on Line 312
Core Execution :

Clock Cycle 13524 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13525 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3540($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3540 $t1 on Line 313
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13526 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3540 $t1 on Line 313
Core Execution :
File Number 4 : addi$t4,$t1,4000
File Number 4 : $t4 = 4000

Clock Cycle 13527 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13528 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13529 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2596($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2596 0 on Line 346
Row 771 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13530 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13531 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13532 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13533 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13534 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13535 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13536 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13537 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13538 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789920 = 1784
Core Execution :

Clock Cycle 13539 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13540 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13541 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13542 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13543 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13544 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13545 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13546 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13547 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13548 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13549 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13550 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2596 0 on Line 346
Core Execution :

Clock Cycle 13551 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13552 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2696($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2696 1092 on Line 350
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13553 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2696 1092 on Line 350
Core Execution :

Clock Cycle 13554 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13555 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2148($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2148 $t1 on Line 352
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13556 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2148 $t1 on Line 352
Core Execution :
File Number 3 : addi$t1,$t1,1788
File Number 3 : $t1 = 1788

Clock Cycle 13557 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1528($zero) on Line 356

Clock Cycle 13558 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13559 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13560 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13561 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2392($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2392 0 on Line 295
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13562 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1528($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 13563 -> 
MRM :
Completed addition of Instruction lw$t3,1528($zero) of Core 3
Removed instruction lw$t3,3356($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1620($zero) on Line 357

Clock Cycle 13564 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1620($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 13565 -> 
MRM :
Completed addition of Instruction sw$t0,1620($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3532($zero) on Line 358

Clock Cycle 13566 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3532($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 13567 -> 
MRM :
Completed addition of Instruction lw$t2,3532($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13568 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13569 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13570 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526984 = 1092
Core Execution :

Clock Cycle 13571 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13572 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13573 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13574 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13575 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13576 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13577 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13578 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13579 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13580 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13581 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13582 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2392 0 on Line 295
Core Execution :

Clock Cycle 13583 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13584 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2532($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2532 0 on Line 299
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13585 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2532 0 on Line 299
Core Execution :

Clock Cycle 13586 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13587 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3064($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3064 $t2 on Line 310
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13588 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3064 $t2 on Line 310
Core Execution :
File Number 4 : addi$t1,$t2,3308
File Number 4 : $t1 = 3308

Clock Cycle 13589 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3844($zero) on Line 316

Clock Cycle 13590 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2920($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2920 $t0 on Line 311
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : addi$t3,$t1,288
File Number 4 : $t3 = 3596

Clock Cycle 13591 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3844($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2920 $t0 on Line 311
Core Execution :
File Number 4 : addi$t3,$t4,1240
File Number 4 : $t3 = 5240

Clock Cycle 13592 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13593 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13594 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3600($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3600 0 on Line 354
Row 770 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13595 -> 
MRM :
Completed addition of Instruction lw$t2,3844($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13596 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13597 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13598 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13599 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13600 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13601 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13602 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13603 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 13604 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13605 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13606 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13607 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13608 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13609 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13610 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13611 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13612 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13613 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13614 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13615 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3600 0 on Line 354
Core Execution :

Clock Cycle 13616 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13617 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3532($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3532 $t2 on Line 358
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13618 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3532 $t2 on Line 358
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,848($zero) on Line 359

Clock Cycle 13619 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13620 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13621 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13622 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3844($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3844 $t2 on Line 316
Row 515 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13623 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,848($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 13624 -> 
MRM :
Completed addition of Instruction sw$t2,848($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1732($zero) on Line 360

Clock Cycle 13625 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1732($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 13626 -> 
MRM :
Completed addition of Instruction lw$t2,1732($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,404($zero) on Line 361

Clock Cycle 13627 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,404($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 13628 -> 
MRM :
Completed addition of Instruction lw$t2,404($zero) of Core 3
Removed instruction lw$t2,1732($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2864($zero) on Line 362

Clock Cycle 13629 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2864($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13630 -> 
MRM :
Completed addition of Instruction sw$t4,2864($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13631 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 13632 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13633 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13634 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13635 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13636 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13637 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13638 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13639 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13640 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13641 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13642 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13643 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3844 $t2 on Line 316
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,280($zero) on Line 319

Clock Cycle 13644 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t4,132
File Number 4 : $t1 = 4132

Clock Cycle 13645 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,848($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 848 0 on Line 359
Row 771 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13646 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,280($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 13647 -> 
MRM :
Completed addition of Instruction sw$t2,280($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,852($zero) on Line 321

Clock Cycle 13648 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,852($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 13649 -> 
MRM :
Completed addition of Instruction lw$t2,852($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1828($zero) on Line 322

Clock Cycle 13650 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1828($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 13651 -> 
MRM :
Completed addition of Instruction sw$t4,1828($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2212($zero) on Line 323

Clock Cycle 13652 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2212($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13653 -> 
MRM :
Completed addition of Instruction lw$t1,2212($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2784($zero) on Line 324

Clock Cycle 13654 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2784($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 13655 -> 
MRM :
Completed addition of Instruction lw$t3,2784($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 13656 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 848 0 on Line 359
Core Execution :

Clock Cycle 13657 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13658 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,404($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 404 $t2 on Line 361
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13659 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 404 $t2 on Line 361
Core Execution :
File Number 3 : addi$t4,$t2,120
File Number 3 : $t4 = 120

Clock Cycle 13660 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13661 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13662 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13663 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13664 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13665 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2212($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2212 $t1 on Line 323
Row 512 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13666 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 13667 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 13668 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 13669 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 13670 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 13671 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13672 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13673 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13674 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 13675 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13676 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13677 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13678 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13679 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13680 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13681 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13682 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13683 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13684 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13685 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13686 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2212 $t1 on Line 323
Core Execution :
File Number 4 : addi$t1,$t4,3596
File Number 4 : $t1 = 7596

Clock Cycle 13687 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,784($zero) on Line 326

Clock Cycle 13688 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2784($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2784 $t3 on Line 324
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13689 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,784($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2784 $t3 on Line 324
Core Execution :

Clock Cycle 13690 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13691 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2016($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2016 0 on Line 349
Row 770 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13692 -> 
MRM :
Completed addition of Instruction sw$t1,784($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,504($zero) on Line 327

Clock Cycle 13693 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,504($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 13694 -> 
MRM :
Completed addition of Instruction lw$t0,504($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,216($zero) on Line 328

Clock Cycle 13695 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,216($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 13696 -> 
MRM :
Completed addition of Instruction lw$t1,216($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3480($zero) on Line 329

Clock Cycle 13697 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3480($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 13698 -> 
MRM :
Completed addition of Instruction lw$t3,3480($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13699 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 13700 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 13701 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 13702 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2016 0 on Line 349
Core Execution :

Clock Cycle 13703 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13704 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1528($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1528 $t3 on Line 356
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13705 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1528 $t3 on Line 356
Core Execution :
File Number 3 : addi$t3,$t4,1240
File Number 3 : $t3 = 1360

Clock Cycle 13706 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,2452
File Number 3 : $t0 = 4240

Clock Cycle 13707 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1620($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1620 772 on Line 357
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,652($zero) on Line 366

Clock Cycle 13708 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,652($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1620 772 on Line 357
Core Execution :
File Number 3 : addi$t2,$t3,356
File Number 3 : $t2 = 1716

Clock Cycle 13709 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13710 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13711 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13712 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13713 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3480($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3480 $t3 on Line 329
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13714 -> 
MRM :
Completed addition of Instruction lw$t4,652($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3904($zero) on Line 368

Clock Cycle 13715 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3904($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 13716 -> 
MRM :
Completed addition of Instruction lw$t1,3904($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1988($zero) on Line 369

Clock Cycle 13717 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1988($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 13718 -> 
MRM :
Completed addition of Instruction sw$t2,1988($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3424($zero) on Line 370

Clock Cycle 13719 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3424($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13720 -> 
MRM :
Completed addition of Instruction lw$t0,3424($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13721 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13722 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525908 = 772
Core Execution :

Clock Cycle 13723 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13724 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13725 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13726 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13727 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13728 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13729 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13730 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13731 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13732 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13733 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13734 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3480 $t3 on Line 329
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3432($zero) on Line 330

Clock Cycle 13735 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13736 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13737 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13738 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13739 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3904($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3904 $t1 on Line 368
Row 771 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13740 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3432($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 13741 -> 
MRM :
Completed addition of Instruction sw$t3,3432($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3308($zero) on Line 331

Clock Cycle 13742 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3308($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 13743 -> 
MRM :
Completed addition of Instruction lw$t4,3308($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 13744 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 13745 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 13746 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13747 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 13748 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 13749 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 13750 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3904 $t1 on Line 368
Core Execution :

Clock Cycle 13751 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13752 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3424($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3424 $t0 on Line 370
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13753 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3424 $t0 on Line 370
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,748($zero) on Line 371

Clock Cycle 13754 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t2,436
File Number 3 : $t2 = 2152

Clock Cycle 13755 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13756 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13757 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13758 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,280($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 280 0 on Line 319
Row 515 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13759 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,748($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13760 -> 
MRM :
Completed addition of Instruction sw$t0,748($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3784($zero) on Line 373

Clock Cycle 13761 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3784($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13762 -> 
MRM :
Completed addition of Instruction lw$t3,3784($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3888($zero) on Line 374

Clock Cycle 13763 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3888($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13764 -> 
MRM :
Completed addition of Instruction lw$t3,3888($zero) of Core 3
Removed instruction lw$t3,3784($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,348($zero) on Line 375

Clock Cycle 13765 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,348($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 13766 -> 
MRM :
Completed addition of Instruction lw$t0,348($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1360($zero) on Line 376

Clock Cycle 13767 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1360($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13768 -> 
MRM :
Completed addition of Instruction lw$t3,1360($zero) of Core 3
Removed instruction lw$t3,3888($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 13769 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 280 0 on Line 319
Core Execution :

Clock Cycle 13770 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13771 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,852($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 852 $t2 on Line 321
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13772 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 852 $t2 on Line 321
Core Execution :

Clock Cycle 13773 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13774 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,784($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 784 7596 on Line 326
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13775 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 784 7596 on Line 326
Core Execution :

Clock Cycle 13776 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13777 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,504($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 504 $t0 on Line 327
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13778 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 504 $t0 on Line 327
Core Execution :

Clock Cycle 13779 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13780 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,216($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 216 $t1 on Line 328
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13781 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 216 $t1 on Line 328
Core Execution :
File Number 4 : addi$t0,$t1,3800
File Number 4 : $t0 = 3800

Clock Cycle 13782 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1704($zero) on Line 333

Clock Cycle 13783 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,652($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 652 $t4 on Line 366
Row 768 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13784 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13785 -> 
MRM :
Completed addition of Instruction lw$t1,1704($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3840($zero) on Line 334

Clock Cycle 13786 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3840($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13787 -> 
MRM :
Completed addition of Instruction lw$t1,3840($zero) of Core 4
Removed instruction lw$t1,1704($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1348($zero) on Line 335

Clock Cycle 13788 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1348($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13789 -> 
MRM :
Completed addition of Instruction sw$t3,1348($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1492($zero) on Line 336

Clock Cycle 13790 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1492($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13791 -> 
MRM :
Completed addition of Instruction lw$t1,1492($zero) of Core 4
Removed instruction lw$t1,3840($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1964($zero) on Line 337

Clock Cycle 13792 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1964($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 787216 = 7596
Core Execution :

Clock Cycle 13793 -> 
MRM :
Completed addition of Instruction lw$t3,1964($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1468($zero) on Line 338

Clock Cycle 13794 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1468($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13795 -> 
MRM :
Completed addition of Instruction sw$t2,1468($zero) of Core 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13796 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13797 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13798 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13799 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13800 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13801 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13802 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13803 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13804 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 652 $t4 on Line 366
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1392($zero) on Line 377

Clock Cycle 13805 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13806 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,748($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 748 0 on Line 371
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13807 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1392($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 748 0 on Line 371
Core Execution :

Clock Cycle 13808 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13809 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,348($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 348 $t0 on Line 375
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13810 -> 
MRM :
Completed addition of Instruction sw$t4,1392($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 348 $t0 on Line 375
Core Execution :

Clock Cycle 13811 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13812 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1988($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1988 1716 on Line 369
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13813 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13814 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13815 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13816 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13817 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13818 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13819 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13820 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13821 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 13822 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13823 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13824 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13825 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13826 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13827 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13828 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13829 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13830 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13831 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13832 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13833 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1988 1716 on Line 369
Core Execution :

Clock Cycle 13834 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13835 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1360($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1360 $t3 on Line 376
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13836 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1360 $t3 on Line 376
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2928($zero) on Line 378

Clock Cycle 13837 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t0,3972
File Number 3 : $t4 = 3972

Clock Cycle 13838 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1392($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1392 0 on Line 377
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13839 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2928($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1392 0 on Line 377
Core Execution :

Clock Cycle 13840 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13841 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13842 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1296($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1296 0 on Line 273
Row 513 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 13843 -> 
MRM :
Completed addition of Instruction sw$t3,2928($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,736($zero) on Line 380

Clock Cycle 13844 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,736($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 13845 -> 
MRM :
Completed addition of Instruction sw$t0,736($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3300($zero) on Line 381

Clock Cycle 13846 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3300($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 13847 -> 
MRM :
Completed addition of Instruction lw$t0,3300($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2156($zero) on Line 382

Clock Cycle 13848 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2156($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 13849 -> 
MRM :
Completed addition of Instruction lw$t3,2156($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 13850 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 13851 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526276 = 1716
Core Execution :

Clock Cycle 13852 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 13853 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 13854 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 13855 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 13856 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 13857 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 13858 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 13859 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 13860 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 13861 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 13862 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 13863 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1296 0 on Line 273
Core Execution :

Clock Cycle 13864 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13865 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2024($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2024 0 on Line 277
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13866 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2024 0 on Line 277
Core Execution :

Clock Cycle 13867 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13868 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1508($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1508 688 on Line 306
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13869 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1508 688 on Line 306
Core Execution :

Clock Cycle 13870 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13871 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1828($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1828 4000 on Line 322
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13872 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1828 4000 on Line 322
Core Execution :

Clock Cycle 13873 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13874 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1348($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1348 0 on Line 335
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13875 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1348 0 on Line 335
Core Execution :

Clock Cycle 13876 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13877 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1492($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1492 $t1 on Line 336
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13878 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1492 $t1 on Line 336
Core Execution :

Clock Cycle 13879 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13880 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1964($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1964 $t3 on Line 337
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13881 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1964 $t3 on Line 337
Core Execution :
File Number 4 : addi$t3,$t1,2216
File Number 4 : $t3 = 2216

Clock Cycle 13882 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1464($zero) on Line 340

Clock Cycle 13883 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1468($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1468 0 on Line 338
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : addi$t1,$t3,3988
File Number 4 : $t1 = 6204

Clock Cycle 13884 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1464($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1468 0 on Line 338
Core Execution :

Clock Cycle 13885 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13886 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13887 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13888 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3300($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3300 $t0 on Line 381
Row 769 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13889 -> 
MRM :
Completed addition of Instruction lw$t4,1464($zero) of Core 4
Removed instruction lw$t4,3308($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3212($zero) on Line 342

Clock Cycle 13890 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3212($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13891 -> 
MRM :
Completed addition of Instruction sw$t0,3212($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3988($zero) on Line 343

Clock Cycle 13892 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3988($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13893 -> 
MRM :
Completed addition of Instruction lw$t1,3988($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2524($zero) on Line 344

Clock Cycle 13894 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2524($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13895 -> 
MRM :
Completed addition of Instruction sw$t3,2524($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2188($zero) on Line 345

Clock Cycle 13896 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2188($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13897 -> 
MRM :
Completed addition of Instruction sw$t0,2188($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 787940 = 688
Memory at 788260 = 4000
Memory at 788456 = 0
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3168($zero) on Line 346

Clock Cycle 13898 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3168($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13899 -> 
MRM :
Completed addition of Instruction lw$t2,3168($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13900 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13901 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13902 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13903 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13904 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13905 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13906 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13907 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13908 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13909 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3300 $t0 on Line 381
Core Execution :
File Number 3 : addi$t2,$t0,2692
File Number 3 : $t2 = 2692

Clock Cycle 13910 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1076($zero) on Line 384

Clock Cycle 13911 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13912 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13913 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13914 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13915 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3432($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3432 0 on Line 330
Row 515 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13916 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1076($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13917 -> 
MRM :
Completed addition of Instruction lw$t3,1076($zero) of Core 3
Removed instruction lw$t3,2156($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3768($zero) on Line 385

Clock Cycle 13918 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3768($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13919 -> 
MRM :
Completed addition of Instruction sw$t0,3768($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 13920 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13921 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 13922 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 13923 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 13924 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13925 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 13926 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3432 0 on Line 330
Core Execution :

Clock Cycle 13927 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13928 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3212($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3212 3800 on Line 342
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13929 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3212 3800 on Line 342
Core Execution :

Clock Cycle 13930 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13931 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3988($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3988 $t1 on Line 343
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13932 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3988 $t1 on Line 343
Core Execution :

Clock Cycle 13933 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13934 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3168($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3168 $t2 on Line 346
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 13935 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3168 $t2 on Line 346
Core Execution :

Clock Cycle 13936 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13937 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13938 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1076($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1076 $t3 on Line 384
Row 771 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 13939 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 13940 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 13941 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 13942 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 13943 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 13944 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 13945 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 13946 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 13947 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789644 = 3800
Core Execution :

Clock Cycle 13948 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 13949 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 13950 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 13951 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 13952 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 13953 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 13954 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 13955 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 13956 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 13957 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 13958 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 13959 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1076 $t3 on Line 384
Core Execution :
File Number 3 : addi$t3,$t0,1524
File Number 3 : $t3 = 1524

Clock Cycle 13960 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t4,120
File Number 3 : $t0 = 4092

Clock Cycle 13961 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3652($zero) on Line 388

Clock Cycle 13962 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13963 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13964 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1464($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1464 $t4 on Line 340
Row 513 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 13965 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3652($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 13966 -> 
MRM :
Completed addition of Instruction sw$t3,3652($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1556($zero) on Line 389

Clock Cycle 13967 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1556($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 13968 -> 
MRM :
Completed addition of Instruction sw$t0,1556($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3696($zero) on Line 390

Clock Cycle 13969 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3696($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 13970 -> 
MRM :
Completed addition of Instruction lw$t2,3696($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2844($zero) on Line 391

Clock Cycle 13971 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2844($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t4,$t1,1040
File Number 3 : $t4 = 1040

Clock Cycle 13972 -> 
MRM :
Completed addition of Instruction sw$t0,2844($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 13973 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 13974 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 13975 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1464 $t4 on Line 340
Core Execution :
File Number 4 : addi$t1,$t4,880
File Number 4 : $t1 = 880

Clock Cycle 13976 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1304($zero) on Line 348

Clock Cycle 13977 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13978 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13979 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 13980 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3768($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3768 0 on Line 385
Row 769 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 13981 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1304($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 13982 -> 
MRM :
Completed addition of Instruction sw$t4,1304($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,40($zero) on Line 349

Clock Cycle 13983 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,40($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 13984 -> 
MRM :
Completed addition of Instruction sw$t4,40($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3704($zero) on Line 350

Clock Cycle 13985 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 13986 -> 
MRM :
Completed addition of Instruction lw$t2,3704($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3380($zero) on Line 351

Clock Cycle 13987 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3380($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 13988 -> 
MRM :
Completed addition of Instruction lw$t3,3380($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2928($zero) on Line 352

Clock Cycle 13989 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2928($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 13990 -> 
MRM :
Completed addition of Instruction lw$t2,2928($zero) of Core 4
Removed instruction lw$t2,3704($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2776($zero) on Line 353

Clock Cycle 13991 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2776($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3768 0 on Line 385
Core Execution :

Clock Cycle 13992 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13993 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3652($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3652 1524 on Line 388
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13994 -> 
MRM :
Completed addition of Instruction lw$t0,2776($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3652 1524 on Line 388
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2996($zero) on Line 354

Clock Cycle 13995 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13996 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3696($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3696 $t2 on Line 390
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 13997 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3696 $t2 on Line 390
Core Execution :

Clock Cycle 13998 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 13999 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14000 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14001 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14002 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14003 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14004 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2524($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2524 2216 on Line 344
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14005 -> 
MRM :
Completed addition of Instruction lw$t3,2996($zero) of Core 4
Removed instruction lw$t3,3380($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,232($zero) on Line 393

Clock Cycle 14006 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,232($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 14007 -> 
MRM :
Completed addition of Instruction sw$t2,232($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3412($zero) on Line 394

Clock Cycle 14008 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3412($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : addi$t0,$t3,3796
File Number 3 : $t0 = 5320

Clock Cycle 14009 -> 
MRM :
Completed addition of Instruction sw$t1,3412($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,728($zero) on Line 396

Clock Cycle 14010 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,728($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 14011 -> 
MRM :
Completed addition of Instruction lw$t3,728($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14012 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 14013 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527940 = 1524
Core Execution :

Clock Cycle 14014 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 14015 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14016 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14017 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14018 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14019 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14020 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14021 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14022 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14023 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14024 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14025 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2524 2216 on Line 344
Core Execution :

Clock Cycle 14026 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14027 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2188($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2188 3800 on Line 345
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14028 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2188 3800 on Line 345
Core Execution :

Clock Cycle 14029 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14030 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2928($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2928 $t2 on Line 352
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14031 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2928 $t2 on Line 352
Core Execution :

Clock Cycle 14032 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14033 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2776($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2776 $t0 on Line 353
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14034 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2776 $t0 on Line 353
Core Execution :
File Number 4 : addi$t0,$t4,732
File Number 4 : $t0 = 732

Clock Cycle 14035 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1580($zero) on Line 356

Clock Cycle 14036 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2996($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2996 $t3 on Line 354
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14037 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1580($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2996 $t3 on Line 354
Core Execution :

Clock Cycle 14038 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14039 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,736($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 736 0 on Line 380
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14040 -> 
MRM :
Completed addition of Instruction lw$t2,1580($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,428($zero) on Line 357

Clock Cycle 14041 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,428($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : addi$t4,$t0,3428
File Number 4 : $t4 = 4160

Clock Cycle 14042 -> 
MRM :
Completed addition of Instruction sw$t3,428($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t4,$t4,1840
File Number 4 : $t4 = 6000

Clock Cycle 14043 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2564($zero) on Line 360

Clock Cycle 14044 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2564($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14045 -> 
MRM :
Completed addition of Instruction lw$t0,2564($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,264($zero) on Line 361

Clock Cycle 14046 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,264($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14047 -> 
MRM :
Completed addition of Instruction lw$t3,264($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14048 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788620 = 3800
Memory at 788956 = 2216
Core Execution :

Clock Cycle 14049 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14050 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14051 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14052 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14053 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14054 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14055 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14056 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14057 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14058 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14059 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14060 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 736 0 on Line 380
Core Execution :

Clock Cycle 14061 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14062 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,232($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 232 0 on Line 393
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14063 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 232 0 on Line 393
Core Execution :

Clock Cycle 14064 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14065 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,728($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 728 $t3 on Line 396
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14066 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 728 $t3 on Line 396
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3556($zero) on Line 397

Clock Cycle 14067 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t3,896
File Number 3 : $t2 = 896

Clock Cycle 14068 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t0,2780
File Number 3 : $t2 = 8100

Clock Cycle 14069 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t4,2996
File Number 3 : $t0 = 4036

Clock Cycle 14070 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14071 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14072 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14073 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2564($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2564 $t0 on Line 360
Row 512 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14074 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3556($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14075 -> 
MRM :
Completed addition of Instruction sw$t3,3556($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3744($zero) on Line 401

Clock Cycle 14076 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3744($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 14077 -> 
MRM :
Completed addition of Instruction lw$t2,3744($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1168($zero) on Line 402

Clock Cycle 14078 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1168($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 14079 -> 
MRM :
Completed addition of Instruction lw$t4,1168($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3268($zero) on Line 403

Clock Cycle 14080 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3268($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14081 -> 
MRM :
Completed addition of Instruction lw$t4,3268($zero) of Core 3
Removed instruction lw$t4,1168($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3460($zero) on Line 404

Clock Cycle 14082 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3460($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 14083 -> 
MRM :
Completed addition of Instruction sw$t3,3460($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3880($zero) on Line 405

Clock Cycle 14084 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3880($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14085 -> 
MRM :
Completed addition of Instruction sw$t3,3880($zero) of Core 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3648($zero) on Line 406

Clock Cycle 14086 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3648($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14087 -> 
MRM :
Completed addition of Instruction sw$t3,3648($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,376($zero) on Line 407

Clock Cycle 14088 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,376($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14089 -> 
MRM :
Completed addition of Instruction lw$t3,376($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14090 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14091 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14092 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14093 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14094 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2564 $t0 on Line 360
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,748($zero) on Line 362

Clock Cycle 14095 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t1,1848
File Number 4 : $t0 = 2728

Clock Cycle 14096 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,376($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 376 $t3 on Line 407
Row 770 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :
File Number 4 : addi$t1,$t0,3188
File Number 4 : $t1 = 5916

Clock Cycle 14097 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,748($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 14098 -> 
MRM :
Completed addition of Instruction sw$t0,748($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,864($zero) on Line 365

Clock Cycle 14099 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,864($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 14100 -> 
MRM :
Completed addition of Instruction sw$t4,864($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 14101 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 14102 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 14103 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 14104 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 14105 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 14106 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 14107 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 376 $t3 on Line 407
Core Execution :

Clock Cycle 14108 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14109 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14110 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14111 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3412($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3412 0 on Line 394
Row 512 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 14112 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 14113 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 14114 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 14115 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 14116 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 14117 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 14118 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 14119 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 14120 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 14121 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 14122 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3412 0 on Line 394
Core Execution :

Clock Cycle 14123 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14124 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3556 0 on Line 397
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14125 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3556 0 on Line 397
Core Execution :

Clock Cycle 14126 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14127 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3744($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3744 $t2 on Line 401
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14128 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3744 $t2 on Line 401
Core Execution :
File Number 3 : addi$t3,$t2,2384
File Number 3 : $t3 = 2384

Clock Cycle 14129 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1172($zero) on Line 409

Clock Cycle 14130 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3268($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3268 $t4 on Line 403
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t3,$t2,756
File Number 3 : $t3 = 756

Clock Cycle 14131 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1172($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3268 $t4 on Line 403
Core Execution :
File Number 3 : addi$t0,$t1,1084
File Number 3 : $t0 = 1084

Clock Cycle 14132 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,2924
File Number 3 : $t0 = 2924

Clock Cycle 14133 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3460($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3460 0 on Line 404
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t2,$t1,964
File Number 3 : $t2 = 964

Clock Cycle 14134 -> 
MRM :
Completed addition of Instruction lw$t4,1172($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3460 0 on Line 404
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,748($zero) on Line 414

Clock Cycle 14135 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14136 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3880($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3880 0 on Line 405
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14137 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,748($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3880 0 on Line 405
Core Execution :

Clock Cycle 14138 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14139 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3648($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3648 0 on Line 406
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14140 -> 
MRM :
Completed addition of Instruction lw$t3,748($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3648 0 on Line 406
Core Execution :

Clock Cycle 14141 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14142 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14143 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1556 4092 on Line 389
Row 515 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14144 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14145 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14146 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14147 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14148 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14149 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14150 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14151 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14152 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 14153 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14154 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14155 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14156 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14157 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14158 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14159 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14160 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14161 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14162 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14163 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14164 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1556 4092 on Line 389
Core Execution :

Clock Cycle 14165 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14166 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1172($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1172 $t4 on Line 409
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14167 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1172 $t4 on Line 409
Core Execution :
File Number 3 : addi$t4,$t4,1300
File Number 3 : $t4 = 1300

Clock Cycle 14168 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2480($zero) on Line 416

Clock Cycle 14169 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14170 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14171 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14172 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1304($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1304 0 on Line 348
Row 513 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14173 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2480($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14174 -> 
MRM :
Completed addition of Instruction lw$t4,2480($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2708($zero) on Line 417

Clock Cycle 14175 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2708($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 14176 -> 
MRM :
Completed addition of Instruction sw$t1,2708($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 14177 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 14178 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 14179 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14180 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 14181 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525844 = 4092
Core Execution :

Clock Cycle 14182 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 14183 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14184 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14185 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14186 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14187 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14188 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14189 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14190 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14191 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14192 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14193 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1304 0 on Line 348
Core Execution :

Clock Cycle 14194 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14195 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1580($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1580 $t2 on Line 356
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14196 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1580 $t2 on Line 356
Core Execution :
File Number 4 : addi$t2,$t0,588
File Number 4 : $t2 = 3316

Clock Cycle 14197 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1540($zero) on Line 367

Clock Cycle 14198 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,748($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 748 $t3 on Line 414
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14199 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1540($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14200 -> 
MRM :
Completed addition of Instruction lw$t0,1540($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14201 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14202 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14203 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14204 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14205 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14206 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14207 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 14208 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14209 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14210 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14211 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14212 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14213 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14214 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14215 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14216 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14217 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14218 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14219 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 748 $t3 on Line 414
Core Execution :
File Number 3 : addi$t2,$t3,572
File Number 3 : $t2 = 572

Clock Cycle 14220 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1716($zero) on Line 419

Clock Cycle 14221 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14222 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14223 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1540($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1540 $t0 on Line 367
Row 512 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 14224 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1716($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 14225 -> 
MRM :
Completed addition of Instruction sw$t1,1716($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2948($zero) on Line 420

Clock Cycle 14226 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2948($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 14227 -> 
MRM :
Completed addition of Instruction sw$t3,2948($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 14228 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 14229 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 14230 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 14231 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 14232 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 14233 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 14234 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1540 $t0 on Line 367
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3052($zero) on Line 368

Clock Cycle 14235 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14236 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14237 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2864($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2864 1512 on Line 362
Row 769 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 14238 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3052($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 14239 -> 
MRM :
Completed addition of Instruction sw$t0,3052($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 14240 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 14241 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 14242 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 14243 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 14244 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 14245 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 14246 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 14247 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 14248 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2864 1512 on Line 362
Core Execution :

Clock Cycle 14249 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14250 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2928($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2928 0 on Line 378
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14251 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2928 0 on Line 378
Core Execution :

Clock Cycle 14252 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14253 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2844($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2844 4092 on Line 391
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14254 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2844 4092 on Line 391
Core Execution :

Clock Cycle 14255 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14256 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2480($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2480 $t4 on Line 416
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14257 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2480 $t4 on Line 416
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1692($zero) on Line 421

Clock Cycle 14258 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t0,3080
File Number 3 : $t1 = 6004

Clock Cycle 14259 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2708($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2708 0 on Line 417
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14260 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1692($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2708 0 on Line 417
Core Execution :

Clock Cycle 14261 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14262 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2948($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2948 0 on Line 420
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14263 -> 
MRM :
Completed addition of Instruction sw$t4,1692($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2948 0 on Line 420
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,876($zero) on Line 423

Clock Cycle 14264 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t2,3392
File Number 3 : $t2 = 3964

Clock Cycle 14265 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14266 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,40($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 40 0 on Line 349
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14267 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,876($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14268 -> 
MRM :
Completed addition of Instruction sw$t3,876($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2732($zero) on Line 425

Clock Cycle 14269 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2732($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t0,$t0,1232
File Number 3 : $t0 = 4156

Clock Cycle 14270 -> 
MRM :
Completed addition of Instruction sw$t1,2732($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : addi$t1,$t3,3652
File Number 3 : $t1 = 3652

Clock Cycle 14271 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,440($zero) on Line 428

Clock Cycle 14272 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,440($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : addi$t3,$t2,3628
File Number 3 : $t3 = 7592

Clock Cycle 14273 -> 
MRM :
Completed addition of Instruction sw$t0,440($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,544($zero) on Line 430

Clock Cycle 14274 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,544($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : addi$t1,$t2,1932
File Number 3 : $t1 = 5896

Clock Cycle 14275 -> 
MRM :
Completed addition of Instruction lw$t0,544($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 527132 = 4092
Memory at 527152 = 1512
Core Execution :

Clock Cycle 14276 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 14277 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14278 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14279 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14280 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14281 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14282 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14283 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14284 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14285 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14286 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14287 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 40 0 on Line 349
Core Execution :

Clock Cycle 14288 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14289 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,428($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 428 0 on Line 357
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14290 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 428 0 on Line 357
Core Execution :

Clock Cycle 14291 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14292 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,264($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 264 $t3 on Line 361
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14293 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 264 $t3 on Line 361
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3872($zero) on Line 369

Clock Cycle 14294 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14295 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,748($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 748 0 on Line 362
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14296 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3872($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 748 0 on Line 362
Core Execution :

Clock Cycle 14297 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14298 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,864($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 864 6000 on Line 365
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14299 -> 
MRM :
Completed addition of Instruction sw$t3,3872($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 864 6000 on Line 365
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2920($zero) on Line 370

Clock Cycle 14300 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14301 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,876($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 876 0 on Line 423
Row 768 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14302 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2920($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14303 -> 
MRM :
Completed addition of Instruction lw$t1,2920($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1816($zero) on Line 371

Clock Cycle 14304 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1816($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t3,$t0,2396
File Number 4 : $t3 = 2396

Clock Cycle 14305 -> 
MRM :
Completed addition of Instruction lw$t1,1816($zero) of Core 4
Removed instruction lw$t1,2920($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2296($zero) on Line 373

Clock Cycle 14306 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2296($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14307 -> 
MRM :
Completed addition of Instruction lw$t1,2296($zero) of Core 4
Removed instruction lw$t1,1816($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2764($zero) on Line 374

Clock Cycle 14308 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2764($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : addi$t2,$t0,2408
File Number 4 : $t2 = 2408

Clock Cycle 14309 -> 
MRM :
Completed addition of Instruction lw$t1,2764($zero) of Core 4
Removed instruction lw$t1,2296($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : addi$t2,$t2,3500
File Number 4 : $t2 = 5908

Clock Cycle 14310 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787296 = 6000
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1724($zero) on Line 377

Clock Cycle 14311 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1724($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14312 -> 
MRM :
Completed addition of Instruction sw$t3,1724($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2960($zero) on Line 378

Clock Cycle 14313 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2960($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14314 -> 
MRM :
Completed addition of Instruction lw$t3,2960($zero) of Core 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14315 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14316 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14317 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14318 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14319 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14320 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14321 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14322 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 876 0 on Line 423
Core Execution :

Clock Cycle 14323 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14324 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,440($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 440 4156 on Line 428
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14325 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 440 4156 on Line 428
Core Execution :

Clock Cycle 14326 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14327 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,544($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 544 $t0 on Line 430
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14328 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 544 $t0 on Line 430
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1336($zero) on Line 432

Clock Cycle 14329 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14330 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14331 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14332 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14333 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3052($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3052 0 on Line 368
Row 512 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14334 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1336($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14335 -> 
MRM :
Completed addition of Instruction sw$t0,1336($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1544($zero) on Line 433

Clock Cycle 14336 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1544($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 14337 -> 
MRM :
Completed addition of Instruction lw$t4,1544($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2348($zero) on Line 434

Clock Cycle 14338 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2348($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 14339 -> 
MRM :
Completed addition of Instruction lw$t4,2348($zero) of Core 3
Removed instruction lw$t4,1544($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,908($zero) on Line 435

Clock Cycle 14340 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,908($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14341 -> 
MRM :
Completed addition of Instruction lw$t4,908($zero) of Core 3
Removed instruction lw$t4,2348($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,692($zero) on Line 436

Clock Cycle 14342 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,692($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 524728 = 4156
Core Execution :

Clock Cycle 14343 -> 
MRM :
Completed addition of Instruction lw$t4,692($zero) of Core 3
Removed instruction lw$t4,908($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2176($zero) on Line 437

Clock Cycle 14344 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2176($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14345 -> 
MRM :
Completed addition of Instruction lw$t1,2176($zero) of Core 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,940($zero) on Line 438

Clock Cycle 14346 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,940($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14347 -> 
MRM :
Completed addition of Instruction lw$t2,940($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14348 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14349 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14350 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14351 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14352 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14353 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14354 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3052 0 on Line 368
Core Execution :

Clock Cycle 14355 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14356 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2764($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2764 $t1 on Line 374
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14357 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2764 $t1 on Line 374
Core Execution :
File Number 4 : addi$t2,$t1,212
File Number 4 : $t2 = 212

Clock Cycle 14358 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t2,3532
File Number 4 : $t4 = 3744

Clock Cycle 14359 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2960($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2960 $t3 on Line 378
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : addi$t1,$t1,432
File Number 4 : $t1 = 432

Clock Cycle 14360 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2960 $t3 on Line 378
Core Execution :
File Number 4 : addi$t0,$t3,4
File Number 4 : $t0 = 4

Clock Cycle 14361 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,644($zero) on Line 383

Clock Cycle 14362 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14363 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14364 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2732($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2732 6004 on Line 425
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14365 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,644($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14366 -> 
MRM :
Completed addition of Instruction lw$t4,644($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14367 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14368 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14369 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14370 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14371 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14372 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14373 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 14374 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14375 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14376 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14377 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14378 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14379 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14380 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14381 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14382 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14383 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14384 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14385 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2732 6004 on Line 425
Core Execution :

Clock Cycle 14386 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14387 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2176($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2176 $t1 on Line 437
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14388 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2176 $t1 on Line 437
Core Execution :
File Number 3 : addi$t1,$t3,1360
File Number 3 : $t1 = 8952

Clock Cycle 14389 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3564($zero) on Line 440

Clock Cycle 14390 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14391 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14392 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,644($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 644 $t4 on Line 383
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14393 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3564($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14394 -> 
MRM :
Completed addition of Instruction lw$t0,3564($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2816($zero) on Line 441

Clock Cycle 14395 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2816($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 14396 -> 
MRM :
Completed addition of Instruction lw$t2,2816($zero) of Core 3
Removed instruction lw$t2,940($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 14397 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 14398 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 14399 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14400 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 14401 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527020 = 6004
Core Execution :

Clock Cycle 14402 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 14403 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14404 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14405 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14406 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14407 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14408 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14409 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14410 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14411 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14412 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14413 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 644 $t4 on Line 383
Core Execution :
File Number 4 : addi$t4,$t0,2228
File Number 4 : $t4 = 2232

Clock Cycle 14414 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t3,2644
File Number 4 : $t3 = 2644

Clock Cycle 14415 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,692($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 692 $t4 on Line 436
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,416($zero) on Line 386

Clock Cycle 14416 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,416($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : addi$t4,$t1,2356
File Number 4 : $t4 = 2788

Clock Cycle 14417 -> 
MRM :
Completed addition of Instruction lw$t0,416($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2584($zero) on Line 388

Clock Cycle 14418 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2584($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 14419 -> 
MRM :
Completed addition of Instruction lw$t0,2584($zero) of Core 4
Removed instruction lw$t0,416($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2268($zero) on Line 389

Clock Cycle 14420 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2268($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 14421 -> 
MRM :
Completed addition of Instruction sw$t3,2268($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1424($zero) on Line 390

Clock Cycle 14422 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1424($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 4 : addi$t1,$t4,2220
File Number 4 : $t1 = 5008

Clock Cycle 14423 -> 
MRM :
Completed addition of Instruction sw$t3,1424($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3172($zero) on Line 392

Clock Cycle 14424 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3172($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 14425 -> 
MRM :
Completed addition of Instruction lw$t4,3172($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,824($zero) on Line 393

Clock Cycle 14426 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,824($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t4 = 3172
File Number 3 : Finished Instruction lw 692 $t4 on Line 436
Core Execution :
File Number 3 : addi$t4,$t1,2052
File Number 3 : $t4 = 11004

Clock Cycle 14427 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14428 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14429 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14430 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14431 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14432 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14433 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14434 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1716 0 on Line 419
Row 512 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 14435 -> 
MRM :
Completed addition of Instruction sw$t2,824($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2924($zero) on Line 394

Clock Cycle 14436 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2924($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 14437 -> 
MRM :
Completed addition of Instruction sw$t1,2924($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,408($zero) on Line 395

Clock Cycle 14438 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,408($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 14439 -> 
MRM :
Completed addition of Instruction sw$t3,408($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 14440 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 14441 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 14442 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 14443 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 14444 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 14445 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1716 0 on Line 419
Core Execution :

Clock Cycle 14446 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14447 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1692($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1692 0 on Line 421
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14448 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1692 0 on Line 421
Core Execution :

Clock Cycle 14449 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14450 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1336($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1336 0 on Line 432
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14451 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1336 0 on Line 432
Core Execution :

Clock Cycle 14452 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14453 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2816($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2816 $t2 on Line 441
Row 513 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14454 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14455 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14456 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14457 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14458 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14459 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14460 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14461 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14462 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525624 = 0
Core Execution :

Clock Cycle 14463 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14464 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14465 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14466 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14467 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14468 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14469 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14470 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14471 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14472 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14473 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14474 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2816 $t2 on Line 441
Core Execution :
File Number 3 : addi$t4,$t2,3816
File Number 3 : $t4 = 3816

Clock Cycle 14475 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14476 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14477 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14478 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14479 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14480 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3872($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3872 0 on Line 369
Row 514 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 14481 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 14482 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 14483 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 14484 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 14485 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 14486 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 14487 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 14488 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 14489 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 14490 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 14491 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3872 0 on Line 369
Core Execution :

Clock Cycle 14492 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14493 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3172($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3172 $t4 on Line 392
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14494 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3172 $t4 on Line 392
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1736($zero) on Line 396

Clock Cycle 14495 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14496 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3564($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3564 $t0 on Line 440
Row 771 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14497 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1736($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14498 -> 
MRM :
Completed addition of Instruction sw$t4,1736($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3044($zero) on Line 397

Clock Cycle 14499 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3044($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t4,$t4,1924
File Number 4 : $t4 = 1924

Clock Cycle 14500 -> 
MRM :
Completed addition of Instruction sw$t4,3044($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14501 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14502 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14503 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14504 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14505 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 14506 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14507 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14508 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14509 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14510 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14511 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14512 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14513 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14514 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14515 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14516 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14517 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3564 $t0 on Line 440
Core Execution :
File Number 3 : addi$t2,$t0,1908
File Number 3 : $t2 = 1908

Clock Cycle 14518 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t0,3544
File Number 3 : $t0 = 3544

Clock Cycle 14519 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1408($zero) on Line 446

Clock Cycle 14520 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t2,1112
File Number 3 : $t2 = 3020

Clock Cycle 14521 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2584($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2584 $t0 on Line 388
Row 515 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 14522 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1408($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 14523 -> 
MRM :
Completed addition of Instruction sw$t3,1408($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3120($zero) on Line 448

Clock Cycle 14524 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3120($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t1,$t0,1540
File Number 3 : $t1 = 5084

Clock Cycle 14525 -> 
MRM :
Completed addition of Instruction sw$t1,3120($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : addi$t3,$t4,96
File Number 3 : $t3 = 3912

Clock Cycle 14526 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2556($zero) on Line 451

Clock Cycle 14527 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2556($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : addi$t4,$t4,3072
File Number 3 : $t4 = 6888

Clock Cycle 14528 -> 
MRM :
Completed addition of Instruction sw$t1,2556($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t4,$t3,3256
File Number 3 : $t4 = 7168

Clock Cycle 14529 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1300($zero) on Line 454

Clock Cycle 14530 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1300($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :
File Number 3 : addi$t3,$t4,2360
File Number 3 : $t3 = 9528

Clock Cycle 14531 -> 
MRM :
Completed addition of Instruction sw$t2,1300($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,328($zero) on Line 456

Clock Cycle 14532 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,328($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2584 $t0 on Line 388
Core Execution :

Clock Cycle 14533 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14534 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2268($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2268 2644 on Line 389
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14535 -> 
MRM :
Completed addition of Instruction lw$t0,328($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2268 2644 on Line 389
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,88($zero) on Line 457

Clock Cycle 14536 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14537 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2924($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2924 5008 on Line 394
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14538 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,88($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2924 5008 on Line 394
Core Execution :

Clock Cycle 14539 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14540 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3044($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3044 0 on Line 397
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14541 -> 
MRM :
Completed addition of Instruction lw$t4,88($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3044 0 on Line 397
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,124($zero) on Line 458

Clock Cycle 14542 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,2864
File Number 3 : $t1 = 12392

Clock Cycle 14543 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14544 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14545 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14546 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14547 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14548 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14549 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,328($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 328 $t0 on Line 456
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14550 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,124($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14551 -> 
MRM :
Completed addition of Instruction lw$t2,124($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2612($zero) on Line 460

Clock Cycle 14552 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2612($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14553 -> 
MRM :
Completed addition of Instruction sw$t3,2612($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1500($zero) on Line 399

Clock Cycle 14554 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1500($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t3,$t4,1588
File Number 4 : $t3 = 3512

Clock Cycle 14555 -> 
MRM :
Completed addition of Instruction sw$t0,1500($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t0,$t1,1296
File Number 4 : $t0 = 6304

Clock Cycle 14556 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3084($zero) on Line 402

Clock Cycle 14557 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3084($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : addi$t4,$t4,172
File Number 4 : $t4 = 2096

Clock Cycle 14558 -> 
MRM :
Completed addition of Instruction sw$t2,3084($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 788700 = 2644
Memory at 789356 = 5008
Core Execution :
File Number 4 : addi$t1,$t4,2516
File Number 4 : $t1 = 4612

Clock Cycle 14559 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : addi$t2,$t4,464
File Number 4 : $t2 = 2560

Clock Cycle 14560 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : addi$t2,$t0,1748
File Number 4 : $t2 = 8052

Clock Cycle 14561 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1972($zero) on Line 407

Clock Cycle 14562 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1972($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14563 -> 
MRM :
Completed addition of Instruction lw$t3,1972($zero) of Core 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14564 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14565 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14566 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14567 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14568 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14569 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14570 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 328 $t0 on Line 456
Core Execution :

Clock Cycle 14571 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14572 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,88($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 88 $t4 on Line 457
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14573 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 88 $t4 on Line 457
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,200($zero) on Line 461

Clock Cycle 14574 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,124($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 124 $t2 on Line 458
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14576 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,200($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 124 $t2 on Line 458
Core Execution :

Clock Cycle 14577 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14578 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14579 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14580 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14581 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14582 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1724($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1724 2396 on Line 377
Row 512 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 14583 -> 
MRM :
Completed addition of Instruction sw$t4,200($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,392($zero) on Line 462

Clock Cycle 14584 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,392($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : addi$t1,$t0,2416
File Number 3 : $t1 = 2416

Clock Cycle 14585 -> 
MRM :
Completed addition of Instruction sw$t0,392($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1912($zero) on Line 464

Clock Cycle 14586 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1912($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 14587 -> 
MRM :
Completed addition of Instruction lw$t1,1912($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1484($zero) on Line 465

Clock Cycle 14588 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1484($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 14589 -> 
MRM :
Completed addition of Instruction sw$t4,1484($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3372($zero) on Line 466

Clock Cycle 14590 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3372($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 14591 -> 
MRM :
Completed addition of Instruction sw$t2,3372($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1896($zero) on Line 467

Clock Cycle 14592 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1896($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 14593 -> 
MRM :
Completed addition of Instruction lw$t0,1896($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1724 2396 on Line 377
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1628($zero) on Line 468

Clock Cycle 14594 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14595 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1424($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1424 2644 on Line 390
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14596 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1628($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1424 2644 on Line 390
Core Execution :

Clock Cycle 14597 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14598 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1736($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1736 0 on Line 396
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14599 -> 
MRM :
1/2 completed for adding Instruction lw$t1,1628($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1736 0 on Line 396
Core Execution :

Clock Cycle 14600 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14601 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1500($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1500 0 on Line 399
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14602 -> 
MRM :
Completed addition of Instruction lw$t1,1628($zero) of Core 3
Removed instruction lw$t1,1912($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1500 0 on Line 399
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1700($zero) on Line 469

Clock Cycle 14603 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14604 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1972($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1972 $t3 on Line 407
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14605 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1700($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1972 $t3 on Line 407
Core Execution :

Clock Cycle 14606 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14607 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14608 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14609 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14610 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14611 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14612 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14613 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,200($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 200 0 on Line 461
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14614 -> 
MRM :
Completed addition of Instruction lw$t3,1700($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2228($zero) on Line 408

Clock Cycle 14615 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2228($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14616 -> 
MRM :
Completed addition of Instruction sw$t3,2228($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3124($zero) on Line 409

Clock Cycle 14617 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3124($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14618 -> 
MRM :
Completed addition of Instruction lw$t3,3124($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2348($zero) on Line 410

Clock Cycle 14619 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2348($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14620 -> 
MRM :
Completed addition of Instruction lw$t4,2348($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14621 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14622 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787856 = 2644
Memory at 788156 = 2396
Core Execution :

Clock Cycle 14623 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14624 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14625 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14626 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14627 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14628 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14629 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14630 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14631 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14632 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14633 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14634 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 200 0 on Line 461
Core Execution :

Clock Cycle 14635 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14636 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,392($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 392 0 on Line 462
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14637 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 392 0 on Line 462
Core Execution :

Clock Cycle 14638 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14639 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1408($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1408 7592 on Line 446
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14640 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14641 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14642 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14643 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14644 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14645 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14646 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14647 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14648 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 14649 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14650 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14651 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14652 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14653 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14654 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14655 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14656 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14657 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14658 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14659 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14660 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1408 7592 on Line 446
Core Execution :

Clock Cycle 14661 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14662 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1300($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1300 3020 on Line 454
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14663 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1300 3020 on Line 454
Core Execution :

Clock Cycle 14664 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14665 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1484($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1484 0 on Line 465
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14666 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1484 0 on Line 465
Core Execution :

Clock Cycle 14667 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14668 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1896($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1896 $t0 on Line 467
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14669 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1896 $t0 on Line 467
Core Execution :

Clock Cycle 14670 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14671 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1628($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1628 $t1 on Line 468
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14672 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1628 $t1 on Line 468
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1200($zero) on Line 470

Clock Cycle 14673 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14674 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1700($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1700 $t3 on Line 469
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14675 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1200($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1700 $t3 on Line 469
Core Execution :

Clock Cycle 14676 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14677 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14678 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14679 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14680 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14681 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3084($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3084 212 on Line 402
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14682 -> 
MRM :
Completed addition of Instruction sw$t1,1200($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,828($zero) on Line 471

Clock Cycle 14683 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,828($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 14684 -> 
MRM :
Completed addition of Instruction sw$t1,828($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1872($zero) on Line 472

Clock Cycle 14685 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1872($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 14686 -> 
MRM :
Completed addition of Instruction sw$t3,1872($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2264($zero) on Line 473

Clock Cycle 14687 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2264($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 14688 -> 
MRM :
Completed addition of Instruction lw$t0,2264($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3164($zero) on Line 474

Clock Cycle 14689 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3164($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : addi$t4,$t4,2560
File Number 3 : $t4 = 2560

Clock Cycle 14690 -> 
MRM :
Completed addition of Instruction sw$t2,3164($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 525588 = 3020
Memory at 525696 = 7592
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,0($zero) on Line 476

Clock Cycle 14691 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,0($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : addi$t1,$t4,2700
File Number 3 : $t1 = 5260

Clock Cycle 14692 -> 
MRM :
Completed addition of Instruction sw$t2,0($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 3 : addi$t1,$t4,2820
File Number 3 : $t1 = 5380

Clock Cycle 14693 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : addi$t1,$t1,1792
File Number 3 : $t1 = 7172

Clock Cycle 14694 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 3 : addi$t4,$t3,1444
File Number 3 : $t4 = 1444

Clock Cycle 14695 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2124($zero) on Line 481

Clock Cycle 14696 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2124($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14697 -> 
MRM :
Completed addition of Instruction lw$t3,2124($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14698 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14699 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14700 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14701 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14702 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3084 212 on Line 402
Core Execution :

Clock Cycle 14703 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14704 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3124($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3124 $t3 on Line 409
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14705 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3124 $t3 on Line 409
Core Execution :

Clock Cycle 14706 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14707 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14708 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14709 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2556 5084 on Line 451
Row 771 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14710 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14711 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14712 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14713 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14714 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14715 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14716 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14717 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14718 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789516 = 212
Core Execution :

Clock Cycle 14719 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14720 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14721 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14722 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14723 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14724 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14725 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14726 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14727 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14728 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14729 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14730 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2556 5084 on Line 451
Core Execution :

Clock Cycle 14731 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14732 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2612($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2612 9528 on Line 460
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14733 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2612 9528 on Line 460
Core Execution :

Clock Cycle 14734 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14735 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2264($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2264 $t0 on Line 473
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14736 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2264 $t0 on Line 473
Core Execution :

Clock Cycle 14737 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14738 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2124($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2124 $t3 on Line 481
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14739 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2124 $t3 on Line 481
Core Execution :
File Number 3 : addi$t3,$t3,3436
File Number 3 : $t3 = 3436

Clock Cycle 14740 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t3,3240
File Number 3 : $t0 = 6676

Clock Cycle 14741 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2012($zero) on Line 484

Clock Cycle 14742 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t1,156
File Number 3 : $t4 = 7328

Clock Cycle 14743 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14744 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14745 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2228($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2228 0 on Line 408
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14746 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2012($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14747 -> 
MRM :
Completed addition of Instruction sw$t0,2012($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,552($zero) on Line 486

Clock Cycle 14748 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,552($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t4,$t3,2824
File Number 3 : $t4 = 6260

Clock Cycle 14749 -> 
MRM :
Completed addition of Instruction sw$t2,552($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1928($zero) on Line 488

Clock Cycle 14750 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1928($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : addi$t2,$t0,768
File Number 3 : $t2 = 7444

Clock Cycle 14751 -> 
MRM :
Completed addition of Instruction sw$t3,1928($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2612($zero) on Line 490

Clock Cycle 14752 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2612($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14753 -> 
MRM :
Completed addition of Instruction lw$t1,2612($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1440($zero) on Line 491

Clock Cycle 14754 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1440($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 526844 = 5084
Memory at 526900 = 9528
Core Execution :

Clock Cycle 14755 -> 
MRM :
Completed addition of Instruction lw$t2,1440($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,236($zero) on Line 492

Clock Cycle 14756 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,236($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14757 -> 
MRM :
Completed addition of Instruction lw$t2,236($zero) of Core 3
Removed instruction lw$t2,1440($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14758 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14759 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14760 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14761 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14762 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14763 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14764 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14765 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14766 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2228 0 on Line 408
Core Execution :

Clock Cycle 14767 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14768 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2348($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2348 $t4 on Line 410
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14769 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2348 $t4 on Line 410
Core Execution :
File Number 4 : addi$t3,$t4,492
File Number 4 : $t3 = 492

Clock Cycle 14770 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,324
File Number 4 : $t0 = 6628

Clock Cycle 14771 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t4,464
File Number 4 : $t1 = 464

Clock Cycle 14772 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3228($zero) on Line 414

Clock Cycle 14773 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2612($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2612 $t1 on Line 490
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14774 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3228($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14775 -> 
MRM :
Completed addition of Instruction sw$t4,3228($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,524($zero) on Line 415

Clock Cycle 14776 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,524($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14777 -> 
MRM :
Completed addition of Instruction lw$t1,524($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3372($zero) on Line 416

Clock Cycle 14778 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3372($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14779 -> 
MRM :
Completed addition of Instruction sw$t4,3372($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,4($zero) on Line 417

Clock Cycle 14780 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,4($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14781 -> 
MRM :
Completed addition of Instruction lw$t3,4($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14782 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 14783 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14784 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14785 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14786 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14787 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14788 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14789 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14790 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14791 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14792 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14793 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14794 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 9528
File Number 3 : Finished Instruction lw 2612 $t1 on Line 490
Core Execution :
File Number 3 : addi$t1,$t0,3844
File Number 3 : $t1 = 10520

Clock Cycle 14795 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,644($zero) on Line 494

Clock Cycle 14796 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t1,2952
File Number 3 : $t3 = 13472

Clock Cycle 14797 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14798 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14799 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,824($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 824 212 on Line 393
Row 514 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 14800 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,644($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 14801 -> 
MRM :
Completed addition of Instruction lw$t0,644($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1072($zero) on Line 496

Clock Cycle 14802 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1072($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 14803 -> 
MRM :
Completed addition of Instruction lw$t4,1072($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 14804 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 14805 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 14806 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 14807 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 14808 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 14809 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 14810 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 824 212 on Line 393
Core Execution :

Clock Cycle 14811 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14812 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,408($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 408 2644 on Line 395
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14813 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 408 2644 on Line 395
Core Execution :

Clock Cycle 14814 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14815 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,524($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 524 $t1 on Line 415
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14816 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 524 $t1 on Line 415
Core Execution :

Clock Cycle 14817 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14818 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,4($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 4 $t3 on Line 417
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14819 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 4 $t3 on Line 417
Core Execution :
File Number 4 : addi$t3,$t1,3548
File Number 4 : $t3 = 3548

Clock Cycle 14820 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1364($zero) on Line 419

Clock Cycle 14821 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t0,1908
File Number 4 : $t2 = 8536

Clock Cycle 14822 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1200($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1200 0 on Line 470
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 4 : addi$t0,$t3,2712
File Number 4 : $t0 = 6260

Clock Cycle 14823 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1364($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14824 -> 
MRM :
Completed addition of Instruction lw$t4,1364($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 14825 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14826 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 14827 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14828 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 14829 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14830 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14831 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786840 = 2644
Memory at 787256 = 212
Core Execution :

Clock Cycle 14832 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14833 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14834 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14835 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14836 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14837 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14838 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14839 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14840 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14841 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14842 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14843 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1200 0 on Line 470
Core Execution :

Clock Cycle 14844 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14845 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1872($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1872 0 on Line 472
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14846 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1872 0 on Line 472
Core Execution :

Clock Cycle 14847 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14848 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2012($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2012 6676 on Line 484
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14849 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2012 6676 on Line 484
Core Execution :

Clock Cycle 14850 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14851 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1928($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1928 3436 on Line 488
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14852 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1928 3436 on Line 488
Core Execution :

Clock Cycle 14853 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14854 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1072($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1072 $t4 on Line 496
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14855 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1072 $t4 on Line 496
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,600($zero) on Line 497

Clock Cycle 14856 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t4,1040
File Number 3 : $t4 = 1040

Clock Cycle 14857 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14858 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14859 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1364($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1364 $t4 on Line 419
Row 513 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14860 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,600($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 14861 -> 
MRM :
Completed addition of Instruction sw$t4,600($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2520($zero) on Line 499

Clock Cycle 14862 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2520($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 14863 -> 
MRM :
Completed addition of Instruction lw$t3,2520($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,264($zero) on Line 500

Clock Cycle 14864 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,264($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 14865 -> 
MRM :
Completed addition of Instruction sw$t4,264($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3848($zero) on Line 501

Clock Cycle 14866 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3848($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14867 -> 
MRM :
Completed addition of Instruction lw$t4,3848($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 14868 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526160 = 0
Memory at 526216 = 3436
Memory at 526300 = 6676
Core Execution :

Clock Cycle 14869 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 14870 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14871 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14872 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14873 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14874 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14875 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14876 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14877 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14878 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14879 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14880 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1364 $t4 on Line 419
Core Execution :
File Number 4 : addi$t4,$t1,468
File Number 4 : $t4 = 468

Clock Cycle 14881 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3728($zero) on Line 423

Clock Cycle 14882 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,828($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 828 0 on Line 471
Row 769 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 14883 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3728($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 14884 -> 
MRM :
Completed addition of Instruction lw$t1,3728($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 14885 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 14886 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 14887 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 14888 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 14889 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 14890 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 14891 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 14892 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 14893 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 828 0 on Line 471
Core Execution :

Clock Cycle 14894 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14895 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,0($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 0 0 on Line 476
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14896 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 0 0 on Line 476
Core Execution :

Clock Cycle 14897 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14898 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,552($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 552 0 on Line 486
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14899 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 552 0 on Line 486
Core Execution :

Clock Cycle 14900 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14901 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,236($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 236 $t2 on Line 492
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14902 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 236 $t2 on Line 492
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3764($zero) on Line 502

Clock Cycle 14903 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14904 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,644($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 644 $t0 on Line 494
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14905 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3764($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 644 $t0 on Line 494
Core Execution :

Clock Cycle 14906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14907 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,600($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 600 0 on Line 497
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14908 -> 
MRM :
Completed addition of Instruction sw$t2,3764($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 600 0 on Line 497
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2904($zero) on Line 503

Clock Cycle 14909 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,264($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 264 1040 on Line 500
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14911 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2904($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 264 1040 on Line 500
Core Execution :

Clock Cycle 14912 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14913 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14914 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14915 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3228($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3228 0 on Line 414
Row 512 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 14916 -> 
MRM :
Completed addition of Instruction lw$t1,2904($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2976($zero) on Line 504

Clock Cycle 14917 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2976($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 14918 -> 
MRM :
Completed addition of Instruction lw$t2,2976($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 14919 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 14920 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 14921 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 14922 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 14923 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 14924 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524552 = 1040
Memory at 525116 = 0
Core Execution :

Clock Cycle 14925 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 14926 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 14927 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 14928 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 14929 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 14930 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 14931 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 14932 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 14933 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 14934 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 14935 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 14936 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3228 0 on Line 414
Core Execution :

Clock Cycle 14937 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14938 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3372($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3372 0 on Line 416
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14939 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3372 0 on Line 416
Core Execution :

Clock Cycle 14940 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14941 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3728($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3728 $t1 on Line 423
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 14942 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3728 $t1 on Line 423
Core Execution :
File Number 4 : addi$t1,$t3,404
File Number 4 : $t1 = 3952

Clock Cycle 14943 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,56($zero) on Line 425

Clock Cycle 14944 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2520($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2520 $t3 on Line 499
Row 771 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 14945 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,56($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 14946 -> 
MRM :
Completed addition of Instruction lw$t3,56($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2432($zero) on Line 426

Clock Cycle 14947 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2432($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 14948 -> 
MRM :
Completed addition of Instruction lw$t1,2432($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3660($zero) on Line 427

Clock Cycle 14949 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3660($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 14950 -> 
MRM :
Completed addition of Instruction lw$t1,3660($zero) of Core 4
Removed instruction lw$t1,2432($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,624($zero) on Line 428

Clock Cycle 14951 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,624($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 14952 -> 
MRM :
Completed addition of Instruction lw$t3,624($zero) of Core 4
Removed instruction lw$t3,56($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 14953 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789804 = 0
Core Execution :

Clock Cycle 14954 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 14955 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 14956 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 14957 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 14958 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 14959 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 14960 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 14961 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 14962 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 14963 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 14964 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 14965 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2520 $t3 on Line 499
Core Execution :

Clock Cycle 14966 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14967 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2904($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2904 $t1 on Line 503
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14968 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2904 $t1 on Line 503
Core Execution :

Clock Cycle 14969 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14970 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2976($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2976 $t2 on Line 504
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 14971 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2976 $t2 on Line 504
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,732($zero) on Line 505

Clock Cycle 14972 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14973 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14974 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,624($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 624 $t3 on Line 428
Row 514 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 14975 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,732($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 14976 -> 
MRM :
Completed addition of Instruction sw$t2,732($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3892($zero) on Line 506

Clock Cycle 14977 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3892($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t3,$t1,3164
File Number 3 : $t3 = 3164

Clock Cycle 14978 -> 
MRM :
Completed addition of Instruction sw$t1,3892($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2368($zero) on Line 508

Clock Cycle 14979 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2368($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 14980 -> 
MRM :
Completed addition of Instruction sw$t2,2368($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3884($zero) on Line 509

Clock Cycle 14981 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3884($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t0,$t3,148
File Number 3 : $t0 = 3312

Clock Cycle 14982 -> 
MRM :
Completed addition of Instruction sw$t1,3884($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1808($zero) on Line 511

Clock Cycle 14983 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1808($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 14984 -> 
MRM :
Completed addition of Instruction sw$t0,1808($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3052($zero) on Line 512

Clock Cycle 14985 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3052($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 624 $t3 on Line 428
Core Execution :
File Number 4 : addi$t3,$t0,184
File Number 4 : $t3 = 6444

Clock Cycle 14986 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 14987 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14988 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14989 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14990 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14991 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 14992 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,732($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 732 0 on Line 505
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 14993 -> 
MRM :
Completed addition of Instruction sw$t0,3052($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,160($zero) on Line 513

Clock Cycle 14994 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,160($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 14995 -> 
MRM :
Completed addition of Instruction lw$t0,160($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1208($zero) on Line 514

Clock Cycle 14996 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1208($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 14997 -> 
MRM :
Completed addition of Instruction lw$t2,1208($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3360($zero) on Line 515

Clock Cycle 14998 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3360($zero) of Core : 3
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 14999 -> 
MRM :
1/3 completed for adding Instruction lw$t4,3360($zero) of Core 3
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 15000 -> 
MRM :
2/3 completed for adding Instruction lw$t4,3360($zero) of Core 3
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 15001 -> 
MRM :
Completed addition of Instruction lw$t4,3360($zero) of Core 3
Removed instruction lw$t4,3848($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2168($zero) on Line 430

Clock Cycle 15002 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2168($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 15003 -> 
MRM :
Completed addition of Instruction lw$t1,2168($zero) of Core 4
Removed instruction lw$t1,3660($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 732 0 on Line 505
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3000($zero) on Line 431

Clock Cycle 15004 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15005 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,160($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 160 $t0 on Line 513
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15006 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3000($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 9948
File Number 3 : Finished Instruction lw 160 $t0 on Line 513
Core Execution :

Clock Cycle 15007 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15008 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15009 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15010 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3120($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3120 8952 on Line 448
Row 512 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15011 -> 
MRM :
Completed addition of Instruction sw$t4,3000($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15012 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15013 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15014 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15015 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15016 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15017 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15018 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15019 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 15020 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15021 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15022 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15023 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15024 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15025 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15026 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15027 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15028 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15029 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15030 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15031 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3120 8952 on Line 448
Core Execution :

Clock Cycle 15032 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15033 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3372($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3372 0 on Line 466
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15034 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3372 0 on Line 466
Core Execution :

Clock Cycle 15035 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15036 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3164($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3164 0 on Line 474
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15037 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3164 0 on Line 474
Core Execution :

Clock Cycle 15038 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15039 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3764($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3764 0 on Line 502
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15040 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3764 0 on Line 502
Core Execution :

Clock Cycle 15041 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15042 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3892($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3892 0 on Line 506
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15043 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3892 0 on Line 506
Core Execution :

Clock Cycle 15044 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15045 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3884($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3884 0 on Line 509
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15046 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3884 0 on Line 509
Core Execution :

Clock Cycle 15047 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15048 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3360($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3360 $t4 on Line 515
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15049 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3360 $t4 on Line 515
Core Execution :
File Number 3 : addi$t4,$t4,2696
File Number 3 : $t4 = 2696

Clock Cycle 15050 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t4,3728
File Number 3 : $t1 = 6424

Clock Cycle 15051 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3696($zero) on Line 518

Clock Cycle 15052 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15053 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2168($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2168 $t1 on Line 430
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15054 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3696($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15055 -> 
MRM :
Completed addition of Instruction sw$t3,3696($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,756($zero) on Line 519

Clock Cycle 15056 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,756($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15057 -> 
MRM :
Completed addition of Instruction lw$t3,756($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2032($zero) on Line 520

Clock Cycle 15058 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2032($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15059 -> 
MRM :
Completed addition of Instruction sw$t0,2032($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3928($zero) on Line 521

Clock Cycle 15060 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3928($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15061 -> 
MRM :
Completed addition of Instruction lw$t0,3928($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,896($zero) on Line 522

Clock Cycle 15062 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,896($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 527408 = 8952
Core Execution :

Clock Cycle 15063 -> 
MRM :
Completed addition of Instruction lw$t0,896($zero) of Core 3
Removed instruction lw$t0,3928($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2640($zero) on Line 523

Clock Cycle 15064 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2640($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15065 -> 
MRM :
Completed addition of Instruction sw$t4,2640($zero) of Core 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1832($zero) on Line 524

Clock Cycle 15066 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1832($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15067 -> 
MRM :
Completed addition of Instruction sw$t4,1832($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,488($zero) on Line 525

Clock Cycle 15068 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,488($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15069 -> 
MRM :
Completed addition of Instruction sw$t1,488($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2184($zero) on Line 526

Clock Cycle 15070 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2184($zero) of Core : 3
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15071 -> 
MRM :
Completed addition of Instruction sw$t1,2184($zero) of Core 3
DRAM: 
File Number 4 : Completed 19/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1068($zero) on Line 527

Clock Cycle 15072 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1068($zero) of Core : 3
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15073 -> 
MRM :
Completed addition of Instruction lw$t2,1068($zero) of Core 3
Removed instruction lw$t2,1208($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 21/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3196($zero) on Line 528

Clock Cycle 15074 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3196($zero) of Core : 3
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2168 $t1 on Line 430
Core Execution :
File Number 4 : addi$t1,$t0,2864
File Number 4 : $t1 = 9124

Clock Cycle 15075 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15076 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3000($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3000 468 on Line 431
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15077 -> 
MRM :
Completed addition of Instruction lw$t3,3196($zero) of Core 3
Removed instruction lw$t3,756($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3000 468 on Line 431
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3468($zero) on Line 433

Clock Cycle 15078 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t3,244
File Number 4 : $t1 = 6688

Clock Cycle 15079 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,896($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 896 $t0 on Line 522
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 4 : addi$t1,$t4,248
File Number 4 : $t1 = 716

Clock Cycle 15080 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3468($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15081 -> 
MRM :
Completed addition of Instruction sw$t3,3468($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3016($zero) on Line 436

Clock Cycle 15082 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3016($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t2,$t0,2908
File Number 4 : $t2 = 9168

Clock Cycle 15083 -> 
MRM :
Completed addition of Instruction sw$t3,3016($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t4,$t1,2072
File Number 4 : $t4 = 2788

Clock Cycle 15084 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2876($zero) on Line 439

Clock Cycle 15085 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2876($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15086 -> 
MRM :
Completed addition of Instruction lw$t3,2876($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2148($zero) on Line 440

Clock Cycle 15087 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2148($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15088 -> 
MRM :
Completed addition of Instruction sw$t0,2148($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 789432 = 468
Core Execution :

Clock Cycle 15089 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15090 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15091 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15092 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15093 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15094 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15095 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15096 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15097 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15098 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15099 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15100 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 896 $t0 on Line 522
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,440($zero) on Line 529

Clock Cycle 15101 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15102 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,488($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 488 6424 on Line 525
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15103 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,440($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 488 6424 on Line 525
Core Execution :

Clock Cycle 15104 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15105 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15106 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15107 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15108 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3016($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3016 6444 on Line 436
Row 512 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15109 -> 
MRM :
Completed addition of Instruction sw$t0,440($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3028($zero) on Line 530

Clock Cycle 15110 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3028($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : addi$t0,$t0,144
File Number 3 : $t0 = 144

Clock Cycle 15111 -> 
MRM :
Completed addition of Instruction lw$t4,3028($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15112 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15113 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15114 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15115 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15116 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15117 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524776 = 6424
Core Execution :

Clock Cycle 15118 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15119 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15120 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15121 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15122 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15123 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15124 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15125 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15126 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15127 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15128 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15129 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3016 6444 on Line 436
Core Execution :

Clock Cycle 15130 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15131 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2876($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2876 $t3 on Line 439
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15132 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2876 $t3 on Line 439
Core Execution :
File Number 4 : addi$t3,$t1,3412
File Number 4 : $t3 = 4128

Clock Cycle 15133 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,356($zero) on Line 442

Clock Cycle 15134 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2148($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2148 6260 on Line 440
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15135 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,356($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2148 6260 on Line 440
Core Execution :

Clock Cycle 15136 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15137 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15138 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1808($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1808 3312 on Line 511
Row 770 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15139 -> 
MRM :
Completed addition of Instruction lw$t3,356($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2388($zero) on Line 443

Clock Cycle 15140 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2388($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15141 -> 
MRM :
Completed addition of Instruction sw$t1,2388($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,500($zero) on Line 444

Clock Cycle 15142 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,500($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t2,$t4,3152
File Number 4 : $t2 = 5940

Clock Cycle 15143 -> 
MRM :
Completed addition of Instruction sw$t0,500($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15144 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15145 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15146 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15147 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788580 = 6260
Memory at 789448 = 6444
Core Execution :

Clock Cycle 15148 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15149 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15150 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15151 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15152 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15153 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15154 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15155 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15156 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15157 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15158 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15159 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1808 3312 on Line 511
Core Execution :

Clock Cycle 15160 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15161 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2032($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2032 9948 on Line 520
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15162 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2032 9948 on Line 520
Core Execution :

Clock Cycle 15163 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15164 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1832($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1832 2696 on Line 524
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15165 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1832 2696 on Line 524
Core Execution :

Clock Cycle 15166 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15167 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1068($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1068 $t2 on Line 527
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15168 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1068 $t2 on Line 527
Core Execution :
File Number 3 : addi$t0,$t2,388
File Number 3 : $t0 = 388

Clock Cycle 15169 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,560($zero) on Line 533

Clock Cycle 15170 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15171 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15172 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15173 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,356($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 356 $t3 on Line 442
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15174 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,560($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15175 -> 
MRM :
Completed addition of Instruction sw$t2,560($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2056($zero) on Line 534

Clock Cycle 15176 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2056($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15177 -> 
MRM :
Completed addition of Instruction lw$t1,2056($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15178 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15179 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15180 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15181 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15182 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526096 = 3312
Memory at 526120 = 2696
Memory at 526320 = 9948
Core Execution :

Clock Cycle 15183 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15184 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15185 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15186 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15187 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15188 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15189 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15190 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15191 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15192 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15193 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15194 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 356 $t3 on Line 442
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1700($zero) on Line 446

Clock Cycle 15195 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15196 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,500($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 500 6260 on Line 444
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15197 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1700($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 500 6260 on Line 444
Core Execution :

Clock Cycle 15198 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15199 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15200 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15201 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3696($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3696 3164 on Line 518
Row 768 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15202 -> 
MRM :
Completed addition of Instruction sw$t3,1700($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,788($zero) on Line 447

Clock Cycle 15203 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,788($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15204 -> 
MRM :
Completed addition of Instruction sw$t1,788($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2136($zero) on Line 448

Clock Cycle 15205 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2136($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t4,$t3,1608
File Number 4 : $t4 = 1608

Clock Cycle 15206 -> 
MRM :
Completed addition of Instruction sw$t3,2136($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t1,$t0,352
File Number 4 : $t1 = 6612

Clock Cycle 15207 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t3,$t4,3692
File Number 4 : $t3 = 5300

Clock Cycle 15208 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : addi$t3,$t3,276
File Number 4 : $t3 = 5576

Clock Cycle 15209 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2436($zero) on Line 453

Clock Cycle 15210 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2436($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 786932 = 6260
Core Execution :

Clock Cycle 15211 -> 
MRM :
Completed addition of Instruction lw$t3,2436($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,136($zero) on Line 454

Clock Cycle 15212 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,136($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15213 -> 
MRM :
Completed addition of Instruction lw$t2,136($zero) of Core 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1876($zero) on Line 455

Clock Cycle 15214 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1876($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15215 -> 
MRM :
Completed addition of Instruction sw$t1,1876($zero) of Core 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15216 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15217 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15218 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15219 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15220 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15221 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15222 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3696 3164 on Line 518
Core Execution :

Clock Cycle 15223 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15224 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3196($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3196 $t3 on Line 528
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15225 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3196 $t3 on Line 528
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2368($zero) on Line 535

Clock Cycle 15226 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15227 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15228 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15229 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,788($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 788 716 on Line 447
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15230 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2368($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15231 -> 
MRM :
Completed addition of Instruction sw$t3,2368($zero) of Core 3
Removed instruction sw$t2,2368($zero) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 15232 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15233 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15234 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15235 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15236 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15237 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15238 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527984 = 3164
Core Execution :

Clock Cycle 15239 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15240 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15241 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15242 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15243 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15244 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15245 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15246 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15247 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15248 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15249 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15250 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 788 716 on Line 447
Core Execution :

Clock Cycle 15251 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15252 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,136($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 136 $t2 on Line 454
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15253 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 136 $t2 on Line 454
Core Execution :
File Number 4 : addi$t2,$t4,208
File Number 4 : $t2 = 1816

Clock Cycle 15254 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,3100
File Number 4 : $t0 = 9360

Clock Cycle 15255 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,252($zero) on Line 458

Clock Cycle 15256 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3052($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3052 3312 on Line 512
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 4 : addi$t0,$t2,316
File Number 4 : $t0 = 2132

Clock Cycle 15257 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,252($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : addi$t0,$t0,1012
File Number 4 : $t0 = 3144

Clock Cycle 15258 -> 
MRM :
Completed addition of Instruction lw$t3,252($zero) of Core 4
Removed instruction lw$t3,2436($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15259 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15260 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15261 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15262 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15263 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15264 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15265 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787220 = 716
Core Execution :

Clock Cycle 15266 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15267 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15268 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15269 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15270 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15271 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15272 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15273 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15274 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15275 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15276 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15277 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3052 3312 on Line 512
Core Execution :

Clock Cycle 15278 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15279 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2640($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2640 2696 on Line 523
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15280 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2640 2696 on Line 523
Core Execution :

Clock Cycle 15281 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15282 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2184($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2184 6424 on Line 526
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15283 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2184 6424 on Line 526
Core Execution :

Clock Cycle 15284 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15285 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3028($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3028 $t4 on Line 530
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15286 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3028 $t4 on Line 530
Core Execution :

Clock Cycle 15287 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15288 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2056($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2056 $t1 on Line 534
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15289 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2056 $t1 on Line 534
Core Execution :
File Number 3 : addi$t1,$t0,324
File Number 3 : $t1 = 712

Clock Cycle 15290 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1696($zero) on Line 537

Clock Cycle 15291 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2368($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2368 0 on Line 535
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15292 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1696($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2368 0 on Line 535
Core Execution :

Clock Cycle 15293 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15294 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15295 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,252($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 252 $t3 on Line 458
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15296 -> 
MRM :
Completed addition of Instruction sw$t4,1696($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,124($zero) on Line 538

Clock Cycle 15297 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,124($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 15298 -> 
MRM :
Completed addition of Instruction sw$t1,124($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,348($zero) on Line 539

Clock Cycle 15299 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,348($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15300 -> 
MRM :
Completed addition of Instruction lw$t1,348($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2904($zero) on Line 540

Clock Cycle 15301 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2904($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15302 -> 
MRM :
Completed addition of Instruction sw$t0,2904($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15303 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15304 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526472 = 6424
Memory at 526928 = 2696
Memory at 527340 = 3312
Core Execution :

Clock Cycle 15305 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15306 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15307 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15308 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15309 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15310 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15311 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15312 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15313 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15314 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15315 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15316 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 252 $t3 on Line 458
Core Execution :
File Number 4 : addi$t3,$t3,584
File Number 4 : $t3 = 584

Clock Cycle 15317 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3920($zero) on Line 462

Clock Cycle 15318 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,440($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 440 0 on Line 529
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 15319 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3920($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 15320 -> 
MRM :
Completed addition of Instruction lw$t0,3920($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3040($zero) on Line 463

Clock Cycle 15321 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3040($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 15322 -> 
MRM :
Completed addition of Instruction sw$t2,3040($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3108($zero) on Line 464

Clock Cycle 15323 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3108($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 15324 -> 
MRM :
Completed addition of Instruction lw$t1,3108($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 15325 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 15326 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 15327 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 15328 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 15329 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 440 0 on Line 529
Core Execution :

Clock Cycle 15330 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15331 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,560($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 560 0 on Line 533
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15332 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 560 0 on Line 533
Core Execution :

Clock Cycle 15333 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15334 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,124($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 124 712 on Line 538
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15335 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 124 712 on Line 538
Core Execution :

Clock Cycle 15336 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15337 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,348($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 348 $t1 on Line 539
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15338 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 348 $t1 on Line 539
Core Execution :
File Number 3 : addi$t1,$t4,892
File Number 3 : $t1 = 892

Clock Cycle 15339 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,3684
File Number 3 : $t1 = 3684

Clock Cycle 15340 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,432($zero) on Line 543

Clock Cycle 15341 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15342 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15343 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15344 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3468($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3468 6444 on Line 433
Row 512 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15345 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,432($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15346 -> 
MRM :
Completed addition of Instruction sw$t4,432($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1308($zero) on Line 544

Clock Cycle 15347 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1308($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15348 -> 
MRM :
Completed addition of Instruction sw$t0,1308($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3896($zero) on Line 545

Clock Cycle 15349 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3896($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15350 -> 
MRM :
Completed addition of Instruction sw$t4,3896($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,136($zero) on Line 546

Clock Cycle 15351 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,136($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15352 -> 
MRM :
Completed addition of Instruction lw$t1,136($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15353 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524412 = 712
Memory at 524728 = 0
Core Execution :

Clock Cycle 15354 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15355 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15356 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15357 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15358 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15359 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15360 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15361 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15362 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15363 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15364 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15365 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3468 6444 on Line 433
Core Execution :

Clock Cycle 15366 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15367 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3920($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3920 $t0 on Line 462
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15368 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3920 $t0 on Line 462
Core Execution :

Clock Cycle 15369 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15370 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3108($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3108 $t1 on Line 464
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15371 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3108 $t1 on Line 464
Core Execution :
File Number 4 : addi$t1,$t1,1188
File Number 4 : $t1 = 1188

Clock Cycle 15372 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,512($zero) on Line 466

Clock Cycle 15373 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,432($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 432 0 on Line 543
Row 771 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15374 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,512($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15375 -> 
MRM :
Completed addition of Instruction sw$t4,512($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,220($zero) on Line 467

Clock Cycle 15376 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,220($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t3,$t3,1436
File Number 4 : $t3 = 2020

Clock Cycle 15377 -> 
MRM :
Completed addition of Instruction sw$t4,220($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t0,$t1,784
File Number 4 : $t0 = 1972

Clock Cycle 15378 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3808($zero) on Line 470

Clock Cycle 15379 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3808($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15380 -> 
MRM :
Completed addition of Instruction sw$t1,3808($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3912($zero) on Line 471

Clock Cycle 15381 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3912($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15382 -> 
MRM :
Completed addition of Instruction sw$t2,3912($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 789900 = 6444
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1228($zero) on Line 472

Clock Cycle 15383 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1228($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15384 -> 
MRM :
Completed addition of Instruction lw$t4,1228($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3624($zero) on Line 473

Clock Cycle 15385 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3624($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15386 -> 
MRM :
Completed addition of Instruction sw$t3,3624($zero) of Core 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1416($zero) on Line 474

Clock Cycle 15387 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1416($zero) of Core : 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15388 -> 
MRM :
Completed addition of Instruction sw$t0,1416($zero) of Core 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1372($zero) on Line 475

Clock Cycle 15389 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1372($zero) of Core : 4
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15390 -> 
MRM :
Completed addition of Instruction lw$t0,1372($zero) of Core 4
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15391 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15392 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15393 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15394 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 432 0 on Line 543
Core Execution :

Clock Cycle 15395 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15396 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,136($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 136 $t1 on Line 546
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15397 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 136 $t1 on Line 546
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1124($zero) on Line 547

Clock Cycle 15398 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t1,3440
File Number 3 : $t4 = 3440

Clock Cycle 15399 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15400 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15401 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15402 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15403 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1700($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1700 0 on Line 446
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15404 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1124($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15405 -> 
MRM :
Completed addition of Instruction sw$t1,1124($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2604($zero) on Line 549

Clock Cycle 15406 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2604($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15407 -> 
MRM :
Completed addition of Instruction sw$t1,2604($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1808($zero) on Line 550

Clock Cycle 15408 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1808($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15409 -> 
MRM :
Completed addition of Instruction lw$t2,1808($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3348($zero) on Line 551

Clock Cycle 15410 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3348($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15411 -> 
MRM :
Completed addition of Instruction sw$t0,3348($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2964($zero) on Line 552

Clock Cycle 15412 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2964($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 15413 -> 
MRM :
Completed addition of Instruction lw$t1,2964($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2236($zero) on Line 553

Clock Cycle 15414 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2236($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15415 -> 
MRM :
Completed addition of Instruction lw$t1,2236($zero) of Core 3
Removed instruction lw$t1,2964($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3076($zero) on Line 554

Clock Cycle 15416 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3076($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15417 -> 
MRM :
Completed addition of Instruction lw$t1,3076($zero) of Core 3
Removed instruction lw$t1,2236($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,288($zero) on Line 555

Clock Cycle 15418 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,288($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15419 -> 
MRM :
Completed addition of Instruction sw$t4,288($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2384($zero) on Line 556

Clock Cycle 15420 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2384($zero) of Core : 3
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15421 -> 
MRM :
Completed addition of Instruction sw$t0,2384($zero) of Core 3
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15422 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15423 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15424 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1700 0 on Line 446
Core Execution :

Clock Cycle 15425 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15426 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1876($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1876 6612 on Line 455
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15427 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1876 6612 on Line 455
Core Execution :

Clock Cycle 15428 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15429 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1228($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1228 $t4 on Line 472
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15430 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1228 $t4 on Line 472
Core Execution :

Clock Cycle 15431 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15432 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1416($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1416 1972 on Line 474
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15433 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1416 1972 on Line 474
Core Execution :

Clock Cycle 15434 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15435 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1372($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1372 $t0 on Line 475
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15436 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1372 $t0 on Line 475
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1760($zero) on Line 476

Clock Cycle 15437 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15438 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15439 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15440 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15441 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3896($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3896 0 on Line 545
Row 769 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15442 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1760($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15443 -> 
MRM :
Completed addition of Instruction sw$t0,1760($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2264($zero) on Line 477

Clock Cycle 15444 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2264($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15445 -> 
MRM :
Completed addition of Instruction sw$t3,2264($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3072($zero) on Line 478

Clock Cycle 15446 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3072($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t3,$t0,3992
File Number 4 : $t3 = 3992

Clock Cycle 15447 -> 
MRM :
Completed addition of Instruction sw$t0,3072($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1544($zero) on Line 480

Clock Cycle 15448 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1544($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15449 -> 
MRM :
Completed addition of Instruction sw$t4,1544($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,880($zero) on Line 481

Clock Cycle 15450 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,880($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 787848 = 1972
Memory at 788308 = 6612
Core Execution :
File Number 4 : addi$t3,$t4,2000
File Number 4 : $t3 = 2000

Clock Cycle 15451 -> 
MRM :
Completed addition of Instruction sw$t2,880($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : addi$t2,$t4,808
File Number 4 : $t2 = 808

Clock Cycle 15452 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1988($zero) on Line 484

Clock Cycle 15453 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1988($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15454 -> 
MRM :
Completed addition of Instruction lw$t0,1988($zero) of Core 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2228($zero) on Line 485

Clock Cycle 15455 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2228($zero) of Core : 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 4 : addi$t2,$t1,3896
File Number 4 : $t2 = 5084

Clock Cycle 15456 -> 
MRM :
Completed addition of Instruction sw$t3,2228($zero) of Core 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15457 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15458 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15459 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15460 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15461 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15462 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3896 0 on Line 545
Core Execution :

Clock Cycle 15463 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15464 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3348($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3348 388 on Line 551
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15465 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3348 388 on Line 551
Core Execution :

Clock Cycle 15466 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15467 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3076($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3076 $t1 on Line 554
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15468 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3076 $t1 on Line 554
Core Execution :
File Number 3 : addi$t4,$t1,3256
File Number 3 : $t4 = 3256

Clock Cycle 15469 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2800($zero) on Line 558

Clock Cycle 15470 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t1,2796
File Number 3 : $t3 = 2796

Clock Cycle 15471 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15472 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15473 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15474 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1760($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1760 0 on Line 476
Row 515 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15475 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2800($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15476 -> 
MRM :
Completed addition of Instruction lw$t2,2800($zero) of Core 3
Removed instruction lw$t2,1808($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1616($zero) on Line 560

Clock Cycle 15477 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1616($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t0,$t3,0
File Number 3 : $t0 = 2796

Clock Cycle 15478 -> 
MRM :
Completed addition of Instruction lw$t2,1616($zero) of Core 3
Removed instruction lw$t2,2800($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1032($zero) on Line 562

Clock Cycle 15479 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1032($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15480 -> 
MRM :
Completed addition of Instruction lw$t1,1032($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15481 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15482 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15483 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527636 = 388
Core Execution :

Clock Cycle 15484 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15485 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15486 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15487 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15488 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15489 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15490 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15491 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15492 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15493 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15494 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15495 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1760 0 on Line 476
Core Execution :

Clock Cycle 15496 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15497 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1544($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1544 0 on Line 480
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15498 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1544 0 on Line 480
Core Execution :

Clock Cycle 15499 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15500 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1988($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1988 $t0 on Line 484
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15501 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1988 $t0 on Line 484
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3828($zero) on Line 487

Clock Cycle 15502 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t4,2116
File Number 4 : $t1 = 2116

Clock Cycle 15503 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t2,1136
File Number 4 : $t1 = 6220

Clock Cycle 15504 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1696($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1696 0 on Line 537
Row 769 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 4 : addi$t2,$t1,1300
File Number 4 : $t2 = 7520

Clock Cycle 15505 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3828($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15506 -> 
MRM :
Completed addition of Instruction sw$t0,3828($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,824($zero) on Line 491

Clock Cycle 15507 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,824($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15508 -> 
MRM :
Completed addition of Instruction sw$t4,824($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1992($zero) on Line 492

Clock Cycle 15509 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1992($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15510 -> 
MRM :
Completed addition of Instruction lw$t3,1992($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2240($zero) on Line 493

Clock Cycle 15511 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2240($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15512 -> 
MRM :
Completed addition of Instruction lw$t1,2240($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15513 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 15514 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15515 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15516 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15517 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15518 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15519 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15520 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15521 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15522 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15523 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15524 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15525 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1696 0 on Line 537
Core Execution :

Clock Cycle 15526 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15527 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1308($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1308 388 on Line 544
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15528 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1308 388 on Line 544
Core Execution :

Clock Cycle 15529 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15530 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1124($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1124 0 on Line 547
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15531 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1124 0 on Line 547
Core Execution :

Clock Cycle 15532 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15533 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1616($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1616 $t2 on Line 560
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15534 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1616 $t2 on Line 560
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2336($zero) on Line 563

Clock Cycle 15535 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15536 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1032($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1032 $t1 on Line 562
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15537 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2336($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1032 $t1 on Line 562
Core Execution :
File Number 3 : addi$t1,$t3,2436
File Number 3 : $t1 = 5232

Clock Cycle 15538 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15539 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15540 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15541 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15542 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15543 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2388($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2388 716 on Line 443
Row 513 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15544 -> 
MRM :
Completed addition of Instruction sw$t2,2336($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,124($zero) on Line 565

Clock Cycle 15545 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,124($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 15546 -> 
MRM :
Completed addition of Instruction lw$t2,124($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15547 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15548 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15549 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15550 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15551 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15552 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525596 = 388
Core Execution :

Clock Cycle 15553 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15554 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15555 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15556 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15557 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15558 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15559 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15560 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15561 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15562 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15563 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15564 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2388 716 on Line 443
Core Execution :

Clock Cycle 15565 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15566 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2136($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2136 0 on Line 448
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15567 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2136 0 on Line 448
Core Execution :

Clock Cycle 15568 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15569 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3040($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3040 1816 on Line 463
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15570 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3040 1816 on Line 463
Core Execution :

Clock Cycle 15571 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15572 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2264($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2264 2020 on Line 477
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15573 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2264 2020 on Line 477
Core Execution :

Clock Cycle 15574 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2228($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2228 2000 on Line 485
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15576 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2228 2000 on Line 485
Core Execution :

Clock Cycle 15577 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15578 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2240($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2240 $t1 on Line 493
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15579 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2240 $t1 on Line 493
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3148($zero) on Line 494

Clock Cycle 15580 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15581 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,288($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 288 3440 on Line 555
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15582 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3148($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15583 -> 
MRM :
Completed addition of Instruction sw$t1,3148($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2892($zero) on Line 495

Clock Cycle 15584 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2892($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15585 -> 
MRM :
Completed addition of Instruction lw$t4,2892($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15586 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15587 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15588 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15589 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15590 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788660 = 2000
Memory at 788696 = 2020
Memory at 788820 = 716
Memory at 789472 = 1816
Core Execution :

Clock Cycle 15591 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15592 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15593 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15594 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15595 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15596 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15597 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15598 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15599 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15600 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15601 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15602 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 288 3440 on Line 555
Core Execution :

Clock Cycle 15603 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15604 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,124($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 124 $t2 on Line 565
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15605 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 712
File Number 3 : Finished Instruction lw 124 $t2 on Line 565
Core Execution :
File Number 3 : addi$t0,$t2,1268
File Number 3 : $t0 = 1980

Clock Cycle 15606 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,860($zero) on Line 567

Clock Cycle 15607 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15608 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15609 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1992($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1992 $t3 on Line 492
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15610 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,860($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15611 -> 
MRM :
Completed addition of Instruction lw$t0,860($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2172($zero) on Line 568

Clock Cycle 15612 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2172($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15613 -> 
MRM :
Completed addition of Instruction sw$t2,2172($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15614 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15615 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15616 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15617 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15618 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524576 = 3440
Core Execution :

Clock Cycle 15619 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15620 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15621 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15622 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15623 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15624 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15625 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15626 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15627 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15628 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15629 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15630 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1992 $t3 on Line 492
Core Execution :
File Number 4 : addi$t0,$t3,752
File Number 4 : $t0 = 752

Clock Cycle 15631 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,536
File Number 4 : $t3 = 536

Clock Cycle 15632 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,860($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 860 $t0 on Line 567
Row 769 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,996($zero) on Line 498

Clock Cycle 15633 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : addi$t2,$t0,3372
File Number 4 : $t2 = 4124

Clock Cycle 15634 -> 
MRM :
Completed addition of Instruction lw$t3,996($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2476($zero) on Line 500

Clock Cycle 15635 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2476($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t0,$t2,3776
File Number 4 : $t0 = 7900

Clock Cycle 15636 -> 
MRM :
Completed addition of Instruction sw$t2,2476($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2344($zero) on Line 502

Clock Cycle 15637 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2344($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 15638 -> 
MRM :
Completed addition of Instruction lw$t2,2344($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 15639 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 15640 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 15641 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 15642 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 15643 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 860 $t0 on Line 567
Core Execution :
File Number 3 : addi$t0,$t3,3892
File Number 3 : $t0 = 6688

Clock Cycle 15644 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1016($zero) on Line 570

Clock Cycle 15645 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t1,3532
File Number 3 : $t1 = 8764

Clock Cycle 15646 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,3772
File Number 3 : $t1 = 6568

Clock Cycle 15647 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2892($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2892 $t4 on Line 495
Row 512 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 15648 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1016($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 15649 -> 
MRM :
Completed addition of Instruction sw$t1,1016($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2212($zero) on Line 573

Clock Cycle 15650 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2212($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 15651 -> 
MRM :
Completed addition of Instruction sw$t0,2212($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3268($zero) on Line 574

Clock Cycle 15652 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3268($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 15653 -> 
MRM :
Completed addition of Instruction lw$t3,3268($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,696($zero) on Line 575

Clock Cycle 15654 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,696($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 15655 -> 
MRM :
Completed addition of Instruction lw$t0,696($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,432($zero) on Line 576

Clock Cycle 15656 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,432($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :
File Number 3 : addi$t2,$t1,3920
File Number 3 : $t2 = 10488

Clock Cycle 15657 -> 
MRM :
Completed addition of Instruction lw$t0,432($zero) of Core 3
Removed instruction lw$t0,696($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 15658 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2892 $t4 on Line 495
Core Execution :

Clock Cycle 15659 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15660 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2476($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2476 4124 on Line 500
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15661 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2476 4124 on Line 500
Core Execution :

Clock Cycle 15662 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15663 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2344($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2344 $t2 on Line 502
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15664 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2344 $t2 on Line 502
Core Execution :
File Number 4 : addi$t2,$t4,460
File Number 4 : $t2 = 460

Clock Cycle 15665 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,968($zero) on Line 504

Clock Cycle 15666 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15667 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15668 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3268($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3268 $t3 on Line 574
Row 770 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15669 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,968($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15670 -> 
MRM :
Completed addition of Instruction lw$t2,968($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,572($zero) on Line 505

Clock Cycle 15671 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,572($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15672 -> 
MRM :
Completed addition of Instruction lw$t2,572($zero) of Core 4
Removed instruction lw$t2,968($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2784($zero) on Line 506

Clock Cycle 15673 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2784($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15674 -> 
MRM :
Completed addition of Instruction lw$t4,2784($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2040($zero) on Line 507

Clock Cycle 15675 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2040($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15676 -> 
MRM :
Completed addition of Instruction lw$t4,2040($zero) of Core 4
Removed instruction lw$t4,2784($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15677 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788908 = 4124
Core Execution :

Clock Cycle 15678 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15679 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15680 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15681 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15682 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15683 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15684 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15685 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15686 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15687 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15688 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15689 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3268 $t3 on Line 574
Core Execution :
File Number 3 : addi$t3,$t4,2972
File Number 3 : $t3 = 6228

Clock Cycle 15690 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1860($zero) on Line 579

Clock Cycle 15691 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15692 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15693 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15694 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2040($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2040 $t4 on Line 507
Row 515 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 15695 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1860($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 15696 -> 
MRM :
Completed addition of Instruction sw$t4,1860($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 15697 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 15698 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 15699 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 15700 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 15701 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 15702 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 15703 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 15704 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 15705 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2040 $t4 on Line 507
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3524($zero) on Line 508

Clock Cycle 15706 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15707 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1016($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1016 5232 on Line 570
Row 769 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 15708 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3524($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 15709 -> 
MRM :
Completed addition of Instruction sw$t4,3524($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3704($zero) on Line 509

Clock Cycle 15710 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 15711 -> 
MRM :
Completed addition of Instruction lw$t0,3704($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 15712 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 15713 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 15714 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 15715 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 15716 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 15717 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 15718 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1016 5232 on Line 570
Core Execution :

Clock Cycle 15719 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15720 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,432($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 432 $t0 on Line 576
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15721 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 432 $t0 on Line 576
Core Execution :
File Number 3 : addi$t2,$t0,3580
File Number 3 : $t2 = 3580

Clock Cycle 15722 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2636($zero) on Line 581

Clock Cycle 15723 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15724 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15725 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15726 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15727 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1860($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1860 3256 on Line 579
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15728 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2636($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15729 -> 
MRM :
Completed addition of Instruction lw$t0,2636($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2432($zero) on Line 582

Clock Cycle 15730 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2432($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15731 -> 
MRM :
Completed addition of Instruction sw$t3,2432($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15732 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15733 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15734 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15735 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15736 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525304 = 5232
Core Execution :

Clock Cycle 15737 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15738 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15739 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15740 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15741 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15742 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15743 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15744 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15745 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15746 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15747 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15748 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1860 3256 on Line 579
Core Execution :

Clock Cycle 15749 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15750 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2904($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2904 388 on Line 540
Row 513 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15751 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15752 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15753 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15754 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15755 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15756 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15757 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15758 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15759 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 526148 = 3256
Core Execution :

Clock Cycle 15760 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15761 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15762 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15763 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15764 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15765 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15766 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15767 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15768 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15769 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15770 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15771 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2904 388 on Line 540
Core Execution :

Clock Cycle 15772 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15773 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2604($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2604 0 on Line 549
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15774 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2604 0 on Line 549
Core Execution :

Clock Cycle 15775 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15776 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2384($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2384 388 on Line 556
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15777 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2384 388 on Line 556
Core Execution :

Clock Cycle 15778 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15779 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2336($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2336 0 on Line 563
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15780 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2336 0 on Line 563
Core Execution :

Clock Cycle 15781 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15782 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2172($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2172 712 on Line 568
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15783 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2172 712 on Line 568
Core Execution :

Clock Cycle 15784 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15785 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2212($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2212 6688 on Line 573
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15786 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2212 6688 on Line 573
Core Execution :

Clock Cycle 15787 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15788 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2636($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2636 $t0 on Line 581
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15789 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2636 $t0 on Line 581
Core Execution :
File Number 3 : addi$t0,$t2,384
File Number 3 : $t0 = 3964

Clock Cycle 15790 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t1,2924
File Number 3 : $t4 = 9492

Clock Cycle 15791 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2432($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2432 6228 on Line 582
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1660($zero) on Line 585

Clock Cycle 15792 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1660($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2432 6228 on Line 582
Core Execution :

Clock Cycle 15793 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15794 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15795 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15796 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,512($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 512 1608 on Line 466
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15797 -> 
MRM :
Completed addition of Instruction lw$t3,1660($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15798 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 15799 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15800 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15801 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15802 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15803 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15804 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15805 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526460 = 712
Memory at 526500 = 6688
Memory at 526672 = 388
Memory at 526720 = 6228
Memory at 527192 = 388
Core Execution :

Clock Cycle 15806 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15807 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15808 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15809 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15810 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15811 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15812 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15813 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15814 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15815 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15816 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15817 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 512 1608 on Line 466
Core Execution :

Clock Cycle 15818 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15819 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,220($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 220 1608 on Line 467
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15820 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 220 1608 on Line 467
Core Execution :

Clock Cycle 15821 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15822 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,880($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 880 1816 on Line 481
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15823 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 880 1816 on Line 481
Core Execution :

Clock Cycle 15824 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15825 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,824($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 824 0 on Line 491
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15826 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 824 0 on Line 491
Core Execution :

Clock Cycle 15827 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15828 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,996($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 996 $t3 on Line 498
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15829 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 996 $t3 on Line 498
Core Execution :

Clock Cycle 15830 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15831 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,572($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 572 $t2 on Line 505
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15832 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 572 $t2 on Line 505
Core Execution :

Clock Cycle 15833 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15834 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1660($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1660 $t3 on Line 585
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15835 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15836 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15837 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15838 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15839 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15840 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15841 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15842 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15843 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786652 = 1608
Memory at 786944 = 1608
Memory at 787256 = 0
Memory at 787312 = 1816
Core Execution :

Clock Cycle 15844 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15845 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15846 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 15847 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 15848 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 15849 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15850 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15851 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15852 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15853 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15854 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15855 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1660 $t3 on Line 585
Core Execution :
File Number 3 : addi$t3,$t4,3416
File Number 3 : $t3 = 12908

Clock Cycle 15856 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1824($zero) on Line 587

Clock Cycle 15857 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15858 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3808($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3808 1188 on Line 470
Row 513 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 15859 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1824($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 15860 -> 
MRM :
Completed addition of Instruction sw$t2,1824($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1116($zero) on Line 588

Clock Cycle 15861 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1116($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 15862 -> 
MRM :
Completed addition of Instruction lw$t4,1116($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2820($zero) on Line 589

Clock Cycle 15863 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2820($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 15864 -> 
MRM :
Completed addition of Instruction sw$t0,2820($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1676($zero) on Line 590

Clock Cycle 15865 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1676($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t2,$t2,2452
File Number 3 : $t2 = 6032

Clock Cycle 15866 -> 
MRM :
Completed addition of Instruction sw$t3,1676($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3100($zero) on Line 592

Clock Cycle 15867 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3100($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 15868 -> 
MRM :
Completed addition of Instruction sw$t1,3100($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,432($zero) on Line 593

Clock Cycle 15869 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,432($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3808 1188 on Line 470
Core Execution :

Clock Cycle 15870 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15871 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3912($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3912 1816 on Line 471
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15872 -> 
MRM :
Completed addition of Instruction sw$t3,432($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3912 1816 on Line 471
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3400($zero) on Line 594

Clock Cycle 15873 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15874 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3624($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3624 2020 on Line 473
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15875 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3400($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3624 2020 on Line 473
Core Execution :

Clock Cycle 15876 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15877 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3072($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3072 0 on Line 478
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15878 -> 
MRM :
Completed addition of Instruction sw$t3,3400($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3072 0 on Line 478
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,220($zero) on Line 595

Clock Cycle 15879 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15880 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3828($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3828 0 on Line 487
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15881 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,220($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3828 0 on Line 487
Core Execution :

Clock Cycle 15882 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15883 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3148($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3148 0 on Line 494
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15884 -> 
MRM :
Completed addition of Instruction lw$t4,220($zero) of Core 3
Removed instruction lw$t4,1116($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3148 0 on Line 494
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,384($zero) on Line 596

Clock Cycle 15885 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15886 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3524($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3524 0 on Line 508
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15887 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,384($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3524 0 on Line 508
Core Execution :

Clock Cycle 15888 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15889 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3704($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3704 $t0 on Line 509
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15890 -> 
MRM :
Completed addition of Instruction lw$t2,384($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3704 $t0 on Line 509
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3560($zero) on Line 510

Clock Cycle 15891 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15892 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,432($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 432 12908 on Line 593
Row 771 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15893 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3560($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15894 -> 
MRM :
Completed addition of Instruction sw$t0,3560($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3568($zero) on Line 511

Clock Cycle 15895 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3568($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t2,$t1,144
File Number 4 : $t2 = 144

Clock Cycle 15896 -> 
MRM :
Completed addition of Instruction sw$t4,3568($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t1,$t1,3784
File Number 4 : $t1 = 3784

Clock Cycle 15897 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t1,$t0,900
File Number 4 : $t1 = 900

Clock Cycle 15898 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3816($zero) on Line 515

Clock Cycle 15899 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3816($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15900 -> 
MRM :
Completed addition of Instruction lw$t2,3816($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3180($zero) on Line 516

Clock Cycle 15901 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3180($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 790056 = 2020
Memory at 790240 = 1188
Memory at 790344 = 1816
Core Execution :

Clock Cycle 15902 -> 
MRM :
Completed addition of Instruction sw$t4,3180($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3704($zero) on Line 517

Clock Cycle 15903 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 15904 -> 
MRM :
Completed addition of Instruction lw$t2,3704($zero) of Core 4
Removed instruction lw$t2,3816($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1240($zero) on Line 518

Clock Cycle 15905 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1240($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 4 : addi$t4,$t0,660
File Number 4 : $t4 = 660

Clock Cycle 15906 -> 
MRM :
Completed addition of Instruction sw$t1,1240($zero) of Core 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2008($zero) on Line 520

Clock Cycle 15907 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2008($zero) of Core : 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 15908 -> 
MRM :
Completed addition of Instruction sw$t0,2008($zero) of Core 4
DRAM: 
File Number 3 : Completed 17/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,952($zero) on Line 521

Clock Cycle 15909 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,952($zero) of Core : 4
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 15910 -> 
MRM :
Completed addition of Instruction sw$t3,952($zero) of Core 4
DRAM: 
File Number 3 : Completed 19/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2732($zero) on Line 522

Clock Cycle 15911 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2732($zero) of Core : 4
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 15912 -> 
MRM :
Completed addition of Instruction sw$t1,2732($zero) of Core 4
DRAM: 
File Number 3 : Completed 21/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3844($zero) on Line 523

Clock Cycle 15913 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3844($zero) of Core : 4
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 432 12908 on Line 593
Core Execution :

Clock Cycle 15914 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15915 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,220($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 220 $t4 on Line 595
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15916 -> 
MRM :
Completed addition of Instruction sw$t0,3844($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 220 $t4 on Line 595
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,968($zero) on Line 597

Clock Cycle 15917 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15918 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,384($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 384 $t2 on Line 596
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15919 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,968($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 384 $t2 on Line 596
Core Execution :

Clock Cycle 15920 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15921 -> 
MRM :
1/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15922 -> 
MRM :
2/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15923 -> 
MRM :
3/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15924 -> 
MRM :
4/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15925 -> 
MRM :
5/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15926 -> 
MRM :
6/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15927 -> 
MRM :
7/8 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15928 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1824($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1824 3580 on Line 587
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15929 -> 
MRM :
Completed addition of Instruction sw$t4,968($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1084($zero) on Line 598

Clock Cycle 15930 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1084($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15931 -> 
MRM :
Completed addition of Instruction lw$t1,1084($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3252($zero) on Line 599

Clock Cycle 15932 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3252($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15933 -> 
MRM :
Completed addition of Instruction sw$t0,3252($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2872($zero) on Line 600

Clock Cycle 15934 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2872($zero) of Core : 3
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15935 -> 
MRM :
Completed addition of Instruction sw$t2,2872($zero) of Core 3
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,0($zero) on Line 601

Clock Cycle 15936 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,0($zero) of Core : 3
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15937 -> 
MRM :
Completed addition of Instruction lw$t2,0($zero) of Core 3
DRAM: 
File Number 3 : Completed 10/22
Memory at 524720 = 12908
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3984($zero) on Line 602

Clock Cycle 15938 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3984($zero) of Core : 3
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 15939 -> 
MRM :
Completed addition of Instruction lw$t3,3984($zero) of Core 3
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2196($zero) on Line 524

Clock Cycle 15940 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2196($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : addi$t0,$t1,3900
File Number 4 : $t0 = 4800

Clock Cycle 15941 -> 
MRM :
Completed addition of Instruction lw$t3,2196($zero) of Core 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 4 : addi$t4,$t4,2648
File Number 4 : $t4 = 3308

Clock Cycle 15942 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 4 : addi$t1,$t0,2332
File Number 4 : $t1 = 7132

Clock Cycle 15943 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3152($zero) on Line 528

Clock Cycle 15944 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3152($zero) of Core : 4
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 15945 -> 
MRM :
Completed addition of Instruction lw$t3,3152($zero) of Core 4
Removed instruction lw$t3,2196($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 18/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3160($zero) on Line 529

Clock Cycle 15946 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3160($zero) of Core : 4
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 15947 -> 
MRM :
Completed addition of Instruction lw$t0,3160($zero) of Core 4
DRAM: 
File Number 3 : Completed 20/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,428($zero) on Line 530

Clock Cycle 15948 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,428($zero) of Core : 4
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 15949 -> 
MRM :
Completed addition of Instruction lw$t3,428($zero) of Core 4
Removed instruction lw$t3,3152($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1824 3580 on Line 587
Core Execution :

Clock Cycle 15950 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15951 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1676($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1676 12908 on Line 590
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15952 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1676 12908 on Line 590
Core Execution :

Clock Cycle 15953 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15954 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1084($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1084 $t1 on Line 598
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 15955 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1084 $t1 on Line 598
Core Execution :
File Number 3 : addi$t1,$t4,3532
File Number 3 : $t1 = 3532

Clock Cycle 15956 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t4,2728
File Number 3 : $t0 = 2728

Clock Cycle 15957 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1480($zero) on Line 605

Clock Cycle 15958 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15959 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15960 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,952($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 952 0 on Line 521
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 15961 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1480($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 15962 -> 
MRM :
Completed addition of Instruction lw$t0,1480($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1772($zero) on Line 606

Clock Cycle 15963 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1772($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 15964 -> 
MRM :
Completed addition of Instruction lw$t2,1772($zero) of Core 3
Removed instruction lw$t2,0($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 15965 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 15966 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 15967 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 15968 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 15969 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525964 = 12908
Memory at 526112 = 3580
Core Execution :

Clock Cycle 15970 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 15971 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 15972 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 15973 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 15974 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 15975 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 15976 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 15977 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 15978 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 15979 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 15980 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 15981 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 952 0 on Line 521
Core Execution :

Clock Cycle 15982 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15983 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,428($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 428 $t3 on Line 530
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 15984 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 428 $t3 on Line 530
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1296($zero) on Line 531

Clock Cycle 15985 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 15986 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15987 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15988 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 15989 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3100($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3100 6568 on Line 592
Row 768 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 15990 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1296($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 15991 -> 
MRM :
Completed addition of Instruction sw$t3,1296($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 15992 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 15993 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 15994 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 15995 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 15996 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 15997 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 15998 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 15999 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16000 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16001 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16002 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16003 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16004 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16005 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16006 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16007 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16008 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16009 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16010 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3100 6568 on Line 592
Core Execution :

Clock Cycle 16011 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16012 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3400($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3400 12908 on Line 594
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16013 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3400 12908 on Line 594
Core Execution :

Clock Cycle 16014 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16015 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3252($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3252 3964 on Line 599
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16016 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3252 3964 on Line 599
Core Execution :

Clock Cycle 16017 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16018 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3984($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3984 $t3 on Line 602
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16019 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3984 $t3 on Line 602
Core Execution :

Clock Cycle 16020 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16021 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16022 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1480($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1480 $t0 on Line 605
Row 515 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16023 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16024 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16025 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16026 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16027 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16028 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16029 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16030 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16031 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 527388 = 6568
Memory at 527540 = 3964
Memory at 527688 = 12908
Core Execution :

Clock Cycle 16032 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16033 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16034 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16035 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16036 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16037 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16038 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16039 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16040 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16041 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16042 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16043 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1480 $t0 on Line 605
Core Execution :

Clock Cycle 16044 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16045 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1772($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1772 $t2 on Line 606
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16046 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1772 $t2 on Line 606
Core Execution :
File Number 3 : addi$t3,$t2,2544
File Number 3 : $t3 = 2544

Clock Cycle 16047 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2740($zero) on Line 608

Clock Cycle 16048 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16049 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16050 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16051 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16052 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3560($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3560 0 on Line 510
Row 513 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16053 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2740($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16054 -> 
MRM :
Completed addition of Instruction lw$t2,2740($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1116($zero) on Line 609

Clock Cycle 16055 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1116($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16056 -> 
MRM :
Completed addition of Instruction lw$t1,1116($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 16057 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16058 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 16059 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16060 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16061 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16062 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16063 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3560 0 on Line 510
Core Execution :

Clock Cycle 16064 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16065 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3568($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3568 0 on Line 511
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16066 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3568 0 on Line 511
Core Execution :

Clock Cycle 16067 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16068 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3180($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3180 0 on Line 516
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16069 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3180 0 on Line 516
Core Execution :

Clock Cycle 16070 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16071 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3704($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3704 $t2 on Line 517
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16072 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3704 $t2 on Line 517
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2508($zero) on Line 532

Clock Cycle 16073 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16074 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3844($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3844 0 on Line 523
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16075 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2508($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3844 0 on Line 523
Core Execution :

Clock Cycle 16076 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16077 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3160($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3160 $t0 on Line 529
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16078 -> 
MRM :
Completed addition of Instruction sw$t2,2508($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3160 $t0 on Line 529
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2116($zero) on Line 533

Clock Cycle 16079 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t2,272
File Number 4 : $t3 = 272

Clock Cycle 16080 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,1832
File Number 4 : $t3 = 8964

Clock Cycle 16081 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1116($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1116 $t1 on Line 609
Row 771 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16082 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2116($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16083 -> 
MRM :
Completed addition of Instruction lw$t4,2116($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1972($zero) on Line 536

Clock Cycle 16084 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1972($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16085 -> 
MRM :
Completed addition of Instruction lw$t2,1972($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3528($zero) on Line 537

Clock Cycle 16086 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3528($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16087 -> 
MRM :
Completed addition of Instruction lw$t1,3528($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16088 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16089 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16090 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 16091 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16092 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16093 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16094 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16095 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16096 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16097 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16098 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16099 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16100 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16101 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16102 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1116 $t1 on Line 609
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3056($zero) on Line 610

Clock Cycle 16103 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t0,3348
File Number 3 : $t0 = 3348

Clock Cycle 16104 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16105 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16106 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16107 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2732($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2732 900 on Line 522
Row 513 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16108 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3056($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16109 -> 
MRM :
Completed addition of Instruction sw$t1,3056($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2664($zero) on Line 612

Clock Cycle 16110 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2664($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16111 -> 
MRM :
Completed addition of Instruction lw$t3,2664($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 16112 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16113 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 16114 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16115 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16116 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16117 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16118 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2732 900 on Line 522
Core Execution :

Clock Cycle 16119 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16120 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2508($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2508 0 on Line 532
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16121 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2508 0 on Line 532
Core Execution :

Clock Cycle 16122 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16123 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2116($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2116 $t4 on Line 533
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16124 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2116 $t4 on Line 533
Core Execution :
File Number 4 : addi$t3,$t4,1392
File Number 4 : $t3 = 1392

Clock Cycle 16125 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1008($zero) on Line 539

Clock Cycle 16126 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16127 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2820($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2820 3964 on Line 589
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16128 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1008($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16129 -> 
MRM :
Completed addition of Instruction lw$t1,1008($zero) of Core 4
Removed instruction lw$t1,3528($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16130 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16131 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16132 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16133 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16134 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16135 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16136 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789164 = 900
Core Execution :

Clock Cycle 16137 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16138 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16139 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16140 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16141 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16142 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16143 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16144 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16145 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16146 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16147 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16148 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2820 3964 on Line 589
Core Execution :

Clock Cycle 16149 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16150 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2872($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2872 0 on Line 600
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16151 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2872 0 on Line 600
Core Execution :

Clock Cycle 16152 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16153 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2740($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2740 $t2 on Line 608
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16154 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 11188
File Number 3 : Finished Instruction lw 2740 $t2 on Line 608
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2328($zero) on Line 613

Clock Cycle 16155 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t4,2868
File Number 3 : $t2 = 2868

Clock Cycle 16156 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3056($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3056 0 on Line 610
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16157 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2328($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3056 0 on Line 610
Core Execution :

Clock Cycle 16158 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16159 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2664($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2664 $t3 on Line 612
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16160 -> 
MRM :
Completed addition of Instruction sw$t2,2328($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2664 $t3 on Line 612
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,904($zero) on Line 615

Clock Cycle 16161 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t3,196
File Number 3 : $t2 = 196

Clock Cycle 16162 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2328($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2328 11188 on Line 613
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t1,$t1,1208
File Number 3 : $t1 = 1208

Clock Cycle 16163 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,904($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2328 11188 on Line 613
Core Execution :

Clock Cycle 16164 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16165 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16166 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16167 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1240($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1240 900 on Line 518
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16168 -> 
MRM :
Completed addition of Instruction sw$t4,904($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1688($zero) on Line 618

Clock Cycle 16169 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1688($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 16170 -> 
MRM :
Completed addition of Instruction sw$t1,1688($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2624($zero) on Line 619

Clock Cycle 16171 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2624($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16172 -> 
MRM :
Completed addition of Instruction sw$t0,2624($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3552($zero) on Line 620

Clock Cycle 16173 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3552($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16174 -> 
MRM :
Completed addition of Instruction sw$t2,3552($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2844($zero) on Line 621

Clock Cycle 16175 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2844($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : addi$t1,$t3,824
File Number 3 : $t1 = 824

Clock Cycle 16176 -> 
MRM :
Completed addition of Instruction sw$t0,2844($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 526616 = 11188
Memory at 527108 = 3964
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,152($zero) on Line 623

Clock Cycle 16177 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,152($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16178 -> 
MRM :
Completed addition of Instruction lw$t3,152($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16179 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16180 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16181 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16182 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16183 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16184 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16185 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16186 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16187 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16188 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1240 900 on Line 518
Core Execution :

Clock Cycle 16189 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16190 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2008($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2008 0 on Line 520
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16191 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2008 0 on Line 520
Core Execution :

Clock Cycle 16192 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16193 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1296($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1296 0 on Line 531
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16194 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1296 0 on Line 531
Core Execution :

Clock Cycle 16195 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16196 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1972($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1972 $t2 on Line 536
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16197 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1972 $t2 on Line 536
Core Execution :
File Number 4 : addi$t0,$t2,3396
File Number 4 : $t0 = 3396

Clock Cycle 16198 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16199 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,968($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 968 0 on Line 597
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16200 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16201 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16202 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16203 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16204 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16205 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16206 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16207 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16208 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787672 = 900
Core Execution :

Clock Cycle 16209 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16210 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16211 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16212 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16213 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16214 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16215 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16216 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16217 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16218 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16219 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16220 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 968 0 on Line 597
Core Execution :

Clock Cycle 16221 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16222 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,904($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 904 0 on Line 615
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16223 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 904 0 on Line 615
Core Execution :

Clock Cycle 16224 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16225 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,152($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 152 $t3 on Line 623
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16226 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 152 $t3 on Line 623
Core Execution :
File Number 3 : addi$t3,$t1,1728
File Number 3 : $t3 = 2552

Clock Cycle 16227 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,92($zero) on Line 625

Clock Cycle 16228 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16229 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16230 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16231 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1008($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1008 $t1 on Line 539
Row 512 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16232 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,92($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16233 -> 
MRM :
Completed addition of Instruction lw$t4,92($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 16234 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16235 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16236 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16237 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16238 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16239 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16240 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 16241 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16242 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16243 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16244 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16245 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16246 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16247 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16248 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16249 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16250 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16251 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16252 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1008 $t1 on Line 539
Core Execution :
File Number 4 : addi$t4,$t1,612
File Number 4 : $t4 = 612

Clock Cycle 16253 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2672($zero) on Line 542

Clock Cycle 16254 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,92($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 92 $t4 on Line 625
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16255 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2672($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16256 -> 
MRM :
Completed addition of Instruction lw$t0,2672($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,884($zero) on Line 543

Clock Cycle 16257 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,884($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16258 -> 
MRM :
Completed addition of Instruction lw$t4,884($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1452($zero) on Line 544

Clock Cycle 16259 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1452($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16260 -> 
MRM :
Completed addition of Instruction lw$t2,1452($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16261 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16262 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16263 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16264 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16265 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 92 $t4 on Line 625
Core Execution :
File Number 3 : addi$t0,$t4,1244
File Number 3 : $t0 = 1244

Clock Cycle 16266 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2360($zero) on Line 627

Clock Cycle 16267 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t4,20
File Number 3 : $t4 = 20

Clock Cycle 16268 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t2,840
File Number 3 : $t0 = 1036

Clock Cycle 16269 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16270 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16271 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1452($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1452 $t2 on Line 544
Row 512 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16272 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2360($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16273 -> 
MRM :
Completed addition of Instruction sw$t1,2360($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1688($zero) on Line 630

Clock Cycle 16274 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1688($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16275 -> 
MRM :
Completed addition of Instruction sw$t2,1688($zero) of Core 3
Removed instruction sw$t1,1688($zero) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2612($zero) on Line 631

Clock Cycle 16276 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2612($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : addi$t3,$t1,952
File Number 3 : $t3 = 1776

Clock Cycle 16277 -> 
MRM :
Completed addition of Instruction lw$t4,2612($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : addi$t1,$t3,340
File Number 3 : $t1 = 2116

Clock Cycle 16278 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16279 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16280 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16281 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16282 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1452 $t2 on Line 544
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3152($zero) on Line 545

Clock Cycle 16283 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16284 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16285 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2624($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2624 3348 on Line 619
Row 769 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16286 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3152($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16287 -> 
MRM :
Completed addition of Instruction sw$t2,3152($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 16288 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16289 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 16290 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16291 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16292 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16293 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16294 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16295 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16296 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2624 3348 on Line 619
Core Execution :

Clock Cycle 16297 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16298 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2844($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2844 3348 on Line 621
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16299 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2844 3348 on Line 621
Core Execution :

Clock Cycle 16300 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16301 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2360($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2360 824 on Line 627
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16302 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2360 824 on Line 627
Core Execution :

Clock Cycle 16303 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16304 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2612($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2612 $t4 on Line 631
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16305 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 9528
File Number 3 : Finished Instruction lw 2612 $t4 on Line 631
Core Execution :
File Number 3 : addi$t3,$t4,3244
File Number 3 : $t3 = 12772

Clock Cycle 16306 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,780($zero) on Line 635

Clock Cycle 16307 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t3,1476
File Number 3 : $t3 = 14248

Clock Cycle 16308 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16309 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16310 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2672($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2672 $t0 on Line 542
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16311 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,780($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16312 -> 
MRM :
Completed addition of Instruction lw$t2,780($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3868($zero) on Line 637

Clock Cycle 16313 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3868($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16314 -> 
MRM :
Completed addition of Instruction sw$t1,3868($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16315 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16316 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16317 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16318 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16319 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526648 = 824
Memory at 526912 = 3348
Memory at 527132 = 3348
Core Execution :

Clock Cycle 16320 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16321 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16322 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16323 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16324 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16325 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16326 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16327 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16328 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16329 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16330 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16331 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2672 $t0 on Line 542
Core Execution :

Clock Cycle 16332 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16333 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,780($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 780 $t2 on Line 635
Row 770 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16334 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16335 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 16336 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16337 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 16338 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16339 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16340 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16341 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16342 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16343 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16344 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 780 $t2 on Line 635
Core Execution :
File Number 3 : addi$t3,$t2,3260
File Number 3 : $t3 = 3260

Clock Cycle 16345 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3340($zero) on Line 639

Clock Cycle 16346 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16347 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16348 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,884($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 884 $t4 on Line 543
Row 512 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16349 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3340($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16350 -> 
MRM :
Completed addition of Instruction lw$t0,3340($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,512($zero) on Line 640

Clock Cycle 16351 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,512($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t1,$t2,3980
File Number 3 : $t1 = 3980

Clock Cycle 16352 -> 
MRM :
Completed addition of Instruction lw$t3,512($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : addi$t1,$t1,3040
File Number 3 : $t1 = 7020

Clock Cycle 16353 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2372($zero) on Line 643

Clock Cycle 16354 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2372($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 16355 -> 
MRM :
Completed addition of Instruction sw$t2,2372($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16356 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16357 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16358 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16359 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 884 $t4 on Line 543
Core Execution :
File Number 4 : addi$t0,$t4,1188
File Number 4 : $t0 = 1188

Clock Cycle 16360 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,212($zero) on Line 547

Clock Cycle 16361 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t0,368
File Number 4 : $t2 = 1556

Clock Cycle 16362 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16363 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16364 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3552($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3552 196 on Line 620
Row 768 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16365 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,212($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16366 -> 
MRM :
Completed addition of Instruction lw$t1,212($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2052($zero) on Line 549

Clock Cycle 16367 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2052($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16368 -> 
MRM :
Completed addition of Instruction lw$t4,2052($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1160($zero) on Line 550

Clock Cycle 16369 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1160($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16370 -> 
MRM :
Completed addition of Instruction lw$t0,1160($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16371 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16372 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16373 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16374 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16375 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3552 196 on Line 620
Core Execution :

Clock Cycle 16376 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16377 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3868($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3868 2116 on Line 637
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16378 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3868 2116 on Line 637
Core Execution :

Clock Cycle 16379 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16380 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3340($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3340 $t0 on Line 639
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16381 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3340 $t0 on Line 639
Core Execution :
File Number 3 : addi$t1,$t0,1836
File Number 3 : $t1 = 1836

Clock Cycle 16382 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t1,604
File Number 3 : $t1 = 2440

Clock Cycle 16383 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,72($zero) on Line 646

Clock Cycle 16384 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16385 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16386 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16387 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1160($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1160 $t0 on Line 550
Row 515 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16388 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,72($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16389 -> 
MRM :
Completed addition of Instruction lw$t3,72($zero) of Core 3
Removed instruction lw$t3,512($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 16390 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16391 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16392 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16393 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16394 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16395 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16396 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527840 = 196
Memory at 528156 = 2116
Core Execution :

Clock Cycle 16397 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16398 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16399 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16400 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16401 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16402 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16403 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16404 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16405 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16406 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16407 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16408 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1160 $t0 on Line 550
Core Execution :
File Number 4 : addi$t3,$t0,1344
File Number 4 : $t3 = 1344

Clock Cycle 16409 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3728($zero) on Line 552

Clock Cycle 16410 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,72($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 72 $t3 on Line 646
Row 769 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16411 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3728($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16412 -> 
MRM :
Completed addition of Instruction sw$t0,3728($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 16413 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16414 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 16415 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16416 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16417 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16418 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16419 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16420 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16421 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 72 $t3 on Line 646
Core Execution :
File Number 3 : addi$t3,$t2,1464
File Number 3 : $t3 = 1464

Clock Cycle 16422 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2132($zero) on Line 648

Clock Cycle 16423 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16424 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16425 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,212($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 212 $t1 on Line 547
Row 512 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16426 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2132($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16427 -> 
MRM :
Completed addition of Instruction lw$t0,2132($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 16428 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16429 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 16430 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16431 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 16432 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16433 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16434 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16435 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16436 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 212 $t1 on Line 547
Core Execution :
File Number 4 : addi$t1,$t1,2948
File Number 4 : $t1 = 2948

Clock Cycle 16437 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2536($zero) on Line 554

Clock Cycle 16438 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t1,2272
File Number 4 : $t2 = 5220

Clock Cycle 16439 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2372($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2372 0 on Line 643
Row 768 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16440 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2536($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16441 -> 
MRM :
Completed addition of Instruction lw$t3,2536($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2240($zero) on Line 556

Clock Cycle 16442 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2240($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16443 -> 
MRM :
Completed addition of Instruction sw$t0,2240($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1916($zero) on Line 557

Clock Cycle 16444 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1916($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16445 -> 
MRM :
Completed addition of Instruction lw$t4,1916($zero) of Core 4
Removed instruction lw$t4,2052($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16446 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16447 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16448 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16449 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16450 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2372 0 on Line 643
Core Execution :

Clock Cycle 16451 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16452 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2132($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2132 $t0 on Line 648
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16453 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2132 $t0 on Line 648
Core Execution :
File Number 3 : addi$t0,$t2,1192
File Number 3 : $t0 = 1192

Clock Cycle 16454 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1892($zero) on Line 650

Clock Cycle 16455 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t2,3276
File Number 3 : $t0 = 3276

Clock Cycle 16456 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1916($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1916 $t4 on Line 557
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16457 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1892($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16458 -> 
MRM :
Completed addition of Instruction sw$t0,1892($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2632($zero) on Line 652

Clock Cycle 16459 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2632($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16460 -> 
MRM :
Completed addition of Instruction sw$t4,2632($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3892($zero) on Line 653

Clock Cycle 16461 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3892($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16462 -> 
MRM :
Completed addition of Instruction lw$t2,3892($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16463 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16464 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16465 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 16466 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16467 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16468 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16469 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16470 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16471 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16472 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16473 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16474 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16475 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16476 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16477 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1916 $t4 on Line 557
Core Execution :
File Number 4 : addi$t1,$t4,1416
File Number 4 : $t1 = 1416

Clock Cycle 16478 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3780($zero) on Line 559

Clock Cycle 16479 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16480 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16481 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3892($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3892 $t2 on Line 653
Row 769 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16482 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3780($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16483 -> 
MRM :
Completed addition of Instruction lw$t4,3780($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1964($zero) on Line 560

Clock Cycle 16484 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1964($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16485 -> 
MRM :
Completed addition of Instruction lw$t4,1964($zero) of Core 4
Removed instruction lw$t4,3780($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2516($zero) on Line 561

Clock Cycle 16486 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2516($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16487 -> 
MRM :
Completed addition of Instruction lw$t4,2516($zero) of Core 4
Removed instruction lw$t4,1964($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 16488 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16489 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 16490 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16491 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16492 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3892 $t2 on Line 653
Core Execution :
File Number 3 : addi$t1,$t2,1976
File Number 3 : $t1 = 1976

Clock Cycle 16493 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t3,1356
File Number 3 : $t3 = 2820

Clock Cycle 16494 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2460($zero) on Line 656

Clock Cycle 16495 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16496 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2536($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2536 $t3 on Line 554
Row 515 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16497 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2460($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16498 -> 
MRM :
Completed addition of Instruction lw$t4,2460($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,148($zero) on Line 657

Clock Cycle 16499 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,148($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16500 -> 
MRM :
Completed addition of Instruction lw$t1,148($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2236($zero) on Line 658

Clock Cycle 16501 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2236($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16502 -> 
MRM :
Completed addition of Instruction lw$t3,2236($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,852($zero) on Line 659

Clock Cycle 16503 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,852($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16504 -> 
MRM :
Completed addition of Instruction lw$t0,852($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16505 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16506 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16507 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2536 $t3 on Line 554
Core Execution :

Clock Cycle 16508 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16509 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2240($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2240 0 on Line 556
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16510 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2240 0 on Line 556
Core Execution :

Clock Cycle 16511 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16512 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2516($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2516 $t4 on Line 561
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16513 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2516 $t4 on Line 561
Core Execution :
File Number 4 : addi$t4,$t1,1396
File Number 4 : $t4 = 2812

Clock Cycle 16514 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,16($zero) on Line 563

Clock Cycle 16515 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16516 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16517 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2632($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2632 9528 on Line 652
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16518 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,16($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16519 -> 
MRM :
Completed addition of Instruction lw$t1,16($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,312($zero) on Line 564

Clock Cycle 16520 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,312($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16521 -> 
MRM :
Completed addition of Instruction lw$t1,312($zero) of Core 4
Removed instruction lw$t1,16($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2428($zero) on Line 565

Clock Cycle 16522 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2428($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16523 -> 
MRM :
Completed addition of Instruction lw$t0,2428($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,760($zero) on Line 566

Clock Cycle 16524 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,760($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16525 -> 
MRM :
Completed addition of Instruction sw$t3,760($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2244($zero) on Line 567

Clock Cycle 16526 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2244($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 16527 -> 
MRM :
Completed addition of Instruction sw$t3,2244($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3844($zero) on Line 568

Clock Cycle 16528 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3844($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16529 -> 
MRM :
Completed addition of Instruction lw$t4,3844($zero) of Core 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1300($zero) on Line 569

Clock Cycle 16530 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1300($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16531 -> 
MRM :
Completed addition of Instruction lw$t4,1300($zero) of Core 4
Removed instruction lw$t4,3844($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16532 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16533 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16534 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16535 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16536 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16537 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16538 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2632 9528 on Line 652
Core Execution :

Clock Cycle 16539 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16540 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2460($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2460 $t4 on Line 656
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16541 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2460 $t4 on Line 656
Core Execution :

Clock Cycle 16542 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16543 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2236($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2236 $t3 on Line 658
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16544 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2236 $t3 on Line 658
Core Execution :
File Number 3 : addi$t3,$t3,904
File Number 3 : $t3 = 904

Clock Cycle 16545 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16546 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16547 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16548 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16549 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16550 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2428($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2428 $t0 on Line 565
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16551 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16552 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 16553 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16554 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16555 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16556 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16557 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16558 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16559 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526920 = 9528
Core Execution :

Clock Cycle 16560 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16561 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16562 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16563 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16564 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16565 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16566 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16567 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16568 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16569 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16570 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16571 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2428 $t0 on Line 565
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3316($zero) on Line 570

Clock Cycle 16572 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16573 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2244($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2244 0 on Line 567
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16574 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3316($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2244 0 on Line 567
Core Execution :

Clock Cycle 16575 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16576 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,148($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 148 $t1 on Line 657
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16577 -> 
MRM :
Completed addition of Instruction sw$t0,3316($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3736($zero) on Line 571

Clock Cycle 16578 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3736($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : addi$t3,$t0,2472
File Number 4 : $t3 = 2472

Clock Cycle 16579 -> 
MRM :
Completed addition of Instruction lw$t4,3736($zero) of Core 4
Removed instruction lw$t4,1300($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2724($zero) on Line 573

Clock Cycle 16580 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2724($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16581 -> 
MRM :
Completed addition of Instruction sw$t2,2724($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16582 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16583 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16584 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16585 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788676 = 0
Core Execution :

Clock Cycle 16586 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16587 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16588 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16589 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16590 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16591 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16592 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16593 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16594 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16595 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16596 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16597 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 148 $t1 on Line 657
Core Execution :
File Number 3 : addi$t4,$t1,828
File Number 3 : $t4 = 828

Clock Cycle 16598 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16599 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,852($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 852 $t0 on Line 659
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16600 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 852 $t0 on Line 659
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1024($zero) on Line 662

Clock Cycle 16601 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t4,492
File Number 3 : $t4 = 1320

Clock Cycle 16602 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16603 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,312($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 312 $t1 on Line 564
Row 512 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16604 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1024($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16605 -> 
MRM :
Completed addition of Instruction sw$t0,1024($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3048($zero) on Line 664

Clock Cycle 16606 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3048($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16607 -> 
MRM :
Completed addition of Instruction lw$t1,3048($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 16608 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16609 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 16610 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16611 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16612 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16613 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16614 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 312 $t1 on Line 564
Core Execution :
File Number 4 : addi$t3,$t1,3892
File Number 4 : $t3 = 3892

Clock Cycle 16615 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1472($zero) on Line 575

Clock Cycle 16616 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,760($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 760 0 on Line 566
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16617 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1472($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 760 0 on Line 566
Core Execution :

Clock Cycle 16618 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16619 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16620 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3048($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3048 $t1 on Line 664
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16621 -> 
MRM :
Completed addition of Instruction lw$t2,1472($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16622 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16623 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16624 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16625 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16626 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16627 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16628 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16629 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 16630 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16631 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16632 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16633 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16634 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16635 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16636 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16637 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16638 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16639 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16640 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16641 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3048 $t1 on Line 664
Core Execution :
File Number 3 : addi$t1,$t1,456
File Number 3 : $t1 = 456

Clock Cycle 16642 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1232($zero) on Line 666

Clock Cycle 16643 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16644 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16645 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16646 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3152($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3152 0 on Line 545
Row 514 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16647 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1232($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16648 -> 
MRM :
Completed addition of Instruction sw$t4,1232($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,148($zero) on Line 667

Clock Cycle 16649 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,148($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16650 -> 
MRM :
Completed addition of Instruction sw$t0,148($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2116($zero) on Line 668

Clock Cycle 16651 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2116($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : addi$t1,$t1,176
File Number 3 : $t1 = 632

Clock Cycle 16652 -> 
MRM :
Completed addition of Instruction lw$t3,2116($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : addi$t4,$t4,64
File Number 3 : $t4 = 1384

Clock Cycle 16653 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2676($zero) on Line 671

Clock Cycle 16654 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2676($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : addi$t4,$t0,2072
File Number 3 : $t4 = 2072

Clock Cycle 16655 -> 
MRM :
Completed addition of Instruction sw$t2,2676($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16656 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16657 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3152 0 on Line 545
Core Execution :

Clock Cycle 16658 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16659 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3728($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3728 0 on Line 552
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16660 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3728 0 on Line 552
Core Execution :

Clock Cycle 16661 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16662 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3316($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3316 0 on Line 570
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16663 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3316 0 on Line 570
Core Execution :

Clock Cycle 16664 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16665 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3736($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3736 $t4 on Line 571
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16666 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3736 $t4 on Line 571
Core Execution :
File Number 4 : addi$t3,$t4,2036
File Number 4 : $t3 = 2036

Clock Cycle 16667 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3580($zero) on Line 577

Clock Cycle 16668 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16669 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16670 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2116($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2116 $t3 on Line 668
Row 771 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16671 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3580($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16672 -> 
MRM :
Completed addition of Instruction sw$t0,3580($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16673 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16674 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16675 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16676 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16677 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16678 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16679 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 16680 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16681 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16682 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16683 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16684 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16685 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16686 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16687 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16688 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16689 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16690 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16691 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2116 $t3 on Line 668
Core Execution :
File Number 3 : addi$t3,$t0,2068
File Number 3 : $t3 = 2068

Clock Cycle 16692 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t0,2740
File Number 3 : $t4 = 2740

Clock Cycle 16693 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2676($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2676 0 on Line 671
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t3,$t4,2360
File Number 3 : $t3 = 5100

Clock Cycle 16694 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2676 0 on Line 671
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,648($zero) on Line 676

Clock Cycle 16695 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16696 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16697 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16698 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1472($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1472 $t2 on Line 575
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16699 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,648($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16700 -> 
MRM :
Completed addition of Instruction sw$t2,648($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1636($zero) on Line 677

Clock Cycle 16701 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1636($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16702 -> 
MRM :
Completed addition of Instruction lw$t4,1636($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1368($zero) on Line 678

Clock Cycle 16703 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1368($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16704 -> 
MRM :
Completed addition of Instruction sw$t2,1368($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16705 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16706 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16707 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 16708 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16709 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16710 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16711 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16712 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16713 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16714 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16715 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16716 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16717 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16718 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16719 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1472 $t2 on Line 575
Core Execution :
File Number 4 : addi$t2,$t3,3168
File Number 4 : $t2 = 5204

Clock Cycle 16720 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,704($zero) on Line 579

Clock Cycle 16721 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16722 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1688($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1688 196 on Line 630
Row 769 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16723 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16724 -> 
MRM :
Completed addition of Instruction sw$t2,704($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,288($zero) on Line 580

Clock Cycle 16725 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,288($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t1,$t1,2412
File Number 4 : $t1 = 2412

Clock Cycle 16726 -> 
MRM :
Completed addition of Instruction sw$t0,288($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : addi$t2,$t3,3524
File Number 4 : $t2 = 5560

Clock Cycle 16727 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : addi$t2,$t1,3992
File Number 4 : $t2 = 6404

Clock Cycle 16728 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,476($zero) on Line 584

Clock Cycle 16729 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,476($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16730 -> 
MRM :
Completed addition of Instruction lw$t2,476($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1264($zero) on Line 585

Clock Cycle 16731 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1264($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16732 -> 
MRM :
Completed addition of Instruction sw$t1,1264($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16733 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1688 196 on Line 630
Core Execution :

Clock Cycle 16734 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16735 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1892($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1892 1192 on Line 650
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16736 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1892 1192 on Line 650
Core Execution :

Clock Cycle 16737 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16738 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1024($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1024 0 on Line 662
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16739 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1024 0 on Line 662
Core Execution :

Clock Cycle 16740 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16741 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1232($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1232 1320 on Line 666
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16742 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1232 1320 on Line 666
Core Execution :

Clock Cycle 16743 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16744 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1636($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1636 $t4 on Line 677
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16745 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1636 $t4 on Line 677
Core Execution :
File Number 3 : addi$t3,$t4,2492
File Number 3 : $t3 = 2492

Clock Cycle 16746 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t1,3348
File Number 3 : $t4 = 3980

Clock Cycle 16747 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1368($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1368 0 on Line 678
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1796($zero) on Line 681

Clock Cycle 16748 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1796($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1368 0 on Line 678
Core Execution :

Clock Cycle 16749 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16750 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16751 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,704($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 704 5204 on Line 579
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16752 -> 
MRM :
Completed addition of Instruction lw$t3,1796($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3108($zero) on Line 682

Clock Cycle 16753 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3108($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : addi$t4,$t2,2656
File Number 3 : $t4 = 2656

Clock Cycle 16754 -> 
MRM :
Completed addition of Instruction sw$t0,3108($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1820($zero) on Line 684

Clock Cycle 16755 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1820($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16756 -> 
MRM :
Completed addition of Instruction lw$t2,1820($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16757 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16758 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16759 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16760 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525520 = 1320
Memory at 525976 = 196
Memory at 526180 = 1192
Core Execution :

Clock Cycle 16761 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16762 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16763 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16764 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16765 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16766 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16767 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16768 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16769 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16770 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16771 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16772 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 704 5204 on Line 579
Core Execution :

Clock Cycle 16773 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16774 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,288($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 288 0 on Line 580
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16775 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 288 0 on Line 580
Core Execution :

Clock Cycle 16776 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16777 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,476($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 476 $t2 on Line 584
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16778 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 476 $t2 on Line 584
Core Execution :
File Number 4 : addi$t2,$t1,1144
File Number 4 : $t2 = 3556

Clock Cycle 16779 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t1,3096
File Number 4 : $t4 = 5508

Clock Cycle 16780 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1876($zero) on Line 588

Clock Cycle 16781 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1796($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1796 $t3 on Line 681
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16782 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1876($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16783 -> 
MRM :
Completed addition of Instruction sw$t2,1876($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,588($zero) on Line 589

Clock Cycle 16784 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,588($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16785 -> 
MRM :
Completed addition of Instruction sw$t0,588($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1620($zero) on Line 590

Clock Cycle 16786 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1620($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16787 -> 
MRM :
Completed addition of Instruction lw$t0,1620($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2896($zero) on Line 591

Clock Cycle 16788 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2896($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16789 -> 
MRM :
Completed addition of Instruction lw$t0,2896($zero) of Core 4
Removed instruction lw$t0,1620($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16790 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787136 = 5204
Core Execution :

Clock Cycle 16791 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16792 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16793 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16794 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16795 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16796 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16797 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16798 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16799 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16800 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16801 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16802 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1796 $t3 on Line 681
Core Execution :

Clock Cycle 16803 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16804 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1820($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1820 $t2 on Line 684
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16805 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1820 $t2 on Line 684
Core Execution :
File Number 3 : addi$t0,$t2,1280
File Number 3 : $t0 = 1280

Clock Cycle 16806 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3500($zero) on Line 686

Clock Cycle 16807 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16808 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16809 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16810 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16811 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2724($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2724 5220 on Line 573
Row 513 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 16812 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3500($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16813 -> 
MRM :
Completed addition of Instruction lw$t3,3500($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3168($zero) on Line 687

Clock Cycle 16814 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3168($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16815 -> 
MRM :
Completed addition of Instruction lw$t2,3168($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 16816 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16817 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 16818 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16819 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 16820 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16821 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16822 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2724 5220 on Line 573
Core Execution :

Clock Cycle 16823 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16824 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2896($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2896 $t0 on Line 591
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16825 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2896 $t0 on Line 591
Core Execution :
File Number 4 : addi$t1,$t0,1912
File Number 4 : $t1 = 1912

Clock Cycle 16826 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,704($zero) on Line 593

Clock Cycle 16827 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16828 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3108($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3108 0 on Line 682
Row 770 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16829 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16830 -> 
MRM :
Completed addition of Instruction lw$t2,704($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16831 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16832 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16833 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16834 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16835 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16836 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16837 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789156 = 5220
Core Execution :

Clock Cycle 16838 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16839 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16840 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16841 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16842 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16843 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16844 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16845 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16846 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16847 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16848 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16849 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3108 0 on Line 682
Core Execution :

Clock Cycle 16850 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16851 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3500($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3500 $t3 on Line 686
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16852 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3500 $t3 on Line 686
Core Execution :
File Number 3 : addi$t3,$t1,2340
File Number 3 : $t3 = 2972

Clock Cycle 16853 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1792($zero) on Line 689

Clock Cycle 16854 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3168($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3168 $t2 on Line 687
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16855 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1792($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3168 $t2 on Line 687
Core Execution :

Clock Cycle 16856 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16857 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16858 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,588($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 588 0 on Line 589
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16859 -> 
MRM :
Completed addition of Instruction lw$t4,1792($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,784($zero) on Line 690

Clock Cycle 16860 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,784($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 16861 -> 
MRM :
Completed addition of Instruction lw$t2,784($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16862 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16863 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16864 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16865 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16866 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16867 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 16868 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16869 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16870 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16871 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16872 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16873 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16874 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16875 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16876 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16877 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16878 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16879 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 588 0 on Line 589
Core Execution :

Clock Cycle 16880 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16881 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,704($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 704 $t2 on Line 593
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16882 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 5204
File Number 4 : Finished Instruction lw 704 $t2 on Line 593
Core Execution :
File Number 4 : addi$t2,$t1,3124
File Number 4 : $t2 = 5036

Clock Cycle 16883 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,808($zero) on Line 595

Clock Cycle 16884 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,148($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 148 0 on Line 667
Row 768 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16885 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,808($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 16886 -> 
MRM :
Completed addition of Instruction sw$t0,808($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1636($zero) on Line 596

Clock Cycle 16887 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1636($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 16888 -> 
MRM :
Completed addition of Instruction sw$t0,1636($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3220($zero) on Line 597

Clock Cycle 16889 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3220($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16890 -> 
MRM :
Completed addition of Instruction sw$t1,3220($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,648($zero) on Line 598

Clock Cycle 16891 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,648($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16892 -> 
MRM :
Completed addition of Instruction lw$t1,648($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,208($zero) on Line 599

Clock Cycle 16893 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,208($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 16894 -> 
MRM :
Completed addition of Instruction lw$t0,208($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16895 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16896 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16897 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16898 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16899 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16900 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16901 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16902 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16903 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16904 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16905 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 148 0 on Line 667
Core Execution :

Clock Cycle 16906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16907 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,648($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 648 0 on Line 676
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16908 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 648 0 on Line 676
Core Execution :

Clock Cycle 16909 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,784($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 784 $t2 on Line 690
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16911 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 1168
File Number 3 : Finished Instruction lw 784 $t2 on Line 690
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2596($zero) on Line 691

Clock Cycle 16912 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16913 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16914 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,808($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 808 0 on Line 595
Row 512 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 16915 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2596($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 16916 -> 
MRM :
Completed addition of Instruction sw$t2,2596($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 16917 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 16918 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 16919 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 16920 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 16921 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 16922 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 16923 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 16924 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 16925 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 16926 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 16927 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 16928 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 16929 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 16930 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 16931 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 16932 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 16933 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 16934 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 16935 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 808 0 on Line 595
Core Execution :

Clock Cycle 16936 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16937 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,648($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 648 $t1 on Line 598
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16938 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 648 $t1 on Line 598
Core Execution :
File Number 4 : addi$t3,$t1,2268
File Number 4 : $t3 = 2268

Clock Cycle 16939 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3464($zero) on Line 601

Clock Cycle 16940 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,208($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 208 $t0 on Line 599
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 16941 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3464($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 208 $t0 on Line 599
Core Execution :
File Number 4 : addi$t0,$t4,1104
File Number 4 : $t0 = 6612

Clock Cycle 16942 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16943 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1792($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1792 $t4 on Line 689
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 16944 -> 
MRM :
Completed addition of Instruction sw$t3,3464($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3576($zero) on Line 603

Clock Cycle 16945 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3576($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 16946 -> 
MRM :
Completed addition of Instruction lw$t0,3576($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,768($zero) on Line 604

Clock Cycle 16947 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,768($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 16948 -> 
MRM :
Completed addition of Instruction lw$t3,768($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 16949 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 16950 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 16951 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 16952 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 16953 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 16954 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 16955 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 16956 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 16957 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 16958 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 16959 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 16960 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 16961 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 16962 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 16963 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 16964 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1792 $t4 on Line 689
Core Execution :
File Number 3 : addi$t4,$t0,1840
File Number 3 : $t4 = 3120

Clock Cycle 16965 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3832($zero) on Line 693

Clock Cycle 16966 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t4,1844
File Number 3 : $t0 = 4964

Clock Cycle 16967 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,768($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 768 $t3 on Line 604
Row 513 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :
File Number 3 : addi$t4,$t3,2148
File Number 3 : $t4 = 5120

Clock Cycle 16968 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3832($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 16969 -> 
MRM :
Completed addition of Instruction sw$t2,3832($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1692($zero) on Line 696

Clock Cycle 16970 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1692($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 16971 -> 
MRM :
Completed addition of Instruction sw$t3,1692($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3896($zero) on Line 697

Clock Cycle 16972 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3896($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 16973 -> 
MRM :
Completed addition of Instruction sw$t0,3896($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,752($zero) on Line 698

Clock Cycle 16974 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,752($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 16975 -> 
MRM :
Completed addition of Instruction lw$t2,752($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,200($zero) on Line 699

Clock Cycle 16976 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,200($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 16977 -> 
MRM :
Completed addition of Instruction sw$t1,200($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 16978 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 768 $t3 on Line 604
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3584($zero) on Line 605

Clock Cycle 16979 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16980 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,752($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 752 $t2 on Line 698
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 16981 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3584($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 16982 -> 
MRM :
Completed addition of Instruction sw$t3,3584($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3552($zero) on Line 606

Clock Cycle 16983 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3552($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 16984 -> 
MRM :
Completed addition of Instruction sw$t1,3552($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1880($zero) on Line 607

Clock Cycle 16985 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1880($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 16986 -> 
MRM :
Completed addition of Instruction lw$t4,1880($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1752($zero) on Line 608

Clock Cycle 16987 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1752($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 16988 -> 
MRM :
Completed addition of Instruction sw$t2,1752($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3720($zero) on Line 609

Clock Cycle 16989 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3720($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 16990 -> 
MRM :
1/2 completed for adding Instruction lw$t0,3720($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 16991 -> 
MRM :
Completed addition of Instruction lw$t0,3720($zero) of Core 4
Removed instruction lw$t0,3576($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 752 $t2 on Line 698
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,556($zero) on Line 700

Clock Cycle 16992 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16993 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,200($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 200 632 on Line 699
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 16994 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,556($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 200 632 on Line 699
Core Execution :

Clock Cycle 16995 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 16996 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16997 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16998 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 16999 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17000 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17001 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1692($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1692 2972 on Line 696
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17002 -> 
MRM :
Completed addition of Instruction sw$t2,556($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,472($zero) on Line 701

Clock Cycle 17003 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,472($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17004 -> 
MRM :
Completed addition of Instruction lw$t0,472($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2344($zero) on Line 702

Clock Cycle 17005 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2344($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 3 : addi$t3,$t4,1904
File Number 3 : $t3 = 7024

Clock Cycle 17006 -> 
MRM :
Completed addition of Instruction lw$t0,2344($zero) of Core 3
Removed instruction lw$t0,472($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 3 : addi$t1,$t4,3404
File Number 3 : $t1 = 8524
File Number 4 : DRAM Request(Read) Issued for lw$t0,1000($zero) on Line 610

Clock Cycle 17007 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1000($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17008 -> 
MRM :
Completed addition of Instruction lw$t0,1000($zero) of Core 4
Removed instruction lw$t0,3720($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1328($zero) on Line 705

Clock Cycle 17009 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1328($zero) of Core : 3
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17010 -> 
MRM :
Completed addition of Instruction lw$t4,1328($zero) of Core 3
DRAM: 
File Number 3 : Completed 10/22
Memory at 524488 = 632
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3596($zero) on Line 611

Clock Cycle 17011 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3596($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17012 -> 
MRM :
Completed addition of Instruction lw$t3,3596($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17013 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17014 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17015 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17016 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17017 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17018 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17019 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17020 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17021 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17022 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1692 2972 on Line 696
Core Execution :

Clock Cycle 17023 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17024 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1328($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1328 $t4 on Line 705
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17025 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1328 $t4 on Line 705
Core Execution :

Clock Cycle 17026 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17027 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17028 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2596($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2596 1168 on Line 691
Row 513 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17029 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17030 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17031 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17032 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17033 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17034 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17035 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17036 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17037 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525980 = 2972
Core Execution :

Clock Cycle 17038 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17039 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17040 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17041 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17042 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17043 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17044 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17045 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17046 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17047 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17048 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17049 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2596 1168 on Line 691
Core Execution :

Clock Cycle 17050 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17051 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2344($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2344 $t0 on Line 702
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17052 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2344 $t0 on Line 702
Core Execution :
File Number 3 : addi$t0,$t3,3588
File Number 3 : $t0 = 10612

Clock Cycle 17053 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,712($zero) on Line 707

Clock Cycle 17054 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t1,420
File Number 3 : $t1 = 8944

Clock Cycle 17055 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17056 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17057 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1264($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1264 2412 on Line 585
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17058 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,712($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17059 -> 
MRM :
Completed addition of Instruction lw$t3,712($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 17060 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17061 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17062 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17063 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17064 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17065 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17066 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526884 = 1168
Core Execution :

Clock Cycle 17067 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17068 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17069 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17070 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17071 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17072 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17073 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17074 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17075 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17076 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17077 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17078 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1264 2412 on Line 585
Core Execution :

Clock Cycle 17079 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17080 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1876($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1876 3556 on Line 588
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17081 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1876 3556 on Line 588
Core Execution :

Clock Cycle 17082 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17083 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1636($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1636 0 on Line 596
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17084 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1636 0 on Line 596
Core Execution :

Clock Cycle 17085 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17086 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1880($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1880 $t4 on Line 607
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17087 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1880 $t4 on Line 607
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1256($zero) on Line 612

Clock Cycle 17088 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17089 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1752($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1752 5036 on Line 608
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17090 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1256($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1752 5036 on Line 608
Core Execution :

Clock Cycle 17091 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17092 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 556 0 on Line 700
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17093 -> 
MRM :
Completed addition of Instruction sw$t4,1256($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17094 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17095 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17096 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17097 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17098 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17099 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17100 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17101 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787696 = 2412
Memory at 788184 = 5036
Memory at 788308 = 3556
Core Execution :

Clock Cycle 17102 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17103 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17104 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17105 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17106 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17107 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17108 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17109 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17110 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17111 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17112 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17113 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 556 0 on Line 700
Core Execution :

Clock Cycle 17114 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17115 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,712($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 712 $t3 on Line 707
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17116 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 712 $t3 on Line 707
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3940($zero) on Line 709

Clock Cycle 17117 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17118 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17119 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17120 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17121 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3580($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3580 0 on Line 577
Row 512 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17122 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3940($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17123 -> 
MRM :
Completed addition of Instruction sw$t3,3940($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1156($zero) on Line 710

Clock Cycle 17124 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1156($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t1,$t0,1276
File Number 3 : $t1 = 11888

Clock Cycle 17125 -> 
MRM :
Completed addition of Instruction lw$t2,1156($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3608($zero) on Line 712

Clock Cycle 17126 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3608($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17127 -> 
MRM :
Completed addition of Instruction lw$t1,3608($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1448($zero) on Line 713

Clock Cycle 17128 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1448($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17129 -> 
MRM :
Completed addition of Instruction sw$t3,1448($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17130 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524844 = 0
Core Execution :

Clock Cycle 17131 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17132 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17133 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17134 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17135 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17136 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17137 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17138 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17139 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17140 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17141 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17142 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3580 0 on Line 577
Core Execution :

Clock Cycle 17143 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17144 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3220($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3220 1912 on Line 597
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17145 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3220 1912 on Line 597
Core Execution :

Clock Cycle 17146 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17147 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3464($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3464 2268 on Line 601
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17148 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3464 2268 on Line 601
Core Execution :

Clock Cycle 17149 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17150 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3584($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3584 0 on Line 605
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17151 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3584 0 on Line 605
Core Execution :

Clock Cycle 17152 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17153 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3552($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3552 0 on Line 606
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17154 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3552 0 on Line 606
Core Execution :

Clock Cycle 17155 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17156 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3596($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3596 $t3 on Line 611
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17157 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3596 $t3 on Line 611
Core Execution :
File Number 4 : addi$t3,$t2,2940
File Number 4 : $t3 = 7976

Clock Cycle 17158 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17159 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17160 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3832($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3832 1168 on Line 693
Row 771 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17161 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17162 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17163 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17164 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17165 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17166 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17167 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17168 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17169 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789652 = 1912
Memory at 789896 = 2268
Core Execution :

Clock Cycle 17170 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17171 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17172 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17173 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17174 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17175 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17176 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17177 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17178 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17179 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17180 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17181 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3832 1168 on Line 693
Core Execution :

Clock Cycle 17182 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17183 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3896($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3896 4964 on Line 697
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17184 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3896 4964 on Line 697
Core Execution :

Clock Cycle 17185 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17186 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3940($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3940 0 on Line 709
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17187 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3940 0 on Line 709
Core Execution :

Clock Cycle 17188 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17189 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3608($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3608 $t1 on Line 712
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17190 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3608 $t1 on Line 712
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1040($zero) on Line 714

Clock Cycle 17191 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17192 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17193 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1000($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1000 $t0 on Line 610
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17194 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1040($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17195 -> 
MRM :
Completed addition of Instruction sw$t1,1040($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1908($zero) on Line 715

Clock Cycle 17196 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1908($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17197 -> 
MRM :
Completed addition of Instruction sw$t3,1908($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17198 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17199 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17200 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17201 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17202 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 528120 = 1168
Memory at 528184 = 4964
Core Execution :

Clock Cycle 17203 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17204 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17205 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17206 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17207 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17208 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17209 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17210 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17211 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17212 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17213 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17214 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1000 $t0 on Line 610
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1568($zero) on Line 614

Clock Cycle 17215 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17216 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1156($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1156 $t2 on Line 710
Row 768 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17217 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1568($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17218 -> 
MRM :
Completed addition of Instruction sw$t0,1568($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3892($zero) on Line 615

Clock Cycle 17219 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3892($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 17220 -> 
MRM :
Completed addition of Instruction lw$t3,3892($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,644($zero) on Line 616

Clock Cycle 17221 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,644($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 17222 -> 
MRM :
Completed addition of Instruction lw$t1,644($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3964($zero) on Line 617

Clock Cycle 17223 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3964($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17224 -> 
MRM :
Completed addition of Instruction lw$t1,3964($zero) of Core 4
Removed instruction lw$t1,644($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3980($zero) on Line 618

Clock Cycle 17225 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3980($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17226 -> 
MRM :
Completed addition of Instruction lw$t1,3980($zero) of Core 4
Removed instruction lw$t1,3964($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17227 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1156 $t2 on Line 710
Core Execution :
File Number 3 : addi$t1,$t2,56
File Number 3 : $t1 = 56

Clock Cycle 17228 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t2,1776
File Number 3 : $t0 = 1776

Clock Cycle 17229 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1448($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1448 0 on Line 713
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3972($zero) on Line 718

Clock Cycle 17230 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3972($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1448 0 on Line 713
Core Execution :

Clock Cycle 17231 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17232 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1040($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1040 0 on Line 714
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17233 -> 
MRM :
Completed addition of Instruction sw$t1,3972($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1040 0 on Line 714
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1516($zero) on Line 719

Clock Cycle 17234 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17235 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1908($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1908 0 on Line 715
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17236 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1516($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1908 0 on Line 715
Core Execution :

Clock Cycle 17237 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17238 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17239 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17240 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3892($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3892 $t3 on Line 615
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17241 -> 
MRM :
Completed addition of Instruction sw$t3,1516($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2424($zero) on Line 720

Clock Cycle 17242 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2424($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 17243 -> 
MRM :
Completed addition of Instruction lw$t3,2424($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1092($zero) on Line 721

Clock Cycle 17244 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1092($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17245 -> 
MRM :
Completed addition of Instruction sw$t1,1092($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,788($zero) on Line 722

Clock Cycle 17246 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,788($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17247 -> 
MRM :
Completed addition of Instruction lw$t1,788($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17248 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17249 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 17250 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17251 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17252 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17253 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17254 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17255 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17256 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17257 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17258 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17259 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17260 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17261 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3892 $t3 on Line 615
Core Execution :

Clock Cycle 17262 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17263 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3980($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3980 $t1 on Line 618
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17264 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3980 $t1 on Line 618
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,880($zero) on Line 619

Clock Cycle 17265 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17266 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17267 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17268 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2424($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2424 $t3 on Line 720
Row 771 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17269 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,880($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17270 -> 
MRM :
Completed addition of Instruction sw$t1,880($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3964($zero) on Line 620

Clock Cycle 17271 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3964($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t0,$t3,776
File Number 4 : $t0 = 776

Clock Cycle 17272 -> 
MRM :
Completed addition of Instruction sw$t3,3964($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,376($zero) on Line 622

Clock Cycle 17273 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,376($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 17274 -> 
MRM :
Completed addition of Instruction lw$t0,376($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 17275 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17276 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 17277 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17278 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17279 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2424 $t3 on Line 720
Core Execution :
File Number 3 : addi$t3,$t3,3988
File Number 3 : $t3 = 3988

Clock Cycle 17280 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2600($zero) on Line 724

Clock Cycle 17281 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17282 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17283 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17284 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,880($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 880 0 on Line 619
Row 514 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 17285 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2600($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 17286 -> 
MRM :
Completed addition of Instruction lw$t4,2600($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 17287 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 17288 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 17289 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 17290 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 17291 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 17292 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 17293 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 17294 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 17295 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 880 0 on Line 619
Core Execution :

Clock Cycle 17296 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17297 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,376($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 376 $t0 on Line 622
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17298 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 376 $t0 on Line 622
Core Execution :
File Number 4 : addi$t2,$t0,1208
File Number 4 : $t2 = 1208

Clock Cycle 17299 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1432($zero) on Line 624

Clock Cycle 17300 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,788($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 788 $t1 on Line 722
Row 768 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17301 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1432($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17302 -> 
MRM :
Completed addition of Instruction lw$t3,1432($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,764($zero) on Line 625

Clock Cycle 17303 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,764($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17304 -> 
MRM :
Completed addition of Instruction lw$t2,764($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2660($zero) on Line 626

Clock Cycle 17305 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2660($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17306 -> 
MRM :
Completed addition of Instruction sw$t4,2660($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17307 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17308 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17309 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787312 = 0
Core Execution :

Clock Cycle 17310 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17311 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17312 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17313 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17314 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17315 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17316 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17317 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17318 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17319 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17320 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17321 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 788 $t1 on Line 722
Core Execution :
File Number 3 : addi$t3,$t1,1772
File Number 3 : $t3 = 1772

Clock Cycle 17322 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17323 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17324 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17325 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17326 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,764($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 764 $t2 on Line 625
Row 512 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 17327 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 17328 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 17329 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 17330 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 17331 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 17332 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 17333 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 17334 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 17335 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 17336 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 17337 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 764 $t2 on Line 625
Core Execution :
File Number 4 : addi$t2,$t2,172
File Number 4 : $t2 = 172

Clock Cycle 17338 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2496($zero) on Line 628

Clock Cycle 17339 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17340 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2600($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2600 $t4 on Line 724
Row 768 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17341 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2496($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17342 -> 
MRM :
Completed addition of Instruction lw$t1,2496($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1416($zero) on Line 629

Clock Cycle 17343 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1416($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 17344 -> 
MRM :
Completed addition of Instruction lw$t1,1416($zero) of Core 4
Removed instruction lw$t1,2496($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 17345 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 17346 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 17347 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17348 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 17349 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17350 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17351 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2600 $t4 on Line 724
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2528($zero) on Line 726

Clock Cycle 17352 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17353 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17354 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17355 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1256($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1256 0 on Line 612
Row 514 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 17356 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2528($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 17357 -> 
MRM :
Completed addition of Instruction sw$t4,2528($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,60($zero) on Line 727

Clock Cycle 17358 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,60($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t4,$t4,2276
File Number 3 : $t4 = 2276

Clock Cycle 17359 -> 
MRM :
Completed addition of Instruction sw$t1,60($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,188($zero) on Line 729

Clock Cycle 17360 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,188($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : addi$t2,$t1,1976
File Number 3 : $t2 = 1976

Clock Cycle 17361 -> 
MRM :
Completed addition of Instruction sw$t4,188($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,940($zero) on Line 731

Clock Cycle 17362 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,940($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 17363 -> 
MRM :
Completed addition of Instruction lw$t3,940($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2904($zero) on Line 732

Clock Cycle 17364 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2904($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 17365 -> 
MRM :
Completed addition of Instruction sw$t1,2904($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 17366 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1256 0 on Line 612
Core Execution :

Clock Cycle 17367 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17368 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1568($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1568 0 on Line 614
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17369 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1568 0 on Line 614
Core Execution :

Clock Cycle 17370 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17371 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1432($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1432 $t3 on Line 624
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17372 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 1844
File Number 4 : Finished Instruction lw 1432 $t3 on Line 624
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,100($zero) on Line 630

Clock Cycle 17373 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17374 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1416($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1416 $t1 on Line 629
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17375 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,100($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 1972
File Number 4 : Finished Instruction lw 1416 $t1 on Line 629
Core Execution :

Clock Cycle 17376 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17377 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,60($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 60 0 on Line 727
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17378 -> 
MRM :
Completed addition of Instruction sw$t3,100($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,632($zero) on Line 631

Clock Cycle 17379 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,632($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17380 -> 
MRM :
Completed addition of Instruction sw$t0,632($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,460($zero) on Line 632

Clock Cycle 17381 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,460($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17382 -> 
MRM :
Completed addition of Instruction sw$t0,460($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3280($zero) on Line 633

Clock Cycle 17383 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3280($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t4,$t0,3208
File Number 4 : $t4 = 3208

Clock Cycle 17384 -> 
MRM :
Completed addition of Instruction sw$t3,3280($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1848($zero) on Line 635

Clock Cycle 17385 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1848($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17386 -> 
MRM :
Completed addition of Instruction lw$t0,1848($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3164($zero) on Line 636

Clock Cycle 17387 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3164($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17388 -> 
MRM :
Completed addition of Instruction lw$t3,3164($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1256($zero) on Line 637

Clock Cycle 17389 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1256($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17390 -> 
MRM :
Completed addition of Instruction lw$t3,1256($zero) of Core 4
Removed instruction lw$t3,3164($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 14/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,412($zero) on Line 638

Clock Cycle 17391 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,412($zero) of Core : 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17392 -> 
MRM :
Completed addition of Instruction sw$t1,412($zero) of Core 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17393 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17394 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17395 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17396 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17397 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17398 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 60 0 on Line 727
Core Execution :

Clock Cycle 17399 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17400 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,188($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 188 2276 on Line 729
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17401 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 188 2276 on Line 729
Core Execution :

Clock Cycle 17402 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17403 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,940($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 940 $t3 on Line 731
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17404 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 940 $t3 on Line 731
Core Execution :
File Number 3 : addi$t3,$t0,1416
File Number 3 : $t3 = 3192

Clock Cycle 17405 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t2,3148
File Number 3 : $t0 = 5124

Clock Cycle 17406 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2820($zero) on Line 735

Clock Cycle 17407 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17408 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17409 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17410 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1848($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1848 $t0 on Line 635
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17411 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2820($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17412 -> 
MRM :
Completed addition of Instruction lw$t1,2820($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,356($zero) on Line 736

Clock Cycle 17413 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,356($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t3,$t4,2120
File Number 3 : $t3 = 4396

Clock Cycle 17414 -> 
MRM :
Completed addition of Instruction sw$t2,356($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17415 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17416 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17417 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17418 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17419 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524348 = 0
Memory at 524476 = 2276
Core Execution :

Clock Cycle 17420 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17421 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17422 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17423 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17424 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17425 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17426 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17427 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17428 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17429 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17430 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17431 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1848 $t0 on Line 635
Core Execution :

Clock Cycle 17432 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17433 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1256($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1256 $t3 on Line 637
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17434 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1256 $t3 on Line 637
Core Execution :
File Number 4 : addi$t0,$t3,1688
File Number 4 : $t0 = 1688

Clock Cycle 17435 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3884($zero) on Line 640

Clock Cycle 17436 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t2,116
File Number 4 : $t3 = 288

Clock Cycle 17437 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17438 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2528($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2528 0 on Line 726
Row 769 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17439 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3884($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17440 -> 
MRM :
Completed addition of Instruction lw$t4,3884($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,544($zero) on Line 642

Clock Cycle 17441 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,544($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 17442 -> 
MRM :
Completed addition of Instruction lw$t3,544($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2052($zero) on Line 643

Clock Cycle 17443 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2052($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 17444 -> 
MRM :
Completed addition of Instruction lw$t3,2052($zero) of Core 4
Removed instruction lw$t3,544($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,300($zero) on Line 644

Clock Cycle 17445 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,300($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17446 -> 
MRM :
Completed addition of Instruction lw$t3,300($zero) of Core 4
Removed instruction lw$t3,2052($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1360($zero) on Line 645

Clock Cycle 17447 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1360($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17448 -> 
MRM :
Completed addition of Instruction sw$t0,1360($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17449 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2528 0 on Line 726
Core Execution :

Clock Cycle 17450 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17451 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2904($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2904 0 on Line 732
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17452 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2904 0 on Line 732
Core Execution :

Clock Cycle 17453 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17454 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2820($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2820 $t1 on Line 735
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17455 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 3964
File Number 3 : Finished Instruction lw 2820 $t1 on Line 735
Core Execution :
File Number 3 : addi$t2,$t1,3908
File Number 3 : $t2 = 7872

Clock Cycle 17456 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,376($zero) on Line 739

Clock Cycle 17457 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17458 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17459 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17460 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,100($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 100 1844 on Line 630
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17461 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,376($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17462 -> 
MRM :
Completed addition of Instruction sw$t2,376($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2584($zero) on Line 740

Clock Cycle 17463 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2584($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17464 -> 
MRM :
Completed addition of Instruction sw$t4,2584($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3408($zero) on Line 741

Clock Cycle 17465 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3408($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17466 -> 
MRM :
Completed addition of Instruction sw$t0,3408($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1728($zero) on Line 742

Clock Cycle 17467 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1728($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17468 -> 
MRM :
Completed addition of Instruction lw$t2,1728($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2184($zero) on Line 743

Clock Cycle 17469 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2184($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 527192 = 0
Core Execution :

Clock Cycle 17470 -> 
MRM :
Completed addition of Instruction lw$t2,2184($zero) of Core 3
Removed instruction lw$t2,1728($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1436($zero) on Line 744

Clock Cycle 17471 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1436($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17472 -> 
MRM :
Completed addition of Instruction lw$t4,1436($zero) of Core 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1800($zero) on Line 745

Clock Cycle 17473 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1800($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17474 -> 
MRM :
Completed addition of Instruction sw$t3,1800($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17475 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17476 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17477 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17478 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17479 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17480 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17481 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 100 1844 on Line 630
Core Execution :

Clock Cycle 17482 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17483 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,632($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 632 0 on Line 631
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17484 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 632 0 on Line 631
Core Execution :

Clock Cycle 17485 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17486 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,460($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 460 0 on Line 632
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17487 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 460 0 on Line 632
Core Execution :

Clock Cycle 17488 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17489 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,412($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 412 1972 on Line 638
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17490 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 412 1972 on Line 638
Core Execution :

Clock Cycle 17491 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17492 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,300($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 300 $t3 on Line 644
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17493 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 300 $t3 on Line 644
Core Execution :
File Number 4 : addi$t2,$t3,620
File Number 4 : $t2 = 620

Clock Cycle 17494 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2816($zero) on Line 647

Clock Cycle 17495 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17496 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17497 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2584($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2584 2276 on Line 740
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17498 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2816($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17499 -> 
MRM :
Completed addition of Instruction sw$t3,2816($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17500 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17501 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17502 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17503 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17504 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17505 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17506 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786532 = 1844
Memory at 786844 = 1972
Core Execution :

Clock Cycle 17507 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17508 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17509 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17510 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17511 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17512 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17513 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17514 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17515 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17516 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17517 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17518 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2584 2276 on Line 740
Core Execution :

Clock Cycle 17519 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17520 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2184($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2184 $t2 on Line 743
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17521 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 6424
File Number 3 : Finished Instruction lw 2184 $t2 on Line 743
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,816($zero) on Line 746

Clock Cycle 17522 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t1,736
File Number 3 : $t0 = 4700

Clock Cycle 17523 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t2,1916
File Number 3 : $t3 = 8340

Clock Cycle 17524 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17525 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17526 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17527 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17528 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3964($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3964 0 on Line 620
Row 514 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17529 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,816($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17530 -> 
MRM :
Completed addition of Instruction sw$t2,816($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,140($zero) on Line 749

Clock Cycle 17531 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,140($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17532 -> 
MRM :
Completed addition of Instruction sw$t0,140($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,980($zero) on Line 750

Clock Cycle 17533 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,980($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17534 -> 
MRM :
Completed addition of Instruction sw$t1,980($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2888($zero) on Line 751

Clock Cycle 17535 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2888($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17536 -> 
MRM :
Completed addition of Instruction lw$t1,2888($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17537 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526872 = 2276
Core Execution :

Clock Cycle 17538 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17539 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17540 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17541 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17542 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17543 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17544 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17545 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17546 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17547 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17548 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17549 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3964 0 on Line 620
Core Execution :

Clock Cycle 17550 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17551 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3280($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3280 1844 on Line 633
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17552 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3280 1844 on Line 633
Core Execution :

Clock Cycle 17553 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17554 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3884($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3884 $t4 on Line 640
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17555 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3884 $t4 on Line 640
Core Execution :
File Number 4 : addi$t2,$t4,3368
File Number 4 : $t2 = 3368

Clock Cycle 17556 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2816($zero) on Line 649

Clock Cycle 17557 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17558 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1516($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1516 0 on Line 719
Row 771 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17559 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2816($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17560 -> 
MRM :
1/2 completed for adding Instruction lw$t1,2816($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17561 -> 
MRM :
Completed addition of Instruction lw$t1,2816($zero) of Core 4
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 3: $t1 = 0
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17562 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,668($zero) on Line 650

Clock Cycle 17563 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,668($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t2,$t2,2276
File Number 4 : $t2 = 5644

Clock Cycle 17564 -> 
MRM :
Completed addition of Instruction lw$t0,668($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t4,$t2,1892
File Number 4 : $t4 = 7536

Clock Cycle 17565 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2280($zero) on Line 653

Clock Cycle 17566 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2280($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17567 -> 
MRM :
Completed addition of Instruction sw$t4,2280($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 789712 = 1844
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3384($zero) on Line 654

Clock Cycle 17568 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3384($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17569 -> 
MRM :
Completed addition of Instruction lw$t4,3384($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17570 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17571 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17572 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17573 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17574 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17575 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17576 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17577 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17578 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17579 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1516 0 on Line 719
Core Execution :

Clock Cycle 17580 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17581 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1092($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1092 56 on Line 721
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17582 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1092 56 on Line 721
Core Execution :

Clock Cycle 17583 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17584 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1436($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1436 $t4 on Line 744
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17585 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1436 $t4 on Line 744
Core Execution :
File Number 3 : addi$t4,$t3,2028
File Number 3 : $t4 = 10368

Clock Cycle 17586 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1924($zero) on Line 753

Clock Cycle 17587 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1800($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1800 4396 on Line 745
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17588 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1924($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1800 4396 on Line 745
Core Execution :

Clock Cycle 17589 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17590 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17591 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17592 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17593 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17594 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17595 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17596 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3384($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3384 $t4 on Line 654
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17597 -> 
MRM :
Completed addition of Instruction sw$t3,1924($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3340($zero) on Line 754

Clock Cycle 17598 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3340($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 17599 -> 
MRM :
Completed addition of Instruction lw$t3,3340($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17600 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17601 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17602 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17603 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17604 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17605 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525380 = 56
Memory at 526088 = 4396
Core Execution :

Clock Cycle 17606 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17607 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17608 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17609 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17610 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17611 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17612 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17613 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17614 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17615 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17616 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17617 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3384 $t4 on Line 654
Core Execution :
File Number 4 : addi$t4,$t2,2832
File Number 4 : $t4 = 8476

Clock Cycle 17618 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2704($zero) on Line 656

Clock Cycle 17619 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17620 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17621 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17622 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3972($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3972 56 on Line 718
Row 771 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17623 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2704($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17624 -> 
MRM :
Completed addition of Instruction sw$t4,2704($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3948($zero) on Line 657

Clock Cycle 17625 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3948($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 17626 -> 
MRM :
Completed addition of Instruction sw$t2,3948($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1412($zero) on Line 658

Clock Cycle 17627 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1412($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 17628 -> 
MRM :
Completed addition of Instruction lw$t0,1412($zero) of Core 4
Removed instruction lw$t0,668($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2392($zero) on Line 659

Clock Cycle 17629 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2392($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17630 -> 
MRM :
Completed addition of Instruction lw$t4,2392($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,340($zero) on Line 660

Clock Cycle 17631 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,340($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17632 -> 
MRM :
Completed addition of Instruction lw$t3,340($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17633 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3972 56 on Line 718
Core Execution :

Clock Cycle 17634 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17635 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3408($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3408 5124 on Line 741
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17636 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3408 5124 on Line 741
Core Execution :

Clock Cycle 17637 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17638 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3340($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3340 $t3 on Line 754
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17639 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3340 $t3 on Line 754
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2900($zero) on Line 755

Clock Cycle 17640 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17641 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17642 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17643 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17644 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,340($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 340 $t3 on Line 660
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17645 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2900($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17646 -> 
MRM :
Completed addition of Instruction sw$t3,2900($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2560($zero) on Line 756

Clock Cycle 17647 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2560($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17648 -> 
MRM :
Completed addition of Instruction lw$t4,2560($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,900($zero) on Line 757

Clock Cycle 17649 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,900($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17650 -> 
MRM :
Completed addition of Instruction lw$t2,900($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17651 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17652 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17653 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527696 = 5124
Memory at 528260 = 56
Core Execution :

Clock Cycle 17654 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17655 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17656 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17657 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17658 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17659 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17660 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17661 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17662 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17663 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17664 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17665 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 340 $t3 on Line 660
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2680($zero) on Line 661

Clock Cycle 17666 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t3,2192
File Number 4 : $t2 = 2192

Clock Cycle 17667 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,356($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 356 1976 on Line 736
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17668 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2680($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17669 -> 
MRM :
Completed addition of Instruction sw$t3,2680($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 17670 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 17671 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 17672 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 17673 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 17674 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17675 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 17676 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17677 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17678 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 356 1976 on Line 736
Core Execution :

Clock Cycle 17679 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17680 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,376($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 376 7872 on Line 739
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17681 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 376 7872 on Line 739
Core Execution :

Clock Cycle 17682 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17683 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,816($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 816 6424 on Line 746
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17684 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 816 6424 on Line 746
Core Execution :

Clock Cycle 17685 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17686 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,140($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 140 4700 on Line 749
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17687 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 140 4700 on Line 749
Core Execution :

Clock Cycle 17688 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17689 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,980($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 980 3964 on Line 750
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17690 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 980 3964 on Line 750
Core Execution :

Clock Cycle 17691 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17692 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,900($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 900 $t2 on Line 757
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17693 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 900 $t2 on Line 757
Core Execution :
File Number 3 : addi$t2,$t0,3284
File Number 3 : $t2 = 7984

Clock Cycle 17694 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1328($zero) on Line 759

Clock Cycle 17695 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17696 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17697 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1360($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1360 1688 on Line 645
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17698 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1328($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17699 -> 
MRM :
Completed addition of Instruction lw$t2,1328($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 17700 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17701 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17702 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17703 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17704 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17705 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17706 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524428 = 4700
Memory at 524644 = 1976
Memory at 524664 = 7872
Memory at 525104 = 6424
Memory at 525268 = 3964
Core Execution :

Clock Cycle 17707 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17708 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17709 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17710 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17711 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17712 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17713 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17714 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17715 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17716 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17717 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17718 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1360 1688 on Line 645
Core Execution :

Clock Cycle 17719 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17720 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1412($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1412 $t0 on Line 658
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17721 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1412 $t0 on Line 658
Core Execution :
File Number 4 : addi$t1,$t0,1596
File Number 4 : $t1 = 1596

Clock Cycle 17722 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3864($zero) on Line 664

Clock Cycle 17723 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17724 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2888($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2888 $t1 on Line 751
Row 769 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17725 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3864($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17726 -> 
MRM :
Completed addition of Instruction sw$t0,3864($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,316($zero) on Line 665

Clock Cycle 17727 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,316($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17728 -> 
MRM :
Completed addition of Instruction lw$t4,316($zero) of Core 4
Removed instruction lw$t4,2392($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3260($zero) on Line 666

Clock Cycle 17729 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3260($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17730 -> 
MRM :
Completed addition of Instruction lw$t1,3260($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17731 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17732 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17733 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787792 = 1688
Core Execution :

Clock Cycle 17734 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17735 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17736 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17737 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17738 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17739 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17740 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17741 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17742 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17743 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17744 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17745 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 2888 $t1 on Line 751
Core Execution :

Clock Cycle 17746 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17747 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2900($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2900 0 on Line 755
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17748 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2900 0 on Line 755
Core Execution :

Clock Cycle 17749 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17750 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2560($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2560 $t4 on Line 756
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17751 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2560 $t4 on Line 756
Core Execution :
File Number 3 : addi$t3,$t4,1596
File Number 3 : $t3 = 1596

Clock Cycle 17752 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,892($zero) on Line 761

Clock Cycle 17753 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17754 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17755 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17756 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3948($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3948 5644 on Line 657
Row 514 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17757 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,892($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17758 -> 
MRM :
Completed addition of Instruction lw$t3,892($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3500($zero) on Line 762

Clock Cycle 17759 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3500($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17760 -> 
MRM :
Completed addition of Instruction lw$t3,3500($zero) of Core 3
Removed instruction lw$t3,892($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3208($zero) on Line 763

Clock Cycle 17761 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3208($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17762 -> 
MRM :
Completed addition of Instruction lw$t0,3208($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17763 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17764 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17765 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 17766 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17767 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17768 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17769 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17770 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17771 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17772 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17773 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17774 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17775 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17776 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17777 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3948 5644 on Line 657
Core Execution :

Clock Cycle 17778 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17779 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3864($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3864 0 on Line 664
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17780 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3864 0 on Line 664
Core Execution :

Clock Cycle 17781 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17782 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3260($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3260 $t1 on Line 666
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17783 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3260 $t1 on Line 666
Core Execution :
File Number 4 : addi$t0,$t1,3828
File Number 4 : $t0 = 3828

Clock Cycle 17784 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t3,3364
File Number 4 : $t2 = 3364

Clock Cycle 17785 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17786 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3500($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3500 $t3 on Line 762
Row 771 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17787 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17788 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17789 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17790 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17791 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17792 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17793 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17794 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17795 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 790380 = 5644
Core Execution :

Clock Cycle 17796 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17797 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17798 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17799 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17800 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17801 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17802 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17803 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17804 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17805 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17806 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17807 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3500 $t3 on Line 762
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3188($zero) on Line 764

Clock Cycle 17808 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17809 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3208($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3208 $t0 on Line 763
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17810 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3188($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3208 $t0 on Line 763
Core Execution :

Clock Cycle 17811 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17812 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17813 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,316($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 316 $t4 on Line 665
Row 515 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 17814 -> 
MRM :
Completed addition of Instruction sw$t3,3188($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2456($zero) on Line 765

Clock Cycle 17815 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2456($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 17816 -> 
MRM :
Completed addition of Instruction lw$t2,2456($zero) of Core 3
Removed instruction lw$t2,1328($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 17817 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 17818 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 17819 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 17820 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 17821 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 17822 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 17823 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 17824 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 316 $t4 on Line 665
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3656($zero) on Line 669

Clock Cycle 17825 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t4,1212
File Number 4 : $t3 = 1212

Clock Cycle 17826 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17827 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2456($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2456 $t2 on Line 765
Row 768 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 17828 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3656($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 17829 -> 
MRM :
Completed addition of Instruction sw$t4,3656($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3632($zero) on Line 671

Clock Cycle 17830 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3632($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 17831 -> 
MRM :
Completed addition of Instruction sw$t4,3632($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,684($zero) on Line 672

Clock Cycle 17832 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,684($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : addi$t2,$t2,444
File Number 4 : $t2 = 3808

Clock Cycle 17833 -> 
MRM :
Completed addition of Instruction lw$t1,684($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2848($zero) on Line 674

Clock Cycle 17834 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2848($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 17835 -> 
MRM :
Completed addition of Instruction sw$t0,2848($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2816($zero) on Line 675

Clock Cycle 17836 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2816($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 4 : addi$t0,$t2,2188
File Number 4 : $t0 = 5996

Clock Cycle 17837 -> 
MRM :
Completed addition of Instruction sw$t4,2816($zero) of Core 4
Removed instruction sw$t3,2816($zero) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 4 : addi$t3,$t3,772
File Number 4 : $t3 = 1984

Clock Cycle 17838 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2456 $t2 on Line 765
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2864($zero) on Line 766

Clock Cycle 17839 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17840 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17841 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17842 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,684($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 684 $t1 on Line 672
Row 514 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 17843 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2864($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 17844 -> 
MRM :
Completed addition of Instruction sw$t2,2864($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3960($zero) on Line 767

Clock Cycle 17845 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3960($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 17846 -> 
MRM :
Completed addition of Instruction sw$t4,3960($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2468($zero) on Line 768

Clock Cycle 17847 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2468($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 17848 -> 
MRM :
Completed addition of Instruction lw$t0,2468($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2048($zero) on Line 769

Clock Cycle 17849 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2048($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 17850 -> 
MRM :
Completed addition of Instruction sw$t3,2048($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 17851 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 17852 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 17853 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 940
File Number 4 : Finished Instruction lw 684 $t1 on Line 672
Core Execution :
File Number 4 : addi$t1,$t4,3508
File Number 4 : $t1 = 3508

Clock Cycle 17854 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,3308
File Number 4 : $t0 = 9304

Clock Cycle 17855 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t1,3908
File Number 4 : $t2 = 7416

Clock Cycle 17856 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2864($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2864 0 on Line 766
Row 768 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :
File Number 4 : addi$t4,$t1,252
File Number 4 : $t4 = 3760

Clock Cycle 17857 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2900($zero) on Line 682

Clock Cycle 17858 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2900($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : addi$t1,$t2,2232
File Number 4 : $t1 = 9648

Clock Cycle 17859 -> 
MRM :
Completed addition of Instruction sw$t4,2900($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,128($zero) on Line 684

Clock Cycle 17860 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,128($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : addi$t3,$t0,2688
File Number 4 : $t3 = 11992

Clock Cycle 17861 -> 
MRM :
Completed addition of Instruction sw$t4,128($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2224($zero) on Line 686

Clock Cycle 17862 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2224($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 17863 -> 
MRM :
Completed addition of Instruction lw$t3,2224($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3580($zero) on Line 687

Clock Cycle 17864 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3580($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 17865 -> 
MRM :
Completed addition of Instruction lw$t2,3580($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 17866 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 17867 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2864 0 on Line 766
Core Execution :

Clock Cycle 17868 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17869 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2468($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2468 $t0 on Line 768
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17870 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2468 $t0 on Line 768
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1968($zero) on Line 770

Clock Cycle 17871 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17872 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2048($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2048 0 on Line 769
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 17873 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1968($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2048 0 on Line 769
Core Execution :

Clock Cycle 17874 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17875 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17876 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17877 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17878 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2660($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2660 0 on Line 626
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17879 -> 
MRM :
Completed addition of Instruction sw$t0,1968($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,352($zero) on Line 771

Clock Cycle 17880 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,352($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 17881 -> 
MRM :
Completed addition of Instruction lw$t1,352($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2776($zero) on Line 772

Clock Cycle 17882 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2776($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17883 -> 
MRM :
Completed addition of Instruction sw$t3,2776($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,324($zero) on Line 773

Clock Cycle 17884 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,324($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17885 -> 
MRM :
Completed addition of Instruction sw$t3,324($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17886 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17887 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527152 = 0
Core Execution :

Clock Cycle 17888 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17889 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17890 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17891 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17892 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17893 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17894 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17895 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17896 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17897 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17898 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17899 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2660 0 on Line 626
Core Execution :

Clock Cycle 17900 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17901 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2280($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2280 7536 on Line 653
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17902 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2280 7536 on Line 653
Core Execution :

Clock Cycle 17903 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17904 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2704($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2704 8476 on Line 656
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17905 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2704 8476 on Line 656
Core Execution :

Clock Cycle 17906 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17907 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2680($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2680 0 on Line 661
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17908 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2680 0 on Line 661
Core Execution :

Clock Cycle 17909 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17910 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2848($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2848 3828 on Line 674
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17911 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2848 3828 on Line 674
Core Execution :

Clock Cycle 17912 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17913 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2816($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2816 0 on Line 675
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17914 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2816 0 on Line 675
Core Execution :

Clock Cycle 17915 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17916 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2900($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2900 3760 on Line 682
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17917 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2900 3760 on Line 682
Core Execution :

Clock Cycle 17918 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17919 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2224($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2224 $t3 on Line 686
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17920 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2224 $t3 on Line 686
Core Execution :
File Number 4 : addi$t3,$t0,1860
File Number 4 : $t3 = 11164

Clock Cycle 17921 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17922 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,352($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 352 $t1 on Line 771
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17923 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17924 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 17925 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17926 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 17927 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17928 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17929 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17930 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17931 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788712 = 7536
Memory at 789136 = 8476
Memory at 789280 = 3828
Memory at 789332 = 3760
Core Execution :

Clock Cycle 17932 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17933 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17934 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17935 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17936 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17937 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17938 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17939 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17940 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 17941 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 17942 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 17943 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 10016
File Number 3 : Finished Instruction lw 352 $t1 on Line 771
Core Execution :
File Number 3 : addi$t1,$t1,732
File Number 3 : $t1 = 10748

Clock Cycle 17944 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,296($zero) on Line 775

Clock Cycle 17945 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 324 0 on Line 773
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : addi$t3,$t0,648
File Number 3 : $t3 = 648

Clock Cycle 17946 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,296($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 324 0 on Line 773
Core Execution :

Clock Cycle 17947 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17948 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17949 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17950 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17951 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 17952 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3656($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3656 0 on Line 669
Row 512 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 17953 -> 
MRM :
Completed addition of Instruction lw$t2,296($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 17954 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 17955 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 17956 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 17957 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 17958 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 17959 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 17960 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 17961 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 17962 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 17963 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 17964 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 17965 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 17966 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 17967 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 17968 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 17969 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 17970 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 17971 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 17972 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 17973 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3656 0 on Line 669
Core Execution :

Clock Cycle 17974 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17975 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3632($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3632 0 on Line 671
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17976 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3632 0 on Line 671
Core Execution :

Clock Cycle 17977 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 17978 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3580($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3580 $t2 on Line 687
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 17979 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3580 $t2 on Line 687
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1396($zero) on Line 689

Clock Cycle 17980 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t2,180
File Number 4 : $t1 = 180

Clock Cycle 17981 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,296($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 296 $t2 on Line 775
Row 771 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 17982 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1396($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 17983 -> 
MRM :
Completed addition of Instruction sw$t2,1396($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,1128($zero) on Line 691

Clock Cycle 17984 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1128($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 17985 -> 
MRM :
Completed addition of Instruction lw$t4,1128($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,648($zero) on Line 692

Clock Cycle 17986 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,648($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 17987 -> 
MRM :
Completed addition of Instruction lw$t3,648($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 17988 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 17989 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 17990 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 17991 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 17992 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 17993 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 17994 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 17995 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 17996 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 17997 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 17998 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 17999 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18000 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18001 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18002 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 296 $t2 on Line 775
Core Execution :
File Number 3 : addi$t2,$t2,888
File Number 3 : $t2 = 888

Clock Cycle 18003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1316($zero) on Line 778

Clock Cycle 18004 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t2,2844
File Number 3 : $t2 = 3732

Clock Cycle 18005 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t2,80
File Number 3 : $t2 = 3812

Clock Cycle 18006 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18007 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,128($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 128 3760 on Line 684
Row 512 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 18008 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1316($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 18009 -> 
MRM :
Completed addition of Instruction sw$t0,1316($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,380($zero) on Line 781

Clock Cycle 18010 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,380($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 18011 -> 
MRM :
Completed addition of Instruction sw$t4,380($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,1040($zero) on Line 782

Clock Cycle 18012 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1040($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 18013 -> 
MRM :
Completed addition of Instruction sw$t1,1040($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,388($zero) on Line 783

Clock Cycle 18014 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,388($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 18015 -> 
MRM :
Completed addition of Instruction sw$t1,388($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3068($zero) on Line 784

Clock Cycle 18016 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3068($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 18017 -> 
MRM :
Completed addition of Instruction lw$t2,3068($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 18018 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 128 3760 on Line 684
Core Execution :

Clock Cycle 18019 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18020 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,648($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 648 $t3 on Line 692
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18021 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 648 $t3 on Line 692
Core Execution :

Clock Cycle 18022 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18023 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18024 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18025 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2776($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2776 0 on Line 772
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18026 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18027 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 18028 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18029 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 18030 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18031 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18032 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18033 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18034 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786560 = 3760
Core Execution :

Clock Cycle 18035 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18036 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18037 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18038 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18039 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18040 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18041 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18042 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18043 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18044 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18045 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18046 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2776 0 on Line 772
Core Execution :

Clock Cycle 18047 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18048 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3068($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3068 $t2 on Line 784
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18049 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 912
File Number 3 : Finished Instruction lw 3068 $t2 on Line 784
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1152($zero) on Line 785

Clock Cycle 18050 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18051 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18052 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18053 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18054 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1396($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1396 0 on Line 689
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18055 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1152($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18056 -> 
MRM :
Completed addition of Instruction sw$t2,1152($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3972($zero) on Line 786

Clock Cycle 18057 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3972($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t0,$t2,812
File Number 3 : $t0 = 1724

Clock Cycle 18058 -> 
MRM :
Completed addition of Instruction lw$t3,3972($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : addi$t4,$t4,1260
File Number 3 : $t4 = 1260

Clock Cycle 18059 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : addi$t0,$t2,3236
File Number 3 : $t0 = 4148

Clock Cycle 18060 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,992($zero) on Line 790

Clock Cycle 18061 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,992($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : addi$t0,$t0,1032
File Number 3 : $t0 = 5180

Clock Cycle 18062 -> 
MRM :
Completed addition of Instruction sw$t1,992($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2504($zero) on Line 792

Clock Cycle 18063 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2504($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 18064 -> 
MRM :
Completed addition of Instruction lw$t1,2504($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1380($zero) on Line 793

Clock Cycle 18065 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1380($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18066 -> 
MRM :
Completed addition of Instruction lw$t3,1380($zero) of Core 3
Removed instruction lw$t3,3972($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2048($zero) on Line 794

Clock Cycle 18067 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2048($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18068 -> 
MRM :
Completed addition of Instruction lw$t2,2048($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2520($zero) on Line 795

Clock Cycle 18069 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2520($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18070 -> 
MRM :
Completed addition of Instruction sw$t4,2520($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3556($zero) on Line 796

Clock Cycle 18071 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3556($zero) of Core : 3
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18072 -> 
MRM :
Completed addition of Instruction lw$t1,3556($zero) of Core 3
Removed instruction lw$t1,2504($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18073 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18074 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18075 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1396 0 on Line 689
Core Execution :

Clock Cycle 18076 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18077 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1128($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1128 $t4 on Line 691
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18078 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 1128 $t4 on Line 691
Core Execution :
File Number 4 : addi$t3,$t4,1304
File Number 4 : $t3 = 1304

Clock Cycle 18079 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3752($zero) on Line 694

Clock Cycle 18080 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18081 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18082 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2048($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2048 $t2 on Line 794
Row 769 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18083 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3752($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18084 -> 
MRM :
Completed addition of Instruction lw$t1,3752($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,828($zero) on Line 695

Clock Cycle 18085 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,828($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18086 -> 
MRM :
Completed addition of Instruction lw$t0,828($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1460($zero) on Line 696

Clock Cycle 18087 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1460($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18088 -> 
MRM :
Completed addition of Instruction sw$t3,1460($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18089 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18090 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18091 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 18092 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18093 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18094 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18095 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18096 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18097 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18098 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18099 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18100 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18101 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18102 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18103 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2048 $t2 on Line 794
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2864($zero) on Line 797

Clock Cycle 18104 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18105 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2520($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2520 1260 on Line 795
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18106 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2864($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2520 1260 on Line 795
Core Execution :

Clock Cycle 18107 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18108 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18109 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18110 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18111 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,828($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 828 $t0 on Line 695
Row 514 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18112 -> 
MRM :
Completed addition of Instruction sw$t2,2864($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3048($zero) on Line 798

Clock Cycle 18113 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3048($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18114 -> 
MRM :
Completed addition of Instruction lw$t4,3048($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 18115 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18116 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18117 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18118 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18119 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18120 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526808 = 1260
Core Execution :

Clock Cycle 18121 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18122 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18123 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18124 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18125 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18126 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18127 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18128 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18129 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18130 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18131 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18132 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 828 $t0 on Line 695
Core Execution :

Clock Cycle 18133 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18134 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18135 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1924($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1924 8340 on Line 753
Row 768 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18136 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18137 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 18138 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 18139 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 18140 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18141 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 18142 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18143 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 18144 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18145 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18146 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1924 8340 on Line 753
Core Execution :

Clock Cycle 18147 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18148 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1968($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1968 0 on Line 770
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18149 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1968 0 on Line 770
Core Execution :

Clock Cycle 18150 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18151 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1316($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1316 0 on Line 778
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18152 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1316 0 on Line 778
Core Execution :

Clock Cycle 18153 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18154 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1040($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1040 10748 on Line 782
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18155 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1040 10748 on Line 782
Core Execution :

Clock Cycle 18156 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18157 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1152($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1152 912 on Line 785
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18158 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1152 912 on Line 785
Core Execution :

Clock Cycle 18159 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18160 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1380($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1380 $t3 on Line 793
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18161 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1380 $t3 on Line 793
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2812($zero) on Line 799

Clock Cycle 18162 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18163 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18164 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18165 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18166 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18167 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3752($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3752 $t1 on Line 694
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18168 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2812($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18169 -> 
MRM :
Completed addition of Instruction sw$t3,2812($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18170 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 18171 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18172 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18173 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18174 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18175 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18176 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525328 = 10748
Memory at 525440 = 912
Memory at 526212 = 8340
Core Execution :

Clock Cycle 18177 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18178 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18179 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18180 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18181 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18182 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18183 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18184 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18185 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18186 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18187 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18188 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3752 $t1 on Line 694
Core Execution :
File Number 4 : addi$t0,$t1,2420
File Number 4 : $t0 = 2420

Clock Cycle 18189 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3908($zero) on Line 698

Clock Cycle 18190 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18191 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2864($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2864 0 on Line 797
Row 771 need NOT be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18192 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3908($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18193 -> 
MRM :
Completed addition of Instruction lw$t4,3908($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 18194 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 18195 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 18196 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18197 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 18198 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18199 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 18200 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18201 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18202 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 2864 0 on Line 797
Core Execution :

Clock Cycle 18203 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18204 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3048($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3048 $t4 on Line 798
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18205 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3048 $t4 on Line 798
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,2836($zero) on Line 800

Clock Cycle 18206 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18207 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2812($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2812 0 on Line 799
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18208 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2836($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2812 0 on Line 799
Core Execution :

Clock Cycle 18209 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18210 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18211 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18212 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18213 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3908($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3908 $t4 on Line 698
Row 514 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18214 -> 
MRM :
Completed addition of Instruction sw$t4,2836($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3580($zero) on Line 801

Clock Cycle 18215 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3580($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18216 -> 
MRM :
Completed addition of Instruction sw$t2,3580($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2228($zero) on Line 802

Clock Cycle 18217 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2228($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18218 -> 
MRM :
Completed addition of Instruction lw$t3,2228($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,220($zero) on Line 803

Clock Cycle 18219 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,220($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18220 -> 
MRM :
Completed addition of Instruction lw$t3,220($zero) of Core 3
Removed instruction lw$t3,2228($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18221 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18222 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 18223 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18224 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18225 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18226 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18227 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18228 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18229 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18230 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18231 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18232 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18233 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18234 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3908 $t4 on Line 698
Core Execution :
File Number 4 : addi$t4,$t1,3720
File Number 4 : $t4 = 3720

Clock Cycle 18235 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,112($zero) on Line 700

Clock Cycle 18236 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18237 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18238 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3188($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3188 0 on Line 764
Row 771 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18239 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,112($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18240 -> 
MRM :
Completed addition of Instruction lw$t4,112($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3008($zero) on Line 701

Clock Cycle 18241 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3008($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 18242 -> 
MRM :
Completed addition of Instruction lw$t0,3008($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3328($zero) on Line 702

Clock Cycle 18243 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3328($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18244 -> 
MRM :
Completed addition of Instruction sw$t3,3328($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 18245 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18246 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 18247 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18248 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18249 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 3188 0 on Line 764
Core Execution :

Clock Cycle 18250 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18251 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3960($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3960 0 on Line 767
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18252 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3960 0 on Line 767
Core Execution :

Clock Cycle 18253 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18254 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3556 $t1 on Line 796
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18255 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3556 $t1 on Line 796
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2324($zero) on Line 804

Clock Cycle 18256 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18257 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3580($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3580 0 on Line 801
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18258 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2324($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3580 0 on Line 801
Core Execution :

Clock Cycle 18259 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18260 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18261 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18262 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,112($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 112 $t4 on Line 700
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18263 -> 
MRM :
Completed addition of Instruction sw$t1,2324($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3296($zero) on Line 805

Clock Cycle 18264 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3296($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18265 -> 
MRM :
Completed addition of Instruction lw$t0,3296($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2044($zero) on Line 806

Clock Cycle 18266 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2044($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18267 -> 
MRM :
Completed addition of Instruction lw$t2,2044($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18268 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18269 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18270 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18271 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 18272 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18273 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18274 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18275 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18276 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18277 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18278 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18279 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18280 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18281 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18282 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18283 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 112 $t4 on Line 700
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2040($zero) on Line 703

Clock Cycle 18284 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18285 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18286 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18287 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18288 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3296($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3296 $t0 on Line 805
Row 768 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18289 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2040($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18290 -> 
MRM :
Completed addition of Instruction sw$t4,2040($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3108($zero) on Line 704

Clock Cycle 18291 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3108($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 18292 -> 
MRM :
Completed addition of Instruction lw$t3,3108($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 18293 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18294 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 18295 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18296 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 18297 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18298 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18299 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 3296 $t0 on Line 805
Core Execution :
File Number 3 : addi$t1,$t0,3412
File Number 3 : $t1 = 3412

Clock Cycle 18300 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1048($zero) on Line 808

Clock Cycle 18301 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18302 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18303 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18304 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18305 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18306 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3328($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3328 1304 on Line 702
Row 515 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 18307 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1048($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 18308 -> 
MRM :
Completed addition of Instruction sw$t4,1048($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3792($zero) on Line 809

Clock Cycle 18309 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3792($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 18310 -> 
MRM :
Completed addition of Instruction sw$t1,3792($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,2288($zero) on Line 810

Clock Cycle 18311 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2288($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 18312 -> 
MRM :
Completed addition of Instruction lw$t1,2288($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,712($zero) on Line 811

Clock Cycle 18313 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,712($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 18314 -> 
MRM :
Completed addition of Instruction lw$t1,712($zero) of Core 3
Removed instruction lw$t1,2288($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 18315 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 18316 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 18317 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3328 1304 on Line 702
Core Execution :

Clock Cycle 18318 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18319 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3108($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3108 $t3 on Line 704
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18320 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3108 $t3 on Line 704
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3676($zero) on Line 705

Clock Cycle 18321 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18322 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18323 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2044($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2044 $t2 on Line 806
Row 771 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18324 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3676($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18325 -> 
MRM :
Completed addition of Instruction sw$t3,3676($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1028($zero) on Line 706

Clock Cycle 18326 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1028($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18327 -> 
MRM :
Completed addition of Instruction lw$t1,1028($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,996($zero) on Line 707

Clock Cycle 18328 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18329 -> 
MRM :
Completed addition of Instruction sw$t2,996($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1260($zero) on Line 708

Clock Cycle 18330 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1260($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18331 -> 
MRM :
Completed addition of Instruction lw$t3,1260($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18332 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789760 = 1304
Core Execution :

Clock Cycle 18333 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18334 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18335 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18336 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18337 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18338 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18339 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18340 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18341 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18342 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18343 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18344 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2044 $t2 on Line 806
Core Execution :
File Number 3 : addi$t2,$t4,3856
File Number 3 : $t2 = 3856

Clock Cycle 18345 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18346 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1048($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1048 0 on Line 808
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18347 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1048 0 on Line 808
Core Execution :

Clock Cycle 18348 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18349 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,380($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 380 0 on Line 781
Row 513 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18350 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18351 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 18352 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18353 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 18354 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18355 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18356 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18357 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18358 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 18359 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18360 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18361 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18362 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18363 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18364 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18365 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18366 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18367 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18368 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18369 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18370 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 380 0 on Line 781
Core Execution :

Clock Cycle 18371 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18372 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,388($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 388 10748 on Line 783
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18373 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 388 10748 on Line 783
Core Execution :

Clock Cycle 18374 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18375 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,992($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 992 10748 on Line 790
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18376 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 992 10748 on Line 790
Core Execution :

Clock Cycle 18377 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18378 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,220($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 220 $t3 on Line 803
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18379 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 220 $t3 on Line 803
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1680($zero) on Line 813

Clock Cycle 18380 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t0,3156
File Number 3 : $t4 = 3156

Clock Cycle 18381 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,712($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 712 $t1 on Line 811
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18382 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1680($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 712 $t1 on Line 811
Core Execution :
File Number 3 : addi$t1,$t4,3168
File Number 3 : $t1 = 6324

Clock Cycle 18383 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t2,296
File Number 3 : $t3 = 4152

Clock Cycle 18384 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t1,1100
File Number 3 : $t2 = 7424

Clock Cycle 18385 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18386 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18387 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1460($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1460 1304 on Line 696
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18388 -> 
MRM :
Completed addition of Instruction sw$t3,1680($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,704($zero) on Line 818

Clock Cycle 18389 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,704($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18390 -> 
MRM :
Completed addition of Instruction lw$t2,704($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,1740($zero) on Line 819

Clock Cycle 18391 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,1740($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18392 -> 
MRM :
Completed addition of Instruction lw$t4,1740($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1536($zero) on Line 820

Clock Cycle 18393 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1536($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : addi$t3,$t1,2836
File Number 3 : $t3 = 9160

Clock Cycle 18394 -> 
MRM :
Completed addition of Instruction lw$t0,1536($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,252($zero) on Line 822

Clock Cycle 18395 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,252($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18396 -> 
MRM :
Completed addition of Instruction lw$t0,252($zero) of Core 3
Removed instruction lw$t0,1536($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 10/22
Memory at 524676 = 10748
Memory at 525280 = 10748
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1448($zero) on Line 823

Clock Cycle 18397 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1448($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : addi$t3,$t3,3024
File Number 3 : $t3 = 12184

Clock Cycle 18398 -> 
MRM :
Completed addition of Instruction lw$t0,1448($zero) of Core 3
Removed instruction lw$t0,252($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1764($zero) on Line 825

Clock Cycle 18399 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1764($zero) of Core : 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18400 -> 
MRM :
Completed addition of Instruction lw$t3,1764($zero) of Core 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18401 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18402 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18403 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18404 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18405 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18406 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18407 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18408 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1460 1304 on Line 696
Core Execution :

Clock Cycle 18409 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18410 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2040($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2040 0 on Line 703
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18411 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2040 0 on Line 703
Core Execution :

Clock Cycle 18412 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18413 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1028($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1028 $t1 on Line 706
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18414 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1028 $t1 on Line 706
Core Execution :
File Number 4 : addi$t4,$t1,2080
File Number 4 : $t4 = 2080

Clock Cycle 18415 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t4,3860
File Number 4 : $t4 = 5940

Clock Cycle 18416 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1260($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1260 $t3 on Line 708
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18417 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1260 $t3 on Line 708
Core Execution :

Clock Cycle 18418 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18419 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,704($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 704 $t2 on Line 818
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18420 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18421 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 18422 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18423 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 18424 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18425 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18426 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18427 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18428 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787892 = 1304
Core Execution :

Clock Cycle 18429 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18430 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18431 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18432 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18433 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18434 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18435 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18436 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18437 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18438 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18439 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18440 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 704 $t2 on Line 818
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2032($zero) on Line 826

Clock Cycle 18441 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18442 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18443 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18444 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18445 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18446 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3008($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3008 $t0 on Line 701
Row 512 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 18447 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2032($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 18448 -> 
MRM :
Completed addition of Instruction sw$t2,2032($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1980($zero) on Line 827

Clock Cycle 18449 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1980($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 18450 -> 
MRM :
Completed addition of Instruction lw$t3,1980($zero) of Core 3
Removed instruction lw$t3,1764($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 18451 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 18452 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 18453 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 18454 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 18455 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 18456 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 18457 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3008 $t0 on Line 701
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3720($zero) on Line 711

Clock Cycle 18458 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18459 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1680($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1680 0 on Line 813
Row 770 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18460 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3720($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18461 -> 
MRM :
Completed addition of Instruction sw$t0,3720($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3712($zero) on Line 712

Clock Cycle 18462 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3712($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 18463 -> 
MRM :
Completed addition of Instruction lw$t3,3712($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1676($zero) on Line 713

Clock Cycle 18464 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1676($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18465 -> 
MRM :
Completed addition of Instruction sw$t1,1676($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,744($zero) on Line 714

Clock Cycle 18466 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,744($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18467 -> 
MRM :
Completed addition of Instruction lw$t3,744($zero) of Core 4
Removed instruction lw$t3,3712($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2488($zero) on Line 715

Clock Cycle 18468 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2488($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18469 -> 
MRM :
Completed addition of Instruction sw$t0,2488($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18470 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1680 0 on Line 813
Core Execution :

Clock Cycle 18471 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18472 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,1740($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1740 $t4 on Line 819
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18473 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 1740 $t4 on Line 819
Core Execution :

Clock Cycle 18474 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18475 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1448($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1448 $t0 on Line 823
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18476 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1448 $t0 on Line 823
Core Execution :

Clock Cycle 18477 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18478 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2032($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2032 0 on Line 826
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18479 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2032 0 on Line 826
Core Execution :

Clock Cycle 18480 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18481 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1980($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1980 $t3 on Line 827
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18482 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1980 $t3 on Line 827
Core Execution :
File Number 3 : addi$t1,$t3,2208
File Number 3 : $t1 = 2208

Clock Cycle 18483 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2736($zero) on Line 829

Clock Cycle 18484 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18485 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18486 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,996($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 996 0 on Line 707
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18487 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2736($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18488 -> 
MRM :
Completed addition of Instruction lw$t2,2736($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,936($zero) on Line 830

Clock Cycle 18489 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,936($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 18490 -> 
MRM :
Completed addition of Instruction sw$t3,936($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1220($zero) on Line 831

Clock Cycle 18491 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1220($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18492 -> 
MRM :
Completed addition of Instruction sw$t3,1220($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2368($zero) on Line 832

Clock Cycle 18493 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2368($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18494 -> 
MRM :
Completed addition of Instruction lw$t2,2368($zero) of Core 3
Removed instruction lw$t2,2736($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18495 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526320 = 0
Core Execution :

Clock Cycle 18496 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18497 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18498 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18499 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18500 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18501 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18502 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18503 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18504 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18505 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18506 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18507 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 996 0 on Line 707
Core Execution :

Clock Cycle 18508 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18509 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,744($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 744 $t3 on Line 714
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18510 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 744 $t3 on Line 714
Core Execution :
File Number 4 : addi$t3,$t3,2892
File Number 4 : $t3 = 2892

Clock Cycle 18511 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1928($zero) on Line 717

Clock Cycle 18512 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18513 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18514 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2836($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2836 0 on Line 800
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18515 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1928($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18516 -> 
MRM :
Completed addition of Instruction lw$t0,1928($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1096($zero) on Line 718

Clock Cycle 18517 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1096($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18518 -> 
MRM :
Completed addition of Instruction sw$t1,1096($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2392($zero) on Line 719

Clock Cycle 18519 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2392($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t2,$t2,880
File Number 4 : $t2 = 880

Clock Cycle 18520 -> 
MRM :
Completed addition of Instruction lw$t1,2392($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3864($zero) on Line 721

Clock Cycle 18521 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3864($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18522 -> 
MRM :
Completed addition of Instruction lw$t1,3864($zero) of Core 4
Removed instruction lw$t1,2392($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1100($zero) on Line 722

Clock Cycle 18523 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1100($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 18524 -> 
MRM :
Completed addition of Instruction lw$t1,1100($zero) of Core 4
Removed instruction lw$t1,3864($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18525 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18526 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18527 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18528 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18529 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18530 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18531 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18532 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18533 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18534 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18535 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2836 0 on Line 800
Core Execution :

Clock Cycle 18536 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18537 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2324 0 on Line 804
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18538 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2324 0 on Line 804
Core Execution :

Clock Cycle 18539 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18540 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2368($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2368 $t2 on Line 832
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18541 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2368 $t2 on Line 832
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1484($zero) on Line 833

Clock Cycle 18542 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18543 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18544 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18545 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18546 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1676($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1676 0 on Line 713
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18547 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1484($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18548 -> 
MRM :
Completed addition of Instruction sw$t2,1484($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3976($zero) on Line 834

Clock Cycle 18549 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3976($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 18550 -> 
MRM :
Completed addition of Instruction lw$t2,3976($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,508($zero) on Line 835

Clock Cycle 18551 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,508($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18552 -> 
MRM :
Completed addition of Instruction sw$t3,508($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,3696($zero) on Line 836

Clock Cycle 18553 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3696($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18554 -> 
MRM :
Completed addition of Instruction lw$t0,3696($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,112($zero) on Line 837

Clock Cycle 18555 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,112($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 526612 = 0
Core Execution :
File Number 3 : addi$t3,$t1,2012
File Number 3 : $t3 = 4220

Clock Cycle 18556 -> 
MRM :
Completed addition of Instruction lw$t2,112($zero) of Core 3
Removed instruction lw$t2,3976($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,3648($zero) on Line 839

Clock Cycle 18557 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3648($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18558 -> 
MRM :
Completed addition of Instruction sw$t1,3648($zero) of Core 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2460($zero) on Line 840

Clock Cycle 18559 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2460($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18560 -> 
MRM :
Completed addition of Instruction sw$t1,2460($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1132($zero) on Line 841

Clock Cycle 18561 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1132($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18562 -> 
MRM :
Completed addition of Instruction sw$t3,1132($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18563 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18564 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18565 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18566 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18567 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1676 0 on Line 713
Core Execution :

Clock Cycle 18568 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18569 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1928($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1928 $t0 on Line 717
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18570 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1928 $t0 on Line 717
Core Execution :

Clock Cycle 18571 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18572 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1096($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1096 0 on Line 718
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18573 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1096 0 on Line 718
Core Execution :

Clock Cycle 18574 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1100($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1100 $t1 on Line 722
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18576 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1100 $t1 on Line 722
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2576($zero) on Line 723

Clock Cycle 18577 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18578 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,936($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 936 0 on Line 830
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18579 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2576($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18580 -> 
MRM :
Completed addition of Instruction sw$t1,2576($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1660($zero) on Line 724

Clock Cycle 18581 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1660($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18582 -> 
MRM :
Completed addition of Instruction sw$t3,1660($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1920($zero) on Line 725

Clock Cycle 18583 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1920($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18584 -> 
MRM :
Completed addition of Instruction lw$t0,1920($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18585 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18586 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18587 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 18588 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18589 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18590 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18591 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18592 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18593 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18594 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18595 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18596 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18597 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18598 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18599 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 936 0 on Line 830
Core Execution :

Clock Cycle 18600 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18601 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,508($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 508 0 on Line 835
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18602 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 508 0 on Line 835
Core Execution :

Clock Cycle 18603 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18604 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,112($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 112 $t2 on Line 837
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18605 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 112 $t2 on Line 837
Core Execution :
File Number 3 : addi$t1,$t2,2644
File Number 3 : $t1 = 2644

Clock Cycle 18606 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,1960
File Number 3 : $t1 = 6180

Clock Cycle 18607 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18608 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18609 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18610 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1660($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1660 2892 on Line 724
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18611 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18612 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18613 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 18614 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18615 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18616 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18617 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18618 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18619 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 18620 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18621 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18622 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18623 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18624 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18625 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18626 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18627 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18628 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18629 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18630 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18631 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1660 2892 on Line 724
Core Execution :

Clock Cycle 18632 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18633 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1920($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1920 $t0 on Line 725
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18634 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1920 $t0 on Line 725
Core Execution :
File Number 4 : addi$t0,$t0,1584
File Number 4 : $t0 = 1584

Clock Cycle 18635 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1428($zero) on Line 727

Clock Cycle 18636 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18637 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18638 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3792($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3792 3412 on Line 809
Row 769 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18639 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1428($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18640 -> 
MRM :
Completed addition of Instruction sw$t2,1428($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1880($zero) on Line 728

Clock Cycle 18641 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1880($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t2,$t0,4
File Number 4 : $t2 = 1588

Clock Cycle 18642 -> 
MRM :
Completed addition of Instruction sw$t0,1880($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t4,$t2,1032
File Number 4 : $t4 = 2620

Clock Cycle 18643 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2604($zero) on Line 731

Clock Cycle 18644 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2604($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t0,$t1,1280
File Number 4 : $t0 = 1280

Clock Cycle 18645 -> 
MRM :
Completed addition of Instruction lw$t3,2604($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : addi$t4,$t0,2128
File Number 4 : $t4 = 3408

Clock Cycle 18646 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18647 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788092 = 2892
Core Execution :

Clock Cycle 18648 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18649 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18650 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18651 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18652 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18653 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18654 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18655 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18656 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18657 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18658 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18659 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3792 3412 on Line 809
Core Execution :

Clock Cycle 18660 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18661 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3696($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3696 $t0 on Line 836
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18662 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 3164
File Number 3 : Finished Instruction lw 3696 $t0 on Line 836
Core Execution :
File Number 3 : addi$t3,$t0,3004
File Number 3 : $t3 = 6168

Clock Cycle 18663 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,400($zero) on Line 845

Clock Cycle 18664 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3648($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3648 2208 on Line 839
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18665 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,400($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3648 2208 on Line 839
Core Execution :

Clock Cycle 18666 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18667 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18668 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18669 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18670 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2488($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2488 0 on Line 715
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18671 -> 
MRM :
Completed addition of Instruction lw$t4,400($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1720($zero) on Line 846

Clock Cycle 18672 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1720($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18673 -> 
MRM :
Completed addition of Instruction lw$t1,1720($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,280($zero) on Line 847

Clock Cycle 18674 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,280($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18675 -> 
MRM :
Completed addition of Instruction lw$t0,280($zero) of Core 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1612($zero) on Line 848

Clock Cycle 18676 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1612($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18677 -> 
MRM :
Completed addition of Instruction lw$t0,1612($zero) of Core 3
Removed instruction lw$t0,280($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3284($zero) on Line 849

Clock Cycle 18678 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3284($zero) of Core : 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18679 -> 
MRM :
Completed addition of Instruction sw$t3,3284($zero) of Core 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 527936 = 2208
Memory at 528080 = 3412
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3912($zero) on Line 850

Clock Cycle 18680 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3912($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18681 -> 
MRM :
Completed addition of Instruction lw$t3,3912($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1504($zero) on Line 851

Clock Cycle 18682 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1504($zero) of Core : 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18683 -> 
MRM :
Completed addition of Instruction lw$t0,1504($zero) of Core 3
Removed instruction lw$t0,1612($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18684 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18685 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18686 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18687 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18688 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18689 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18690 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18691 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2488 0 on Line 715
Core Execution :

Clock Cycle 18692 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18693 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2576($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2576 0 on Line 723
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18694 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2576 0 on Line 723
Core Execution :

Clock Cycle 18695 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18696 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2604($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2604 $t3 on Line 731
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18697 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2604 $t3 on Line 731
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,908($zero) on Line 734

Clock Cycle 18698 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18699 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,400($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 400 $t4 on Line 845
Row 770 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18700 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,908($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18701 -> 
MRM :
Completed addition of Instruction sw$t3,908($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3020($zero) on Line 735

Clock Cycle 18702 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3020($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18703 -> 
MRM :
Completed addition of Instruction sw$t4,3020($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1272($zero) on Line 736

Clock Cycle 18704 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1272($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t2,$t1,948
File Number 4 : $t2 = 948

Clock Cycle 18705 -> 
MRM :
Completed addition of Instruction sw$t3,1272($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : addi$t1,$t2,584
File Number 4 : $t1 = 1532

Clock Cycle 18706 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2748($zero) on Line 739

Clock Cycle 18707 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2748($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18708 -> 
MRM :
Completed addition of Instruction sw$t2,2748($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3860($zero) on Line 740

Clock Cycle 18709 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3860($zero) of Core : 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18710 -> 
MRM :
Completed addition of Instruction lw$t1,3860($zero) of Core 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,532($zero) on Line 741

Clock Cycle 18711 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,532($zero) of Core : 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18712 -> 
MRM :
Completed addition of Instruction lw$t0,532($zero) of Core 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18713 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18714 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18715 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18716 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18717 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18718 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18719 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18720 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 400 $t4 on Line 845
Core Execution :

Clock Cycle 18721 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18722 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1220($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1220 0 on Line 831
Row 512 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18723 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18724 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 18725 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 18726 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 18727 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18728 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 18729 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18730 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 18731 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18732 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18733 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1220 0 on Line 831
Core Execution :

Clock Cycle 18734 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18735 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1484($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1484 0 on Line 833
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18736 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1484 0 on Line 833
Core Execution :

Clock Cycle 18737 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18738 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1132($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1132 4220 on Line 841
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18739 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1132 4220 on Line 841
Core Execution :

Clock Cycle 18740 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18741 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1720($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1720 $t1 on Line 846
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18742 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1720 $t1 on Line 846
Core Execution :

Clock Cycle 18743 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18744 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1504($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1504 $t0 on Line 851
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18745 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1504 $t0 on Line 851
Core Execution :
File Number 3 : addi$t4,$t0,3884
File Number 3 : $t4 = 3884

Clock Cycle 18746 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1232($zero) on Line 853

Clock Cycle 18747 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t4,3668
File Number 3 : $t0 = 7552

Clock Cycle 18748 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18749 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,908($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 908 0 on Line 734
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18750 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1232($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18751 -> 
MRM :
Completed addition of Instruction lw$t1,1232($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 18752 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 18753 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18754 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18755 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18756 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18757 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18758 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525420 = 4220
Core Execution :

Clock Cycle 18759 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18760 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18761 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18762 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18763 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18764 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18765 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18766 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18767 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18768 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18769 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18770 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 908 0 on Line 734
Core Execution :

Clock Cycle 18771 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18772 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,532($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 532 $t0 on Line 741
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18773 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 532 $t0 on Line 741
Core Execution :
File Number 4 : addi$t0,$t4,2896
File Number 4 : $t0 = 6304

Clock Cycle 18774 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1996($zero) on Line 743

Clock Cycle 18775 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t4,3116
File Number 4 : $t3 = 6524

Clock Cycle 18776 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18777 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3284($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3284 6168 on Line 849
Row 768 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18778 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18779 -> 
MRM :
Completed addition of Instruction sw$t3,1996($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 18780 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18781 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 18782 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18783 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18784 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18785 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18786 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 18787 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18788 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18789 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18790 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18791 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18792 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18793 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18794 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18795 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18796 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18797 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18798 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3284 6168 on Line 849
Core Execution :

Clock Cycle 18799 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18800 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3912($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3912 $t3 on Line 850
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18801 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3912 $t3 on Line 850
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2080($zero) on Line 855

Clock Cycle 18802 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t4,2348
File Number 3 : $t2 = 6232

Clock Cycle 18803 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18804 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18805 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18806 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18807 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3676($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3676 0 on Line 705
Row 515 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 18808 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2080($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 18809 -> 
MRM :
Completed addition of Instruction sw$t3,2080($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2760($zero) on Line 857

Clock Cycle 18810 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2760($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t3,$t3,1124
File Number 3 : $t3 = 1124

Clock Cycle 18811 -> 
MRM :
Completed addition of Instruction sw$t3,2760($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 18812 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 18813 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 18814 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 18815 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 18816 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527572 = 6168
Core Execution :

Clock Cycle 18817 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 18818 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 18819 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 18820 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 18821 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 18822 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 18823 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 18824 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 18825 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 18826 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 18827 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 18828 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3676 0 on Line 705
Core Execution :

Clock Cycle 18829 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18830 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3720($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3720 0 on Line 711
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18831 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3720 0 on Line 711
Core Execution :

Clock Cycle 18832 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18833 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3860($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3860 $t1 on Line 740
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18834 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3860 $t1 on Line 740
Core Execution :
File Number 4 : addi$t1,$t4,1656
File Number 4 : $t1 = 5064

Clock Cycle 18835 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2624($zero) on Line 746

Clock Cycle 18836 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1232($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1232 $t1 on Line 853
Row 771 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18837 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2624($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18838 -> 
MRM :
Completed addition of Instruction sw$t4,2624($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1484($zero) on Line 747

Clock Cycle 18839 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1484($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : addi$t4,$t2,3184
File Number 4 : $t4 = 4132

Clock Cycle 18840 -> 
MRM :
Completed addition of Instruction sw$t4,1484($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2104($zero) on Line 749

Clock Cycle 18841 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2104($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18842 -> 
MRM :
Completed addition of Instruction sw$t0,2104($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,992($zero) on Line 750

Clock Cycle 18843 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,992($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18844 -> 
MRM :
Completed addition of Instruction lw$t3,992($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1180($zero) on Line 751

Clock Cycle 18845 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1180($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 18846 -> 
MRM :
Completed addition of Instruction sw$t1,1180($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1036($zero) on Line 752

Clock Cycle 18847 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1036($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18848 -> 
MRM :
Completed addition of Instruction lw$t1,1036($zero) of Core 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18849 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18850 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18851 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18852 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18853 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18854 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18855 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18856 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18857 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 1320
File Number 3 : Finished Instruction lw 1232 $t1 on Line 853
Core Execution :
File Number 3 : addi$t0,$t1,3072
File Number 3 : $t0 = 4392

Clock Cycle 18858 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1868($zero) on Line 860

Clock Cycle 18859 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18860 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18861 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1428($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1428 880 on Line 727
Row 513 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 18862 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1868($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 18863 -> 
MRM :
Completed addition of Instruction lw$t3,1868($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3136($zero) on Line 861

Clock Cycle 18864 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3136($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 18865 -> 
MRM :
Completed addition of Instruction sw$t2,3136($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,568($zero) on Line 862

Clock Cycle 18866 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,568($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 18867 -> 
MRM :
Completed addition of Instruction lw$t2,568($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,148($zero) on Line 863

Clock Cycle 18868 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,148($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 18869 -> 
MRM :
Completed addition of Instruction lw$t4,148($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 18870 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 18871 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 18872 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1428 880 on Line 727
Core Execution :

Clock Cycle 18873 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18874 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1880($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1880 1584 on Line 728
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18875 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1880 1584 on Line 728
Core Execution :

Clock Cycle 18876 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18877 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1272($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1272 0 on Line 736
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18878 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1272 0 on Line 736
Core Execution :

Clock Cycle 18879 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18880 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1996($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1996 0 on Line 743
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18881 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1996 0 on Line 743
Core Execution :

Clock Cycle 18882 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18883 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1484($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1484 3408 on Line 747
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18884 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1484 3408 on Line 747
Core Execution :

Clock Cycle 18885 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18886 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1180($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1180 5064 on Line 751
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18887 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1180 5064 on Line 751
Core Execution :

Clock Cycle 18888 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18889 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1036($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1036 $t1 on Line 752
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 18890 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1036 $t1 on Line 752
Core Execution :
File Number 4 : addi$t0,$t1,2116
File Number 4 : $t0 = 2116

Clock Cycle 18891 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3244($zero) on Line 754

Clock Cycle 18892 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t2,1536
File Number 4 : $t0 = 2484

Clock Cycle 18893 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1868($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1868 $t3 on Line 860
Row 769 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18894 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3244($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18895 -> 
MRM :
Completed addition of Instruction sw$t1,3244($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2460($zero) on Line 756

Clock Cycle 18896 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2460($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18897 -> 
MRM :
Completed addition of Instruction sw$t4,2460($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 18898 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18899 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18900 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18901 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18902 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787612 = 5064
Memory at 787860 = 880
Memory at 787916 = 3408
Memory at 788312 = 1584
Core Execution :

Clock Cycle 18903 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18904 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18905 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18906 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 18907 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 18908 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 18909 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 18910 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 18911 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 18912 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 18913 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 18914 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1868 $t3 on Line 860
Core Execution :
File Number 3 : addi$t3,$t1,3148
File Number 3 : $t3 = 4468

Clock Cycle 18915 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18916 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18917 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18918 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18919 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,992($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 992 $t3 on Line 750
Row 513 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 18920 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 18921 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 18922 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 18923 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 18924 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 18925 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 18926 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 18927 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 18928 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 18929 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 18930 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 992 $t3 on Line 750
Core Execution :
File Number 4 : addi$t3,$t0,748
File Number 4 : $t3 = 3232

Clock Cycle 18931 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3396($zero) on Line 758

Clock Cycle 18932 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,568($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 568 $t2 on Line 862
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18933 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3396($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 18934 -> 
MRM :
Completed addition of Instruction lw$t2,3396($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,708($zero) on Line 759

Clock Cycle 18935 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,708($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t0,$t3,1804
File Number 4 : $t0 = 5036

Clock Cycle 18936 -> 
MRM :
Completed addition of Instruction lw$t2,708($zero) of Core 4
Removed instruction lw$t2,3396($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2380($zero) on Line 761

Clock Cycle 18937 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2380($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 18938 -> 
MRM :
Completed addition of Instruction sw$t0,2380($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2020($zero) on Line 762

Clock Cycle 18939 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2020($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 18940 -> 
MRM :
Completed addition of Instruction sw$t1,2020($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1656($zero) on Line 763

Clock Cycle 18941 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1656($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18942 -> 
MRM :
Completed addition of Instruction lw$t3,1656($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18943 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 568 $t2 on Line 862
Core Execution :

Clock Cycle 18944 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18945 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,148($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 148 $t4 on Line 863
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18946 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 148 $t4 on Line 863
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3452($zero) on Line 865

Clock Cycle 18947 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18948 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18949 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18950 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,708($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 708 $t2 on Line 759
Row 512 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 18951 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3452($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 18952 -> 
MRM :
Completed addition of Instruction sw$t4,3452($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,716($zero) on Line 866

Clock Cycle 18953 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,716($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 18954 -> 
MRM :
Completed addition of Instruction sw$t3,716($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,3784($zero) on Line 867

Clock Cycle 18955 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3784($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 18956 -> 
MRM :
Completed addition of Instruction sw$t3,3784($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3716($zero) on Line 868

Clock Cycle 18957 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3716($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 18958 -> 
MRM :
Completed addition of Instruction sw$t4,3716($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,892($zero) on Line 869

Clock Cycle 18959 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,892($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :
File Number 3 : addi$t1,$t1,532
File Number 3 : $t1 = 1852

Clock Cycle 18960 -> 
MRM :
Completed addition of Instruction sw$t1,892($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3324($zero) on Line 871

Clock Cycle 18961 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3324($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 708 $t2 on Line 759
Core Execution :

Clock Cycle 18962 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18963 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18964 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18965 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18966 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18967 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18968 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18969 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 716 4468 on Line 866
Row 768 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 18970 -> 
MRM :
Completed addition of Instruction lw$t3,3324($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3780($zero) on Line 764

Clock Cycle 18971 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3780($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : addi$t1,$t1,1068
File Number 4 : $t1 = 1068

Clock Cycle 18972 -> 
MRM :
Completed addition of Instruction sw$t2,3780($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t1,$t1,1980
File Number 4 : $t1 = 3048

Clock Cycle 18973 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : addi$t2,$t0,1332
File Number 4 : $t2 = 6368

Clock Cycle 18974 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2872($zero) on Line 768

Clock Cycle 18975 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2872($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 18976 -> 
MRM :
Completed addition of Instruction lw$t1,2872($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,56($zero) on Line 769

Clock Cycle 18977 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,56($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 18978 -> 
MRM :
Completed addition of Instruction sw$t2,56($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 18979 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 18980 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 716 4468 on Line 866
Core Execution :

Clock Cycle 18981 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18982 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,892($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 892 1320 on Line 869
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 18983 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 892 1320 on Line 869
Core Execution :

Clock Cycle 18984 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 18985 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 18986 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3136($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3136 6232 on Line 861
Row 512 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 18987 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 18988 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 18989 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 18990 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 18991 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 18992 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 18993 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 18994 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 18995 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525004 = 4468
Memory at 525180 = 1320
Core Execution :

Clock Cycle 18996 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 18997 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 18998 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 18999 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19000 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19001 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19002 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19003 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19004 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19005 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19006 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19007 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3136 6232 on Line 861
Core Execution :

Clock Cycle 19008 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19009 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3452($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3452 0 on Line 865
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19010 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3452 0 on Line 865
Core Execution :

Clock Cycle 19011 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19012 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3784($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3784 4468 on Line 867
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19013 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3784 4468 on Line 867
Core Execution :

Clock Cycle 19014 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19015 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3716 0 on Line 868
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19016 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3716 0 on Line 868
Core Execution :

Clock Cycle 19017 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19018 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3324 $t3 on Line 871
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19019 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3324 $t3 on Line 871
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2172($zero) on Line 872

Clock Cycle 19020 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19021 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19022 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19023 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19024 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3020($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3020 3408 on Line 735
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19025 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2172($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19026 -> 
MRM :
Completed addition of Instruction sw$t3,2172($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2740($zero) on Line 873

Clock Cycle 19027 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2740($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19028 -> 
MRM :
Completed addition of Instruction sw$t0,2740($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1676($zero) on Line 874

Clock Cycle 19029 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1676($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19030 -> 
MRM :
Completed addition of Instruction lw$t0,1676($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19031 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19032 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19033 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527424 = 6232
Memory at 528072 = 4468
Core Execution :

Clock Cycle 19034 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19035 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19036 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19037 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19038 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19039 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19040 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19041 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19042 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19043 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19044 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19045 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3020 3408 on Line 735
Core Execution :

Clock Cycle 19046 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19047 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2748($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2748 948 on Line 739
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19048 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2748 948 on Line 739
Core Execution :

Clock Cycle 19049 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19050 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2624($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2624 3408 on Line 746
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19051 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2624 3408 on Line 746
Core Execution :

Clock Cycle 19052 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19053 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2104($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2104 6304 on Line 749
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19054 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2104 6304 on Line 749
Core Execution :

Clock Cycle 19055 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19056 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2460($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2460 4132 on Line 756
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19057 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2460 4132 on Line 756
Core Execution :

Clock Cycle 19058 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19059 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2380($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2380 5036 on Line 761
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19060 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2380 5036 on Line 761
Core Execution :

Clock Cycle 19061 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19062 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2872($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2872 $t1 on Line 768
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19063 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2872 $t1 on Line 768
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2752($zero) on Line 770

Clock Cycle 19064 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19065 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1676($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1676 $t0 on Line 874
Row 770 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19066 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2752($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19067 -> 
MRM :
Completed addition of Instruction sw$t1,2752($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19068 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19069 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19070 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19071 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19072 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19073 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19074 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788536 = 6304
Memory at 788812 = 5036
Memory at 788892 = 4132
Memory at 789056 = 3408
Memory at 789180 = 948
Memory at 789452 = 3408
Core Execution :

Clock Cycle 19075 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19076 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19077 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19078 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19079 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19080 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19081 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19082 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19083 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19084 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19085 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19086 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t0 = 12908
File Number 3 : Finished Instruction lw 1676 $t0 on Line 874
Core Execution :
File Number 3 : addi$t0,$t2,1968
File Number 3 : $t0 = 1968

Clock Cycle 19087 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t2,3648
File Number 3 : $t4 = 3648

Clock Cycle 19088 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2544($zero) on Line 877

Clock Cycle 19089 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t1,2296
File Number 3 : $t2 = 4148

Clock Cycle 19090 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2020($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2020 0 on Line 762
Row 513 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19091 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2544($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19092 -> 
MRM :
Completed addition of Instruction sw$t0,2544($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,3464($zero) on Line 879

Clock Cycle 19093 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3464($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t3,$t1,852
File Number 3 : $t3 = 2704

Clock Cycle 19094 -> 
MRM :
Completed addition of Instruction sw$t4,3464($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : addi$t1,$t3,3540
File Number 3 : $t1 = 6244

Clock Cycle 19095 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3324($zero) on Line 882

Clock Cycle 19096 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3324($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 19097 -> 
MRM :
Completed addition of Instruction lw$t4,3324($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19098 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 19099 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19100 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19101 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2020 0 on Line 762
Core Execution :

Clock Cycle 19102 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19103 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1656($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1656 $t3 on Line 763
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19104 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1656 $t3 on Line 763
Core Execution :
File Number 4 : addi$t3,$t1,1952
File Number 4 : $t3 = 1952

Clock Cycle 19105 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3816($zero) on Line 772

Clock Cycle 19106 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19107 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3464($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3464 3648 on Line 879
Row 769 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19108 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3816($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19109 -> 
MRM :
Completed addition of Instruction sw$t1,3816($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2104($zero) on Line 773

Clock Cycle 19110 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2104($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19111 -> 
MRM :
Completed addition of Instruction lw$t2,2104($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1152($zero) on Line 774

Clock Cycle 19112 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1152($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19113 -> 
MRM :
Completed addition of Instruction sw$t0,1152($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2876($zero) on Line 775

Clock Cycle 19114 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2876($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19115 -> 
MRM :
Completed addition of Instruction lw$t2,2876($zero) of Core 4
Removed instruction lw$t2,2104($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2808($zero) on Line 776

Clock Cycle 19116 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2808($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 19117 -> 
MRM :
Completed addition of Instruction sw$t1,2808($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3996($zero) on Line 777

Clock Cycle 19118 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19119 -> 
MRM :
Completed addition of Instruction lw$t2,3996($zero) of Core 4
Removed instruction lw$t2,2876($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2952($zero) on Line 778

Clock Cycle 19120 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2952($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19121 -> 
MRM :
Completed addition of Instruction sw$t4,2952($zero) of Core 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2296($zero) on Line 779

Clock Cycle 19122 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2296($zero) of Core : 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19123 -> 
MRM :
Completed addition of Instruction lw$t1,2296($zero) of Core 4
DRAM: 
File Number 3 : Completed 17/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2036($zero) on Line 780

Clock Cycle 19124 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2036($zero) of Core : 4
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19125 -> 
MRM :
Completed addition of Instruction lw$t4,2036($zero) of Core 4
DRAM: 
File Number 3 : Completed 19/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,492($zero) on Line 781

Clock Cycle 19126 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,492($zero) of Core : 4
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19127 -> 
MRM :
Completed addition of Instruction sw$t0,492($zero) of Core 4
DRAM: 
File Number 3 : Completed 21/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2820($zero) on Line 782

Clock Cycle 19128 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2820($zero) of Core : 4
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3464 3648 on Line 879
Core Execution :

Clock Cycle 19129 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19130 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3324 $t4 on Line 882
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19131 -> 
MRM :
Completed addition of Instruction lw$t3,2820($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3324 $t4 on Line 882
Core Execution :
File Number 3 : addi$t4,$t0,1020
File Number 3 : $t4 = 2988

Clock Cycle 19132 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t0,2096
File Number 3 : $t1 = 4064

Clock Cycle 19133 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,392($zero) on Line 885

Clock Cycle 19134 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t2,3284
File Number 3 : $t0 = 7432

Clock Cycle 19135 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t0,2124
File Number 3 : $t2 = 9556

Clock Cycle 19136 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2752($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2752 0 on Line 770
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19137 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,392($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19138 -> 
MRM :
Completed addition of Instruction sw$t2,392($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1196($zero) on Line 888

Clock Cycle 19139 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1196($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : addi$t4,$t1,2424
File Number 3 : $t4 = 6488

Clock Cycle 19140 -> 
MRM :
Completed addition of Instruction sw$t3,1196($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,700($zero) on Line 890

Clock Cycle 19141 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,700($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19142 -> 
MRM :
Completed addition of Instruction sw$t3,700($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,1908($zero) on Line 891

Clock Cycle 19143 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1908($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19144 -> 
MRM :
Completed addition of Instruction sw$t3,1908($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1716($zero) on Line 892

Clock Cycle 19145 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1716($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/22
Memory at 527752 = 3648
Core Execution :

Clock Cycle 19146 -> 
MRM :
Completed addition of Instruction sw$t0,1716($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2264($zero) on Line 893

Clock Cycle 19147 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2264($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19148 -> 
MRM :
Completed addition of Instruction sw$t0,2264($zero) of Core 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3508($zero) on Line 894

Clock Cycle 19149 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3508($zero) of Core : 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19150 -> 
MRM :
Completed addition of Instruction lw$t4,3508($zero) of Core 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,644($zero) on Line 895

Clock Cycle 19151 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,644($zero) of Core : 3
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19152 -> 
MRM :
Completed addition of Instruction sw$t2,644($zero) of Core 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2576($zero) on Line 896

Clock Cycle 19153 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2576($zero) of Core : 3
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19154 -> 
MRM :
Completed addition of Instruction lw$t4,2576($zero) of Core 3
Removed instruction lw$t4,3508($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 19/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1424($zero) on Line 897

Clock Cycle 19155 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1424($zero) of Core : 3
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19156 -> 
MRM :
Completed addition of Instruction lw$t2,1424($zero) of Core 3
DRAM: 
File Number 4 : Completed 21/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1492($zero) on Line 898

Clock Cycle 19157 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1492($zero) of Core : 3
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2752 0 on Line 770
Core Execution :

Clock Cycle 19158 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19159 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2808($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2808 0 on Line 776
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19160 -> 
MRM :
Completed addition of Instruction lw$t0,1492($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2808 0 on Line 776
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3604($zero) on Line 899

Clock Cycle 19161 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19162 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2952($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2952 4132 on Line 778
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19163 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3604($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2952 4132 on Line 778
Core Execution :

Clock Cycle 19164 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19165 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2296($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2296 $t1 on Line 779
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19166 -> 
MRM :
Completed addition of Instruction lw$t1,3604($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2296 $t1 on Line 779
Core Execution :
File Number 4 : addi$t1,$t1,3520
File Number 4 : $t1 = 3520

Clock Cycle 19167 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,204($zero) on Line 784

Clock Cycle 19168 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2820($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2820 $t3 on Line 782
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19169 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,204($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2820 $t3 on Line 782
Core Execution :

Clock Cycle 19170 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19171 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19172 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1196($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1196 2704 on Line 888
Row 770 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19173 -> 
MRM :
Completed addition of Instruction lw$t0,204($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19174 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19175 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19176 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19177 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19178 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19179 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19180 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19181 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 789384 = 4132
Core Execution :

Clock Cycle 19182 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19183 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19184 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19185 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19186 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19187 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19188 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19189 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19190 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19191 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19192 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19193 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1196 2704 on Line 888
Core Execution :

Clock Cycle 19194 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19195 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1908($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1908 2704 on Line 891
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19196 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1908 2704 on Line 891
Core Execution :

Clock Cycle 19197 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19198 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1716($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1716 7432 on Line 892
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19199 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1716 7432 on Line 892
Core Execution :

Clock Cycle 19200 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19201 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1424($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1424 $t2 on Line 897
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19202 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1424 $t2 on Line 897
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1088($zero) on Line 900

Clock Cycle 19203 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19204 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1492($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1492 $t0 on Line 898
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19205 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1088($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 1168
File Number 3 : Finished Instruction lw 1492 $t0 on Line 898
Core Execution :

Clock Cycle 19206 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19207 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19208 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19209 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19210 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,56($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 56 6368 on Line 769
Row 513 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19211 -> 
MRM :
Completed addition of Instruction sw$t2,1088($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19212 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 19213 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19214 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 19215 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19216 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19217 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19218 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19219 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525484 = 2704
Memory at 526004 = 7432
Memory at 526196 = 2704
Core Execution :

Clock Cycle 19220 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19221 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19222 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19223 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19224 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19225 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19226 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19227 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19228 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19229 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19230 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19231 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 56 6368 on Line 769
Core Execution :

Clock Cycle 19232 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19233 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,492($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 492 5036 on Line 781
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19234 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 492 5036 on Line 781
Core Execution :

Clock Cycle 19235 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19236 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,204($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 204 $t0 on Line 784
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19237 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 204 $t0 on Line 784
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,1812($zero) on Line 785

Clock Cycle 19238 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19239 -> 
MRM :
1/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19240 -> 
MRM :
2/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19241 -> 
MRM :
3/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19242 -> 
MRM :
4/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19243 -> 
MRM :
5/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19244 -> 
MRM :
6/7 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19245 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,392($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 392 4148 on Line 885
Row 768 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19246 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1812($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19247 -> 
MRM :
Completed addition of Instruction sw$t0,1812($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19248 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19249 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19250 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19251 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19252 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19253 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19254 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 786488 = 6368
Memory at 786924 = 5036
Core Execution :

Clock Cycle 19255 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19256 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19257 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19258 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19259 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19260 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19261 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19262 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19263 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19264 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19265 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19266 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 392 4148 on Line 885
Core Execution :

Clock Cycle 19267 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19268 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,700($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 700 2704 on Line 890
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19269 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 700 2704 on Line 890
Core Execution :

Clock Cycle 19270 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19271 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,644($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 644 9556 on Line 895
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19272 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 644 9556 on Line 895
Core Execution :

Clock Cycle 19273 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19274 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19275 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19276 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19277 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1152($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1152 5036 on Line 774
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19278 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19279 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 19280 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19281 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 19282 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19283 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19284 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19285 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19286 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524680 = 4148
Memory at 524932 = 9556
Memory at 524988 = 2704
Core Execution :

Clock Cycle 19287 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19288 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19289 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19290 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19291 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19292 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19293 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19294 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19295 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19296 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19297 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19298 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1152 5036 on Line 774
Core Execution :

Clock Cycle 19299 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19300 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2036($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2036 $t4 on Line 780
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19301 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2036 $t4 on Line 780
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2040($zero) on Line 786

Clock Cycle 19302 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19303 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1812($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1812 0 on Line 785
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19304 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2040($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1812 0 on Line 785
Core Execution :

Clock Cycle 19305 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19306 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19307 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19308 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19309 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19310 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1088($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1088 0 on Line 900
Row 769 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19311 -> 
MRM :
Completed addition of Instruction sw$t4,2040($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,712($zero) on Line 787

Clock Cycle 19312 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,712($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19313 -> 
MRM :
Completed addition of Instruction sw$t3,712($zero) of Core 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,1120($zero) on Line 788

Clock Cycle 19314 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1120($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19315 -> 
MRM :
Completed addition of Instruction sw$t4,1120($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1212($zero) on Line 789

Clock Cycle 19316 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1212($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19317 -> 
MRM :
Completed addition of Instruction lw$t3,1212($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1488($zero) on Line 790

Clock Cycle 19318 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1488($zero) of Core : 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : addi$t0,$t0,1628
File Number 4 : $t0 = 1628

Clock Cycle 19319 -> 
MRM :
Completed addition of Instruction lw$t1,1488($zero) of Core 4
DRAM: 
File Number 3 : Completed 10/22
Memory at 787584 = 5036
Core Execution :

Clock Cycle 19320 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19321 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19322 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19323 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19324 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19325 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19326 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19327 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19328 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19329 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19330 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19331 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1088 0 on Line 900
Core Execution :

Clock Cycle 19332 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19333 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19334 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19335 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19336 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19337 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3244($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3244 0 on Line 754
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19338 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19339 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 19340 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19341 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 19342 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19343 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19344 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19345 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19346 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 19347 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19348 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19349 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19350 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19351 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19352 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19353 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19354 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19355 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19356 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19357 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19358 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3244 0 on Line 754
Core Execution :

Clock Cycle 19359 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19360 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3780($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3780 0 on Line 764
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19361 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3780 0 on Line 764
Core Execution :

Clock Cycle 19362 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19363 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3816($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3816 0 on Line 772
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19364 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3816 0 on Line 772
Core Execution :

Clock Cycle 19365 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19366 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3996($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3996 $t2 on Line 777
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19367 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3996 $t2 on Line 777
Core Execution :
File Number 4 : addi$t2,$t4,984
File Number 4 : $t2 = 984

Clock Cycle 19368 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3048($zero) on Line 793

Clock Cycle 19369 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19370 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19371 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19372 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19373 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2460($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2460 2208 on Line 840
Row 771 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19374 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3048($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19375 -> 
MRM :
Completed addition of Instruction sw$t2,3048($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,2912($zero) on Line 901

Clock Cycle 19376 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2912($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19377 -> 
MRM :
Completed addition of Instruction sw$t0,2912($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,652($zero) on Line 794

Clock Cycle 19378 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,652($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19379 -> 
MRM :
Completed addition of Instruction lw$t2,652($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19380 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19381 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19382 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 19383 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19384 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19385 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19386 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19387 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19388 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19389 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19390 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19391 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19392 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19393 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19394 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2460 2208 on Line 840
Core Execution :

Clock Cycle 19395 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19396 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2080($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2080 0 on Line 855
File Number 3 : Completed 1/2
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2968($zero) on Line 902

Clock Cycle 19397 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2968($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2080 0 on Line 855
Core Execution :

Clock Cycle 19398 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19399 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2760($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2760 0 on Line 857
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19400 -> 
MRM :
Completed addition of Instruction sw$t3,2968($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2760 0 on Line 857
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,256($zero) on Line 903

Clock Cycle 19401 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19402 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2172($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2172 0 on Line 872
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19403 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,256($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2172 0 on Line 872
Core Execution :

Clock Cycle 19404 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19405 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2740($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2740 4392 on Line 873
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19406 -> 
MRM :
Completed addition of Instruction sw$t3,256($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2740 4392 on Line 873
Core Execution :

Clock Cycle 19407 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19408 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2544($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2544 1968 on Line 877
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19409 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2544 1968 on Line 877
Core Execution :

Clock Cycle 19410 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19411 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2264($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2264 7432 on Line 893
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19412 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2264 7432 on Line 893
Core Execution :

Clock Cycle 19413 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19414 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2576($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2576 $t4 on Line 896
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19415 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2576 $t4 on Line 896
Core Execution :
File Number 3 : addi$t3,$t4,2608
File Number 3 : $t3 = 2608

Clock Cycle 19416 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,2876($zero) on Line 905

Clock Cycle 19417 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2912($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2912 1168 on Line 901
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19418 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2876($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2912 1168 on Line 901
Core Execution :

Clock Cycle 19419 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19420 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2968($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2968 2704 on Line 902
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19421 -> 
MRM :
Completed addition of Instruction lw$t2,2876($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2968 2704 on Line 902
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2288($zero) on Line 906

Clock Cycle 19422 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19423 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2876($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2876 $t2 on Line 905
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19424 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2288($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 2876 $t2 on Line 905
Core Execution :

Clock Cycle 19425 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19426 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19427 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3604($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3604 $t1 on Line 899
Row 514 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19428 -> 
MRM :
Completed addition of Instruction lw$t0,2288($zero) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19429 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19430 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19431 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19432 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19433 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19434 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19435 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19436 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 526460 = 0
Memory at 526552 = 7432
Memory at 526748 = 2208
Memory at 526832 = 1968
Memory at 527028 = 4392
Memory at 527200 = 1168
Memory at 527256 = 2704
Core Execution :

Clock Cycle 19437 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19438 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19439 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19440 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19441 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19442 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19443 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19444 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19445 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19446 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19447 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19448 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3604 $t1 on Line 899
Core Execution :
File Number 3 : addi$t3,$t1,2920
File Number 3 : $t3 = 2920

Clock Cycle 19449 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1804($zero) on Line 908

Clock Cycle 19450 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19451 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19452 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19453 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2040($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2040 0 on Line 786
Row 515 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19454 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1804($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19455 -> 
MRM :
Completed addition of Instruction sw$t2,1804($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,608($zero) on Line 909

Clock Cycle 19456 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,608($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 19457 -> 
MRM :
Completed addition of Instruction lw$t2,608($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 19458 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 19459 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 19460 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19461 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 19462 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19463 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19464 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2040 0 on Line 786
Core Execution :

Clock Cycle 19465 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19466 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1120($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1120 0 on Line 788
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19467 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1120 0 on Line 788
Core Execution :

Clock Cycle 19468 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19469 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1212($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1212 $t3 on Line 789
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19470 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1212 $t3 on Line 789
Core Execution :

Clock Cycle 19471 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19472 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1488($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1488 $t1 on Line 790
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19473 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1488 $t1 on Line 790
Core Execution :
File Number 4 : addi$t1,$t1,3020
File Number 4 : $t1 = 3020

Clock Cycle 19474 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1592($zero) on Line 796

Clock Cycle 19475 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,256($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 256 2704 on Line 903
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19476 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1592($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19477 -> 
MRM :
Completed addition of Instruction sw$t1,1592($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2428($zero) on Line 797

Clock Cycle 19478 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2428($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19479 -> 
MRM :
Completed addition of Instruction lw$t1,2428($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3996($zero) on Line 798

Clock Cycle 19480 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3996($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19481 -> 
MRM :
Completed addition of Instruction sw$t4,3996($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19482 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19483 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19484 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 19485 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19486 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19487 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19488 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19489 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19490 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19491 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19492 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19493 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19494 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19495 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19496 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 256 2704 on Line 903
Core Execution :

Clock Cycle 19497 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19498 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,608($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 608 $t2 on Line 909
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19499 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 3188
File Number 3 : Finished Instruction lw 608 $t2 on Line 909
Core Execution :
File Number 3 : addi$t4,$t2,3744
File Number 3 : $t4 = 6932

Clock Cycle 19500 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1300($zero) on Line 911

Clock Cycle 19501 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19502 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19503 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,712($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 712 0 on Line 787
Row 512 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19504 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1300($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19505 -> 
MRM :
Completed addition of Instruction lw$t2,1300($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2008($zero) on Line 912

Clock Cycle 19506 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2008($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19507 -> 
MRM :
Completed addition of Instruction lw$t0,2008($zero) of Core 3
Removed instruction lw$t0,2288($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 19508 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19509 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19510 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19511 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19512 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524544 = 2704
Core Execution :

Clock Cycle 19513 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19514 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19515 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19516 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19517 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19518 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19519 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19520 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19521 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19522 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19523 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19524 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 712 0 on Line 787
Core Execution :

Clock Cycle 19525 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19526 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,652($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 652 $t2 on Line 794
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19527 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 652 $t2 on Line 794
Core Execution :
File Number 4 : addi$t0,$t2,348
File Number 4 : $t0 = 348

Clock Cycle 19528 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,3448
File Number 4 : $t0 = 3796

Clock Cycle 19529 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1804($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1804 0 on Line 908
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1532($zero) on Line 801

Clock Cycle 19530 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1532($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19531 -> 
MRM :
Completed addition of Instruction lw$t3,1532($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3372($zero) on Line 802

Clock Cycle 19532 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3372($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19533 -> 
MRM :
Completed addition of Instruction lw$t1,3372($zero) of Core 4
Removed instruction lw$t1,2428($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19534 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19535 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19536 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19537 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19538 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 19539 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19540 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19541 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19542 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19543 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19544 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19545 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19546 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19547 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19548 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19549 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19550 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1804 0 on Line 908
Core Execution :

Clock Cycle 19551 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19552 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1300($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1300 $t2 on Line 911
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19553 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 3020
File Number 3 : Finished Instruction lw 1300 $t2 on Line 911
Core Execution :

Clock Cycle 19554 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19555 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2008($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2008 $t0 on Line 912
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19556 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2008 $t0 on Line 912
Core Execution :
File Number 3 : addi$t3,$t0,1480
File Number 3 : $t3 = 1480

Clock Cycle 19557 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,808($zero) on Line 914

Clock Cycle 19558 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1592($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1592 3020 on Line 796
Row 513 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19559 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,808($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19560 -> 
MRM :
Completed addition of Instruction lw$t1,808($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 19561 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19562 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 19563 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19564 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19565 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19566 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19567 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 19568 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19569 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19570 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19571 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19572 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19573 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19574 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19575 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19576 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19577 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19578 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19579 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1592 3020 on Line 796
Core Execution :

Clock Cycle 19580 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19581 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1532($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1532 $t3 on Line 801
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19582 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1532 $t3 on Line 801
Core Execution :
File Number 4 : addi$t2,$t3,3244
File Number 4 : $t2 = 3244

Clock Cycle 19583 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3008($zero) on Line 804

Clock Cycle 19584 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,808($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 808 $t1 on Line 914
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19585 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3008($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19586 -> 
MRM :
Completed addition of Instruction lw$t2,3008($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19587 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19588 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19589 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19590 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19591 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19592 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19593 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788024 = 3020
Core Execution :

Clock Cycle 19594 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19595 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19596 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19597 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19598 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19599 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19600 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19601 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19602 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19603 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19604 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19605 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 808 $t1 on Line 914
Core Execution :
File Number 3 : addi$t3,$t1,2132
File Number 3 : $t3 = 2132

Clock Cycle 19606 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1472($zero) on Line 916

Clock Cycle 19607 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19608 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3996($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3996 0 on Line 798
Row 512 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19609 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1472($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19610 -> 
MRM :
Completed addition of Instruction sw$t2,1472($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,336($zero) on Line 917

Clock Cycle 19611 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,336($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 19612 -> 
MRM :
Completed addition of Instruction sw$t4,336($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,3272($zero) on Line 918

Clock Cycle 19613 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3272($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 19614 -> 
MRM :
Completed addition of Instruction sw$t2,3272($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1284($zero) on Line 919

Clock Cycle 19615 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1284($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19616 -> 
MRM :
Completed addition of Instruction lw$t2,1284($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1312($zero) on Line 920

Clock Cycle 19617 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1312($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19618 -> 
MRM :
Completed addition of Instruction lw$t0,1312($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2652($zero) on Line 921

Clock Cycle 19619 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2652($zero) of Core : 3
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3996 0 on Line 798
Core Execution :

Clock Cycle 19620 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19621 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3372($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3372 $t1 on Line 802
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19622 -> 
MRM :
Completed addition of Instruction lw$t4,2652($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3372 $t1 on Line 802
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3616($zero) on Line 922

Clock Cycle 19623 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19624 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19625 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19626 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19627 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19628 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19629 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,336($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 336 6932 on Line 917
Row 771 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19630 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3616($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19631 -> 
MRM :
Completed addition of Instruction lw$t1,3616($zero) of Core 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1144($zero) on Line 923

Clock Cycle 19632 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1144($zero) of Core : 3
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19633 -> 
MRM :
Completed addition of Instruction lw$t3,1144($zero) of Core 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2060($zero) on Line 924

Clock Cycle 19634 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2060($zero) of Core : 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19635 -> 
MRM :
Completed addition of Instruction lw$t4,2060($zero) of Core 3
Removed instruction lw$t4,2652($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2660($zero) on Line 925

Clock Cycle 19636 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2660($zero) of Core : 3
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19637 -> 
MRM :
Completed addition of Instruction lw$t3,2660($zero) of Core 3
Removed instruction lw$t3,1144($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2228($zero) on Line 805

Clock Cycle 19638 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2228($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 19639 -> 
MRM :
Completed addition of Instruction sw$t1,2228($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3716($zero) on Line 806

Clock Cycle 19640 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3716($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19641 -> 
MRM :
Completed addition of Instruction sw$t1,3716($zero) of Core 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,880($zero) on Line 807

Clock Cycle 19642 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,880($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19643 -> 
MRM :
Completed addition of Instruction lw$t4,880($zero) of Core 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,68($zero) on Line 808

Clock Cycle 19644 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,68($zero) of Core : 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19645 -> 
MRM :
Completed addition of Instruction sw$t3,68($zero) of Core 4
DRAM: 
File Number 3 : Completed 17/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3332($zero) on Line 809

Clock Cycle 19646 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3332($zero) of Core : 4
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19647 -> 
MRM :
Completed addition of Instruction lw$t4,3332($zero) of Core 4
Removed instruction lw$t4,880($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19648 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19649 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19650 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 336 6932 on Line 917
Core Execution :

Clock Cycle 19651 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19652 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1472($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1472 3020 on Line 916
Row 512 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19653 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19654 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19655 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19656 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19657 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19658 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19659 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19660 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19661 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 524624 = 6932
Core Execution :

Clock Cycle 19662 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19663 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19664 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19665 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19666 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19667 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19668 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19669 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19670 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19671 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19672 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19673 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1472 3020 on Line 916
Core Execution :

Clock Cycle 19674 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19675 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1284($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1284 $t2 on Line 919
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19676 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 1284 $t2 on Line 919
Core Execution :

Clock Cycle 19677 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19678 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1312($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1312 $t0 on Line 920
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19679 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 1312 $t0 on Line 920
Core Execution :

Clock Cycle 19680 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19681 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19682 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3272($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3272 3020 on Line 918
Row 513 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19683 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19684 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19685 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19686 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19687 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19688 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19689 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19690 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19691 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525760 = 3020
Core Execution :

Clock Cycle 19692 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19693 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19694 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19695 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19696 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19697 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19698 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19699 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19700 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19701 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19702 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19703 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 3272 3020 on Line 918
Core Execution :

Clock Cycle 19704 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19705 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3616($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3616 $t1 on Line 922
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19706 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3616 $t1 on Line 922
Core Execution :
File Number 3 : addi$t2,$t1,3740
File Number 3 : $t2 = 3740

Clock Cycle 19707 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19708 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19709 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19710 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3048($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3048 984 on Line 793
Row 515 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19711 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19712 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 19713 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19714 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 19715 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19716 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 19717 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19718 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19719 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527560 = 3020
Core Execution :

Clock Cycle 19720 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19721 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19722 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19723 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19724 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19725 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19726 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19727 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19728 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19729 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19730 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19731 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3048 984 on Line 793
Core Execution :

Clock Cycle 19732 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19733 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3008($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3008 $t2 on Line 804
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19734 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3008 $t2 on Line 804
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1364($zero) on Line 810

Clock Cycle 19735 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19736 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2228($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2228 0 on Line 805
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19737 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1364($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2228 0 on Line 805
Core Execution :

Clock Cycle 19738 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19739 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2060($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2060 $t4 on Line 924
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19740 -> 
MRM :
Completed addition of Instruction sw$t2,1364($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2960($zero) on Line 811

Clock Cycle 19741 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2960($zero) of Core : 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19742 -> 
MRM :
Completed addition of Instruction lw$t4,2960($zero) of Core 4
Removed instruction lw$t4,3332($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,896($zero) on Line 812

Clock Cycle 19743 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,896($zero) of Core : 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : addi$t2,$t0,2148
File Number 4 : $t2 = 5944

Clock Cycle 19744 -> 
MRM :
Completed addition of Instruction lw$t3,896($zero) of Core 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,988($zero) on Line 814

Clock Cycle 19745 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,988($zero) of Core : 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19746 -> 
MRM :
Completed addition of Instruction lw$t2,988($zero) of Core 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19747 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19748 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788660 = 0
Memory at 789480 = 984
Core Execution :

Clock Cycle 19749 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19750 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19751 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19752 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19753 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19754 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19755 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19756 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19757 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19758 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19759 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19760 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2060 $t4 on Line 924
Core Execution :

Clock Cycle 19761 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19762 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2660($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2660 $t3 on Line 925
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19763 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2660 $t3 on Line 925
Core Execution :
File Number 3 : addi$t1,$t3,2000
File Number 3 : $t1 = 2000

Clock Cycle 19764 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,1476
File Number 3 : $t1 = 1476

Clock Cycle 19765 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,68($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 68 0 on Line 808
Row 514 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2928($zero) on Line 929

Clock Cycle 19766 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2928($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :
File Number 3 : addi$t4,$t2,3116
File Number 3 : $t4 = 6856

Clock Cycle 19767 -> 
MRM :
Completed addition of Instruction sw$t1,2928($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3512($zero) on Line 931

Clock Cycle 19768 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3512($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 19769 -> 
MRM :
Completed addition of Instruction lw$t4,3512($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2200($zero) on Line 932

Clock Cycle 19770 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2200($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : addi$t2,$t0,2044
File Number 3 : $t2 = 2044

Clock Cycle 19771 -> 
MRM :
Completed addition of Instruction sw$t1,2200($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,1840($zero) on Line 934

Clock Cycle 19772 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1840($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19773 -> 
MRM :
Completed addition of Instruction lw$t1,1840($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 19774 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19775 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19776 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 68 0 on Line 808
Core Execution :

Clock Cycle 19777 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19778 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,896($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 896 $t3 on Line 812
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19779 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 896 $t3 on Line 812
Core Execution :

Clock Cycle 19780 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19781 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,988($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 988 $t2 on Line 814
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19782 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 988 $t2 on Line 814
Core Execution :
File Number 4 : addi$t3,$t2,608
File Number 4 : $t3 = 608

Clock Cycle 19783 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,144($zero) on Line 816

Clock Cycle 19784 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1840($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1840 $t1 on Line 934
Row 768 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 4 : addi$t1,$t0,592
File Number 4 : $t1 = 4388

Clock Cycle 19785 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,144($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19786 -> 
MRM :
Completed addition of Instruction lw$t3,144($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1556($zero) on Line 818

Clock Cycle 19787 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1556($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19788 -> 
MRM :
Completed addition of Instruction lw$t0,1556($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19789 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19790 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19791 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19792 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19793 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 19794 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19795 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19796 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19797 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19798 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19799 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19800 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19801 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19802 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19803 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19804 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19805 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1840 $t1 on Line 934
Core Execution :
File Number 3 : addi$t0,$t1,228
File Number 3 : $t0 = 228

Clock Cycle 19806 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2412($zero) on Line 936

Clock Cycle 19807 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19808 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19809 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19810 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19811 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2960($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2960 $t4 on Line 811
Row 513 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19812 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2412($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19813 -> 
MRM :
Completed addition of Instruction sw$t1,2412($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,228($zero) on Line 937

Clock Cycle 19814 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,228($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 19815 -> 
MRM :
Completed addition of Instruction sw$t2,228($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3576($zero) on Line 938

Clock Cycle 19816 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3576($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 19817 -> 
MRM :
Completed addition of Instruction lw$t3,3576($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 19818 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19819 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 19820 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19821 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19822 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2960 $t4 on Line 811
Core Execution :

Clock Cycle 19823 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19824 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19825 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19826 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3512($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3512 $t4 on Line 931
Row 770 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 19827 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 19828 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 19829 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 19830 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 19831 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 19832 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 19833 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 19834 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 19835 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 19836 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 19837 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3512 $t4 on Line 931
Core Execution :

Clock Cycle 19838 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19839 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3576($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3576 $t3 on Line 938
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19840 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3576 $t3 on Line 938
Core Execution :
File Number 3 : addi$t3,$t2,708
File Number 3 : $t3 = 2752

Clock Cycle 19841 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,660($zero) on Line 940

Clock Cycle 19842 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t4,3156
File Number 3 : $t4 = 3156

Clock Cycle 19843 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19844 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,144($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 144 $t3 on Line 816
Row 515 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19845 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,660($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19846 -> 
MRM :
Completed addition of Instruction sw$t2,660($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1516($zero) on Line 942

Clock Cycle 19847 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1516($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 3 : addi$t4,$t2,2280
File Number 3 : $t4 = 4324

Clock Cycle 19848 -> 
MRM :
Completed addition of Instruction sw$t4,1516($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1488($zero) on Line 944

Clock Cycle 19849 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1488($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 19850 -> 
MRM :
Completed addition of Instruction sw$t0,1488($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3916($zero) on Line 945

Clock Cycle 19851 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3916($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 3 : addi$t3,$t1,3688
File Number 3 : $t3 = 3688

Clock Cycle 19852 -> 
MRM :
Completed addition of Instruction lw$t2,3916($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,3776($zero) on Line 947

Clock Cycle 19853 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3776($zero) of Core : 3
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19854 -> 
MRM :
Completed addition of Instruction lw$t4,3776($zero) of Core 3
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19855 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 144 $t3 on Line 816
Core Execution :
File Number 4 : addi$t4,$t3,20
File Number 4 : $t4 = 20

Clock Cycle 19856 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t2,156
File Number 4 : $t2 = 156

Clock Cycle 19857 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19858 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19859 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19860 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3916($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3916 $t2 on Line 945
Row 768 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 19861 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 19862 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 19863 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 19864 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 19865 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 19866 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 19867 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 19868 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 19869 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 19870 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 19871 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3916 $t2 on Line 945
Core Execution :
File Number 3 : addi$t3,$t2,2752
File Number 3 : $t3 = 2752

Clock Cycle 19872 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,692($zero) on Line 949

Clock Cycle 19873 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3776($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3776 $t4 on Line 947
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19874 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,692($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 3776 $t4 on Line 947
Core Execution :

Clock Cycle 19875 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19876 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19877 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19878 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19879 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1364($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1364 0 on Line 810
Row 515 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19880 -> 
MRM :
Completed addition of Instruction lw$t4,692($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19881 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 19882 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 19883 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 19884 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 19885 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 19886 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19887 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 19888 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19889 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19890 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1364 0 on Line 810
Core Execution :

Clock Cycle 19891 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19892 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1556($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1556 $t0 on Line 818
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19893 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1556 $t0 on Line 818
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,404($zero) on Line 821

Clock Cycle 19894 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19895 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,228($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 228 2044 on Line 937
Row 769 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19896 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,404($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19897 -> 
MRM :
Completed addition of Instruction sw$t0,404($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3396($zero) on Line 822

Clock Cycle 19898 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3396($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19899 -> 
MRM :
Completed addition of Instruction lw$t4,3396($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1456($zero) on Line 823

Clock Cycle 19900 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1456($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :
File Number 4 : addi$t1,$t3,2000
File Number 4 : $t1 = 2000

Clock Cycle 19901 -> 
MRM :
Completed addition of Instruction sw$t3,1456($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,604($zero) on Line 825

Clock Cycle 19902 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,604($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :
File Number 4 : addi$t1,$t2,1104
File Number 4 : $t1 = 1260

Clock Cycle 19903 -> 
MRM :
Completed addition of Instruction sw$t3,604($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2628($zero) on Line 827

Clock Cycle 19904 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2628($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :
File Number 4 : addi$t3,$t0,808
File Number 4 : $t3 = 808

Clock Cycle 19905 -> 
MRM :
Completed addition of Instruction sw$t3,2628($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3360($zero) on Line 829

Clock Cycle 19906 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3360($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19907 -> 
MRM :
Completed addition of Instruction lw$t4,3360($zero) of Core 4
Removed instruction lw$t4,3396($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2968($zero) on Line 830

Clock Cycle 19908 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2968($zero) of Core : 4
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19909 -> 
MRM :
Completed addition of Instruction lw$t0,2968($zero) of Core 4
DRAM: 
File Number 3 : Completed 15/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2052($zero) on Line 831

Clock Cycle 19910 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2052($zero) of Core : 4
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19911 -> 
MRM :
Completed addition of Instruction lw$t1,2052($zero) of Core 4
DRAM: 
File Number 3 : Completed 17/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3780($zero) on Line 832

Clock Cycle 19912 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3780($zero) of Core : 4
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19913 -> 
MRM :
Completed addition of Instruction sw$t3,3780($zero) of Core 4
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19914 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19915 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19916 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 228 2044 on Line 937
Core Execution :

Clock Cycle 19917 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19918 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,660($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 660 2044 on Line 940
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19919 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 660 2044 on Line 940
Core Execution :

Clock Cycle 19920 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19921 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,692($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 692 $t4 on Line 949
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 19922 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t4 = 3172
File Number 3 : Finished Instruction lw 692 $t4 on Line 949
Core Execution :
File Number 3 : addi$t4,$t2,1176
File Number 3 : $t4 = 1176

Clock Cycle 19923 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2476($zero) on Line 951

Clock Cycle 19924 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19925 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19926 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19927 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19928 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19929 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3716($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3716 0 on Line 806
Row 512 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 19930 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2476($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 19931 -> 
MRM :
Completed addition of Instruction lw$t3,2476($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1324($zero) on Line 952

Clock Cycle 19932 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1324($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 19933 -> 
MRM :
Completed addition of Instruction sw$t4,1324($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,952($zero) on Line 953

Clock Cycle 19934 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,952($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 19935 -> 
MRM :
Completed addition of Instruction sw$t4,952($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t1,3152($zero) on Line 954

Clock Cycle 19936 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3152($zero) of Core : 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 19937 -> 
MRM :
Completed addition of Instruction lw$t1,3152($zero) of Core 3
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 19938 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524516 = 2044
Memory at 524948 = 2044
Core Execution :

Clock Cycle 19939 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 19940 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 19941 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 19942 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 19943 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 19944 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 19945 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 19946 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 19947 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 19948 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 19949 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 19950 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3716 0 on Line 806
Core Execution :

Clock Cycle 19951 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19952 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3360($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3360 $t4 on Line 829
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19953 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3360 $t4 on Line 829
Core Execution :
File Number 4 : addi$t4,$t3,3888
File Number 4 : $t4 = 4696

Clock Cycle 19954 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1824($zero) on Line 834

Clock Cycle 19955 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3780($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3780 808 on Line 832
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 19956 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1824($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3780 808 on Line 832
Core Execution :

Clock Cycle 19957 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 19958 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19959 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19960 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19961 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3152($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3152 $t1 on Line 954
Row 771 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 19962 -> 
MRM :
Completed addition of Instruction lw$t2,1824($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 19963 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 19964 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 19965 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 19966 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 19967 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 19968 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 19969 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 19970 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 790212 = 808
Core Execution :

Clock Cycle 19971 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 19972 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 19973 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 19974 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 19975 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 19976 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 19977 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 19978 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 19979 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 19980 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 19981 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 19982 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 3152 $t1 on Line 954
Core Execution :
File Number 3 : addi$t1,$t4,1360
File Number 3 : $t1 = 2536

Clock Cycle 19983 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t0,$t2,1056
File Number 3 : $t0 = 1056

Clock Cycle 19984 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2848($zero) on Line 957

Clock Cycle 19985 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19986 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19987 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 19988 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1456($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1456 0 on Line 823
Row 515 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 19989 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2848($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 19990 -> 
MRM :
Completed addition of Instruction lw$t0,2848($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,308($zero) on Line 958

Clock Cycle 19991 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,308($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 19992 -> 
MRM :
Completed addition of Instruction sw$t1,308($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 19993 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 19994 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 19995 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 19996 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 19997 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 19998 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 19999 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 1456 0 on Line 823
Core Execution :

Clock Cycle 20000 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20001 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1824($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1824 $t2 on Line 834
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20002 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1824 $t2 on Line 834
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3472($zero) on Line 835

Clock Cycle 20003 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20004 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20005 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20006 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2928($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2928 1476 on Line 929
Row 769 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20007 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3472($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20008 -> 
MRM :
Completed addition of Instruction sw$t2,3472($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2364($zero) on Line 836

Clock Cycle 20009 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2364($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20010 -> 
MRM :
Completed addition of Instruction lw$t1,2364($zero) of Core 4
Removed instruction lw$t1,2052($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,560($zero) on Line 837

Clock Cycle 20011 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,560($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20012 -> 
MRM :
Completed addition of Instruction lw$t2,560($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3896($zero) on Line 838

Clock Cycle 20013 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3896($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20014 -> 
MRM :
Completed addition of Instruction lw$t4,3896($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1264($zero) on Line 839

Clock Cycle 20015 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1264($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 20016 -> 
MRM :
Completed addition of Instruction lw$t2,1264($zero) of Core 4
Removed instruction lw$t2,560($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 3 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,1304($zero) on Line 840

Clock Cycle 20017 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1304($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20018 -> 
MRM :
Completed addition of Instruction lw$t3,1304($zero) of Core 4
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20019 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20020 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20021 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20022 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20023 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20024 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20025 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20026 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20027 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2928 1476 on Line 929
Core Execution :

Clock Cycle 20028 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20029 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2200($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2200 1476 on Line 932
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20030 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2200 1476 on Line 932
Core Execution :

Clock Cycle 20031 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20032 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2412($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2412 0 on Line 936
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20033 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2412 0 on Line 936
Core Execution :

Clock Cycle 20034 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20035 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2476($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2476 $t3 on Line 951
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20036 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 2476 $t3 on Line 951
Core Execution :

Clock Cycle 20037 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20038 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2848($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2848 $t0 on Line 957
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20039 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2848 $t0 on Line 957
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,1620($zero) on Line 959

Clock Cycle 20040 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20041 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20042 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20043 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20044 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20045 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2628($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2628 0 on Line 827
Row 514 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20046 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,1620($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20047 -> 
MRM :
Completed addition of Instruction sw$t0,1620($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,880($zero) on Line 960

Clock Cycle 20048 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,880($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20049 -> 
MRM :
Completed addition of Instruction sw$t4,880($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,16($zero) on Line 961

Clock Cycle 20050 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,16($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : addi$t1,$t4,3908
File Number 3 : $t1 = 5084

Clock Cycle 20051 -> 
MRM :
Completed addition of Instruction sw$t1,16($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 3 : addi$t2,$t3,3836
File Number 3 : $t2 = 3836

Clock Cycle 20052 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 3 : addi$t0,$t4,336
File Number 3 : $t0 = 1512

Clock Cycle 20053 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 3 : addi$t1,$t3,960
File Number 3 : $t1 = 960

Clock Cycle 20054 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526488 = 1476
Memory at 527216 = 1476
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1884($zero) on Line 966

Clock Cycle 20055 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1884($zero) of Core : 3
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20056 -> 
MRM :
Completed addition of Instruction sw$t2,1884($zero) of Core 3
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,304($zero) on Line 967

Clock Cycle 20057 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,304($zero) of Core : 3
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20058 -> 
MRM :
Completed addition of Instruction lw$t2,304($zero) of Core 3
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,212($zero) on Line 968

Clock Cycle 20059 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,212($zero) of Core : 3
DRAM: 
File Number 4 : Completed 15/22
Core Execution :
File Number 3 : addi$t4,$t4,2188
File Number 3 : $t4 = 3364

Clock Cycle 20060 -> 
MRM :
Completed addition of Instruction lw$t2,212($zero) of Core 3
Removed instruction lw$t2,304($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 16/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,2132($zero) on Line 970

Clock Cycle 20061 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2132($zero) of Core : 3
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20062 -> 
MRM :
Completed addition of Instruction lw$t4,2132($zero) of Core 3
DRAM: 
File Number 4 : Completed 18/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,2076($zero) on Line 971

Clock Cycle 20063 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2076($zero) of Core : 3
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20064 -> 
MRM :
Completed addition of Instruction lw$t3,2076($zero) of Core 3
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20065 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20066 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2628 0 on Line 827
Core Execution :

Clock Cycle 20067 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20068 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2968($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2968 $t0 on Line 830
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20069 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2968 $t0 on Line 830
Core Execution :

Clock Cycle 20070 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20071 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2364($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2364 $t1 on Line 836
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20072 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2364 $t1 on Line 836
Core Execution :
File Number 4 : addi$t1,$t0,3304
File Number 4 : $t1 = 3304

Clock Cycle 20073 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20074 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20075 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20076 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2132($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2132 $t4 on Line 970
Row 770 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20077 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20078 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 20079 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20080 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 20081 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20082 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 20083 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20084 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 20085 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 20086 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 20087 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20088 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20089 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20090 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20091 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20092 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20093 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20094 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20095 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20096 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20097 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t4 = 0
File Number 3 : Finished Instruction lw 2132 $t4 on Line 970
Core Execution :

Clock Cycle 20098 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20099 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2076($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2076 $t3 on Line 971
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20100 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 912
File Number 3 : Finished Instruction lw 2076 $t3 on Line 971
Core Execution :
File Number 3 : addi$t1,$t3,1596
File Number 3 : $t1 = 2508

Clock Cycle 20101 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20102 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20103 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20104 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20105 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20106 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3472($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3472 0 on Line 835
Row 514 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20107 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20108 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 20109 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20110 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 20111 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 20112 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20113 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 20114 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20115 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20116 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20117 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3472 0 on Line 835
Core Execution :

Clock Cycle 20118 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20119 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3896($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3896 $t4 on Line 838
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20120 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 3896 $t4 on Line 838
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3028($zero) on Line 842

Clock Cycle 20121 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20122 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,952($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 952 1176 on Line 953
Row 771 will be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20123 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3028($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20124 -> 
MRM :
Completed addition of Instruction sw$t4,3028($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,3060($zero) on Line 843

Clock Cycle 20125 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,3060($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20126 -> 
MRM :
Completed addition of Instruction lw$t0,3060($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 20127 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20128 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 20129 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20130 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 20131 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 20132 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 20133 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20134 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20135 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20136 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20137 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20138 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20139 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20140 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20141 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20142 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20143 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 952 1176 on Line 953
Core Execution :

Clock Cycle 20144 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20145 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,308($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 308 2536 on Line 958
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20146 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 308 2536 on Line 958
Core Execution :

Clock Cycle 20147 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20148 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,880($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 880 1176 on Line 960
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20149 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 880 1176 on Line 960
Core Execution :

Clock Cycle 20150 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20151 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,16($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 16 2536 on Line 961
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20152 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 16 2536 on Line 961
Core Execution :

Clock Cycle 20153 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20154 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,212($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 212 $t2 on Line 968
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20155 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 212 $t2 on Line 968
Core Execution :
File Number 3 : addi$t3,$t2,1540
File Number 3 : $t3 = 1540

Clock Cycle 20156 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : addi$t3,$t0,1900
File Number 3 : $t3 = 3412

Clock Cycle 20157 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2008($zero) on Line 975

Clock Cycle 20158 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20159 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1264($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1264 $t2 on Line 839
Row 512 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20160 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2008($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20161 -> 
MRM :
Completed addition of Instruction sw$t2,2008($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,3212($zero) on Line 976

Clock Cycle 20162 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3212($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20163 -> 
MRM :
Completed addition of Instruction lw$t2,3212($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t4,496($zero) on Line 977

Clock Cycle 20164 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,496($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20165 -> 
MRM :
Completed addition of Instruction lw$t4,496($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20166 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20167 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20168 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 524304 = 2536
Memory at 524596 = 2536
Memory at 525168 = 1176
Memory at 525240 = 1176
Core Execution :

Clock Cycle 20169 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20170 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20171 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20172 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20173 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20174 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20175 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20176 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20177 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20178 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20179 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20180 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 2412
File Number 4 : Finished Instruction lw 1264 $t2 on Line 839
Core Execution :
File Number 4 : addi$t2,$t2,1136
File Number 4 : $t2 = 3548

Clock Cycle 20181 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3112($zero) on Line 845

Clock Cycle 20182 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1304($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1304 $t3 on Line 840
File Number 4 : Completed 1/2
Core Execution :
File Number 4 : addi$t1,$t1,1064
File Number 4 : $t1 = 4368

Clock Cycle 20183 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3112($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 1304 $t3 on Line 840
Core Execution :

Clock Cycle 20184 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20185 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,496($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 496 $t4 on Line 977
Row 769 need NOT be copied back to DRAM and Row 512 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 20186 -> 
MRM :
Completed addition of Instruction lw$t3,3112($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 20187 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 20188 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 20189 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 20190 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 20191 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 20192 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 20193 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 20194 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 20195 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 20196 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t4 = 2992
File Number 3 : Finished Instruction lw 496 $t4 on Line 977
Core Execution :

Clock Cycle 20197 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20198 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20199 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3212($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3212 $t2 on Line 976
Row 512 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 20200 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 20201 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 20202 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/12
Core Execution :

Clock Cycle 20203 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 20204 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 20205 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 20206 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 20207 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 20208 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 20209 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 20210 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t2 = 0
File Number 3 : Finished Instruction lw 3212 $t2 on Line 976
Core Execution :
File Number 3 : addi$t4,$t2,2028
File Number 3 : $t4 = 2028

Clock Cycle 20211 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1464($zero) on Line 979

Clock Cycle 20212 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t2,$t1,2028
File Number 3 : $t2 = 4536

Clock Cycle 20213 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t4,$t4,2024
File Number 3 : $t4 = 4052

Clock Cycle 20214 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20215 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3112($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3112 $t3 on Line 845
Row 515 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20216 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1464($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20217 -> 
MRM :
Completed addition of Instruction lw$t3,1464($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,2764($zero) on Line 982

Clock Cycle 20218 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2764($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20219 -> 
MRM :
Completed addition of Instruction sw$t2,2764($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3792($zero) on Line 983

Clock Cycle 20220 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3792($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 20221 -> 
MRM :
Completed addition of Instruction lw$t3,3792($zero) of Core 3
Removed instruction lw$t3,1464($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20222 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 20223 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20224 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20225 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20226 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3112 $t3 on Line 845
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1664($zero) on Line 847

Clock Cycle 20227 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,812
File Number 4 : $t3 = 5180

Clock Cycle 20228 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20229 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20230 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3792($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3792 $t3 on Line 983
Row 771 need NOT be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 20231 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1664($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :

Clock Cycle 20232 -> 
MRM :
Completed addition of Instruction sw$t3,1664($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,944($zero) on Line 849

Clock Cycle 20233 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,944($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 4 : addi$t2,$t2,2928
File Number 4 : $t2 = 6476

Clock Cycle 20234 -> 
MRM :
Completed addition of Instruction sw$t2,944($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,732($zero) on Line 851

Clock Cycle 20235 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,732($zero) of Core : 4
DRAM: 
File Number 3 : Completed 6/12
Core Execution :

Clock Cycle 20236 -> 
MRM :
Completed addition of Instruction sw$t4,732($zero) of Core 4
DRAM: 
File Number 3 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,360($zero) on Line 852

Clock Cycle 20237 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,360($zero) of Core : 4
DRAM: 
File Number 3 : Completed 8/12
Core Execution :

Clock Cycle 20238 -> 
MRM :
Completed addition of Instruction lw$t3,360($zero) of Core 4
DRAM: 
File Number 3 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,2032($zero) on Line 853

Clock Cycle 20239 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2032($zero) of Core : 4
DRAM: 
File Number 3 : Completed 10/12
Core Execution :

Clock Cycle 20240 -> 
MRM :
Completed addition of Instruction sw$t1,2032($zero) of Core 4
DRAM: 
File Number 3 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2936($zero) on Line 854

Clock Cycle 20241 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2936($zero) of Core : 4
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : $t3 = 3412
File Number 3 : Finished Instruction lw 3792 $t3 on Line 983
Core Execution :
File Number 3 : addi$t2,$t3,292
File Number 3 : $t2 = 3704

Clock Cycle 20242 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20243 -> 
MRM :
1/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20244 -> 
MRM :
2/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20245 -> 
MRM :
3/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20246 -> 
MRM :
4/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20247 -> 
MRM :
5/6 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20248 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1516($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1516 3156 on Line 942
Row 515 need NOT be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/12
Core Execution :

Clock Cycle 20249 -> 
MRM :
Completed addition of Instruction lw$t1,2936($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,3920($zero) on Line 985

Clock Cycle 20250 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3920($zero) of Core : 3
DRAM: 
File Number 3 : Completed 3/12
Core Execution :

Clock Cycle 20251 -> 
MRM :
Completed addition of Instruction lw$t3,3920($zero) of Core 3
DRAM: 
File Number 3 : Completed 4/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3228($zero) on Line 986

Clock Cycle 20252 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3228($zero) of Core : 3
DRAM: 
File Number 3 : Completed 5/12
Core Execution :

Clock Cycle 20253 -> 
MRM :
Completed addition of Instruction sw$t0,3228($zero) of Core 3
DRAM: 
File Number 3 : Completed 6/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t1,2488($zero) on Line 987

Clock Cycle 20254 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,2488($zero) of Core : 3
DRAM: 
File Number 3 : Completed 7/12
Core Execution :

Clock Cycle 20255 -> 
MRM :
Completed addition of Instruction sw$t1,2488($zero) of Core 3
DRAM: 
File Number 3 : Completed 8/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t0,3052($zero) on Line 988

Clock Cycle 20256 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3052($zero) of Core : 3
DRAM: 
File Number 3 : Completed 9/12
Core Execution :

Clock Cycle 20257 -> 
MRM :
Completed addition of Instruction sw$t0,3052($zero) of Core 3
DRAM: 
File Number 3 : Completed 10/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t2,1348($zero) on Line 989

Clock Cycle 20258 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1348($zero) of Core : 3
DRAM: 
File Number 3 : Completed 11/12
Core Execution :

Clock Cycle 20259 -> 
MRM :
Completed addition of Instruction sw$t2,1348($zero) of Core 3
DRAM: 
File Number 3 : Completed 12/12
File Number 3 : Finished Instruction sw 1516 3156 on Line 942
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1828($zero) on Line 855

Clock Cycle 20260 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20261 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1488($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1488 228 on Line 944
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20262 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1828($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1488 228 on Line 944
Core Execution :

Clock Cycle 20263 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20264 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1324($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1324 1176 on Line 952
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20265 -> 
MRM :
Completed addition of Instruction lw$t2,1828($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1324 1176 on Line 952
Core Execution :

Clock Cycle 20266 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20267 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,1620($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1620 0 on Line 959
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20268 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1620 0 on Line 959
Core Execution :

Clock Cycle 20269 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20270 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1884($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1884 3836 on Line 966
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20271 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1884 3836 on Line 966
Core Execution :

Clock Cycle 20272 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20273 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2008($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2008 0 on Line 975
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20274 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2008 0 on Line 975
Core Execution :

Clock Cycle 20275 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20276 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1348($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1348 3704 on Line 989
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20277 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1348 3704 on Line 989
Core Execution :

Clock Cycle 20278 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20279 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20280 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3920($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 3920 $t3 on Line 985
Row 513 will be copied back to DRAM and Row 515 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20281 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20282 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 20283 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20284 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 20285 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20286 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 20287 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20288 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 20289 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 525612 = 1176
Memory at 525636 = 3704
Memory at 525776 = 228
Memory at 525804 = 3156
Memory at 525908 = 0
Memory at 526172 = 3836
Core Execution :

Clock Cycle 20290 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 20291 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20292 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20293 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20294 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20295 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20296 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20297 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20298 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20299 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20300 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20301 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 3920 $t3 on Line 985
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t3,2736($zero) on Line 990

Clock Cycle 20302 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20303 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3228($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3228 1512 on Line 986
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20304 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2736($zero) of Core : 3
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3228 1512 on Line 986
Core Execution :

Clock Cycle 20305 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20306 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20307 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,404($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 404 0 on Line 821
Row 515 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20308 -> 
MRM :
Completed addition of Instruction sw$t3,2736($zero) of Core 3
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,1884($zero) on Line 991

Clock Cycle 20309 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1884($zero) of Core : 3
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20310 -> 
MRM :
Completed addition of Instruction lw$t0,1884($zero) of Core 3
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t0,2236($zero) on Line 992

Clock Cycle 20311 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2236($zero) of Core : 3
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20312 -> 
MRM :
Completed addition of Instruction lw$t0,2236($zero) of Core 3
Removed instruction lw$t0,1884($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t2,1556($zero) on Line 993

Clock Cycle 20313 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1556($zero) of Core : 3
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20314 -> 
MRM :
Completed addition of Instruction lw$t2,1556($zero) of Core 3
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20315 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20316 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 527516 = 1512
Core Execution :

Clock Cycle 20317 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20318 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20319 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20320 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20321 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20322 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20323 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20324 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20325 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20326 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20327 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20328 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 404 0 on Line 821
Core Execution :

Clock Cycle 20329 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20330 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,604($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 604 0 on Line 825
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20331 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 604 0 on Line 825
Core Execution :

Clock Cycle 20332 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20333 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,944($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 944 3548 on Line 849
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20334 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 944 3548 on Line 849
Core Execution :

Clock Cycle 20335 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20336 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,732($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 732 0 on Line 851
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20337 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 732 0 on Line 851
Core Execution :

Clock Cycle 20338 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20339 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,360($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 360 $t3 on Line 852
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20340 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 360 $t3 on Line 852
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,408($zero) on Line 856

Clock Cycle 20341 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20342 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20343 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2764($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2764 4536 on Line 982
Row 768 will be copied back to DRAM and Row 514 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20344 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,408($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20345 -> 
MRM :
Completed addition of Instruction sw$t3,408($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,2244($zero) on Line 857

Clock Cycle 20346 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,2244($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20347 -> 
MRM :
Completed addition of Instruction sw$t4,2244($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 20348 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20349 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 20350 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20351 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 20352 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 787376 = 3548
Core Execution :

Clock Cycle 20353 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 20354 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20355 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20356 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20357 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20358 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20359 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20360 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20361 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20362 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20363 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20364 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 2764 4536 on Line 982
Core Execution :

Clock Cycle 20365 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20366 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2488($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2488 2508 on Line 987
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20367 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2488 2508 on Line 987
Core Execution :

Clock Cycle 20368 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20369 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3052($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 3052 1512 on Line 988
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20370 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 3052 1512 on Line 988
Core Execution :

Clock Cycle 20371 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20372 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2736($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 2736 0 on Line 990
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20373 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 2736 0 on Line 990
Core Execution :

Clock Cycle 20374 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20375 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2236($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 2236 $t0 on Line 992
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20376 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t0 = 0
File Number 3 : Finished Instruction lw 2236 $t0 on Line 992
Core Execution :
File Number 3 : addi$t3,$t0,1144
File Number 3 : $t3 = 1144

Clock Cycle 20377 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20378 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20379 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20380 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1664($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1664 0 on Line 847
Row 514 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20381 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20382 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20383 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20384 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20385 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20386 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20387 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20388 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20389 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 526776 = 2508
Memory at 527052 = 4536
Memory at 527340 = 1512
Core Execution :

Clock Cycle 20390 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20391 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20392 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20393 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20394 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20395 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20396 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20397 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20398 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20399 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20400 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20401 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1664 0 on Line 847
Core Execution :

Clock Cycle 20402 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20403 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,2032($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2032 4368 on Line 853
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20404 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2032 4368 on Line 853
Core Execution :

Clock Cycle 20405 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20406 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1828($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1828 $t2 on Line 855
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20407 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 4000
File Number 4 : Finished Instruction lw 1828 $t2 on Line 855
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3932($zero) on Line 858

Clock Cycle 20408 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20409 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1556($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1556 $t2 on Line 993
Row 769 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20410 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3932($zero) of Core : 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20411 -> 
MRM :
Completed addition of Instruction sw$t2,3932($zero) of Core 4
DRAM: 
File Number 3 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1184($zero) on Line 859

Clock Cycle 20412 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1184($zero) of Core : 4
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20413 -> 
MRM :
Completed addition of Instruction sw$t3,1184($zero) of Core 4
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 20414 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20415 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 20416 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20417 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 20418 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 788096 = 0
Memory at 788464 = 4368
Core Execution :

Clock Cycle 20419 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 20420 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20421 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20422 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20423 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20424 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20425 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20426 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20427 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20428 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20429 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20430 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : $t2 = 4092
File Number 3 : Finished Instruction lw 1556 $t2 on Line 993
Core Execution :
File Number 3 : addi$t2,$t3,2228
File Number 3 : $t2 = 3372

Clock Cycle 20431 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1856($zero) on Line 996

Clock Cycle 20432 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi$t1,$t3,2712
File Number 3 : $t1 = 3856

Clock Cycle 20433 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20434 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3028($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3028 0 on Line 842
Row 513 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20435 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1856($zero) of Core : 3
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20436 -> 
MRM :
Completed addition of Instruction sw$t4,1856($zero) of Core 3
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw$t4,1544($zero) on Line 998

Clock Cycle 20437 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,1544($zero) of Core : 3
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20438 -> 
MRM :
Completed addition of Instruction sw$t4,1544($zero) of Core 3
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw$t3,1792($zero) on Line 999

Clock Cycle 20439 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,1792($zero) of Core : 3
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 3 : addi$t2,$t0,2652
File Number 3 : $t2 = 2652

Clock Cycle 20440 -> 
MRM :
Completed addition of Instruction lw$t3,1792($zero) of Core 3
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20441 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 20442 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20443 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20444 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20445 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3028 0 on Line 842
Core Execution :

Clock Cycle 20446 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20447 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,3060($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3060 $t0 on Line 843
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20448 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 3060 $t0 on Line 843
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3004($zero) on Line 860

Clock Cycle 20449 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t0,1540
File Number 4 : $t2 = 1540

Clock Cycle 20450 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2936($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2936 $t1 on Line 854
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20451 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3004($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2936 $t1 on Line 854
Core Execution :

Clock Cycle 20452 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20453 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,2244($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2244 0 on Line 857
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20454 -> 
MRM :
Completed addition of Instruction sw$t0,3004($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2244 0 on Line 857
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3072($zero) on Line 862

Clock Cycle 20455 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20456 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3004($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3004 0 on Line 860
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20457 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3072($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3004 0 on Line 860
Core Execution :

Clock Cycle 20458 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20459 -> 
MRM :
1/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20460 -> 
MRM :
2/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20461 -> 
MRM :
3/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20462 -> 
MRM :
4/5 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20463 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1856($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1856 4052 on Line 996
Row 770 will be copied back to DRAM and Row 513 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 20464 -> 
MRM :
Completed addition of Instruction lw$t1,3072($zero) of Core 4
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 20465 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 20466 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 20467 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 20468 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 20469 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 20470 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 20471 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 20472 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 20473 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 20474 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 20475 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 20476 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 20477 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 20478 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 20479 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 20480 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 20481 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 20482 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 20483 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 20484 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1856 4052 on Line 996
Core Execution :

Clock Cycle 20485 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20486 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,1544($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1544 4052 on Line 998
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20487 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1544 4052 on Line 998
Core Execution :

Clock Cycle 20488 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20489 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,1792($zero) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1792 $t3 on Line 999
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 20490 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t3 = 0
File Number 3 : Finished Instruction lw 1792 $t3 on Line 999
Core Execution :

Clock Cycle 20491 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20492 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20493 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20494 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3932($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3932 4000 on Line 858
Row 513 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20495 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20496 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20497 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20498 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20499 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20500 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20501 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20502 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20503 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 525832 = 4052
Memory at 526144 = 4052
Core Execution :

Clock Cycle 20504 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20505 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20506 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20507 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20508 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20509 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20510 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20511 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20512 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20513 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20514 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20515 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3932 4000 on Line 858
Core Execution :

Clock Cycle 20516 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20517 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3072($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3072 $t1 on Line 862
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20518 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3072 $t1 on Line 862
Core Execution :
File Number 4 : addi$t2,$t1,136
File Number 4 : $t2 = 136

Clock Cycle 20519 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3048($zero) on Line 864

Clock Cycle 20520 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20521 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20522 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,408($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 408 0 on Line 856
Row 771 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20523 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3048($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20524 -> 
MRM :
Completed addition of Instruction lw$t4,3048($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3908($zero) on Line 865

Clock Cycle 20525 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3908($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20526 -> 
MRM :
Completed addition of Instruction sw$t2,3908($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2336($zero) on Line 866

Clock Cycle 20527 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2336($zero) of Core : 4
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20528 -> 
MRM :
Completed addition of Instruction sw$t0,2336($zero) of Core 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2924($zero) on Line 867

Clock Cycle 20529 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2924($zero) of Core : 4
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20530 -> 
MRM :
Completed addition of Instruction sw$t3,2924($zero) of Core 4
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1964($zero) on Line 868

Clock Cycle 20531 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1964($zero) of Core : 4
DRAM: 
File Number 4 : Completed 10/22
Memory at 790364 = 4000
Core Execution :

Clock Cycle 20532 -> 
MRM :
Completed addition of Instruction sw$t1,1964($zero) of Core 4
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20533 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20534 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20535 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20536 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20537 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20538 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20539 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20540 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20541 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20542 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20543 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 408 0 on Line 856
Core Execution :

Clock Cycle 20544 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20545 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20546 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3048($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3048 $t4 on Line 864
Row 768 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20547 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20548 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20549 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20550 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20551 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20552 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20553 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20554 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20555 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 786840 = 0
Core Execution :

Clock Cycle 20556 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20557 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20558 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20559 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20560 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20561 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20562 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20563 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20564 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20565 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20566 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20567 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 984
File Number 4 : Finished Instruction lw 3048 $t4 on Line 864
Core Execution :
File Number 4 : addi$t1,$t4,3812
File Number 4 : $t1 = 4796

Clock Cycle 20568 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2916($zero) on Line 870

Clock Cycle 20569 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2336($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2336 0 on Line 866
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20570 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2916($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2336 0 on Line 866
Core Execution :

Clock Cycle 20571 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20572 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2924($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2924 0 on Line 867
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20573 -> 
MRM :
Completed addition of Instruction lw$t0,2916($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2924 0 on Line 867
Core Execution :

Clock Cycle 20574 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20575 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2916($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2916 $t0 on Line 870
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20576 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2916 $t0 on Line 870
Core Execution :
File Number 4 : addi$t0,$t1,1580
File Number 4 : $t0 = 6376

Clock Cycle 20577 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,56($zero) on Line 872

Clock Cycle 20578 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20579 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20580 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1184($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1184 0 on Line 859
Row 770 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20581 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,56($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20582 -> 
MRM :
Completed addition of Instruction sw$t1,56($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3252($zero) on Line 873

Clock Cycle 20583 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3252($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20584 -> 
MRM :
Completed addition of Instruction sw$t3,3252($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2704($zero) on Line 874

Clock Cycle 20585 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2704($zero) of Core : 4
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20586 -> 
MRM :
Completed addition of Instruction sw$t0,2704($zero) of Core 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2972($zero) on Line 875

Clock Cycle 20587 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2972($zero) of Core : 4
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 4 : addi$t4,$t1,40
File Number 4 : $t4 = 4836

Clock Cycle 20588 -> 
MRM :
Completed addition of Instruction sw$t0,2972($zero) of Core 4
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,1140($zero) on Line 877

Clock Cycle 20589 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,1140($zero) of Core : 4
DRAM: 
File Number 4 : Completed 10/22
Memory at 789356 = 0
Core Execution :

Clock Cycle 20590 -> 
MRM :
Completed addition of Instruction sw$t1,1140($zero) of Core 4
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1128($zero) on Line 878

Clock Cycle 20591 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1128($zero) of Core : 4
DRAM: 
File Number 4 : Completed 12/22
Core Execution :
File Number 4 : addi$t0,$t1,456
File Number 4 : $t0 = 5252

Clock Cycle 20592 -> 
MRM :
Completed addition of Instruction sw$t2,1128($zero) of Core 4
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 4 : addi$t0,$t4,472
File Number 4 : $t0 = 5308

Clock Cycle 20593 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1848($zero) on Line 881

Clock Cycle 20594 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1848($zero) of Core : 4
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20595 -> 
MRM :
Completed addition of Instruction sw$t2,1848($zero) of Core 4
DRAM: 
File Number 4 : Completed 16/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,1348($zero) on Line 882

Clock Cycle 20596 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,1348($zero) of Core : 4
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20597 -> 
MRM :
Completed addition of Instruction sw$t3,1348($zero) of Core 4
DRAM: 
File Number 4 : Completed 18/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2180($zero) on Line 883

Clock Cycle 20598 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2180($zero) of Core : 4
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20599 -> 
MRM :
Completed addition of Instruction lw$t4,2180($zero) of Core 4
DRAM: 
File Number 4 : Completed 20/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2276($zero) on Line 884

Clock Cycle 20600 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2276($zero) of Core : 4
DRAM: 
File Number 4 : Completed 21/22
Core Execution :
File Number 4 : addi$t1,$t1,3000
File Number 4 : $t1 = 7796

Clock Cycle 20601 -> 
MRM :
Completed addition of Instruction lw$t2,2276($zero) of Core 4
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1184 0 on Line 859
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,32($zero) on Line 886

Clock Cycle 20602 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20603 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1964($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1964 0 on Line 868
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20604 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,32($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1964 0 on Line 868
Core Execution :

Clock Cycle 20605 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20606 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,1140($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1140 4796 on Line 877
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20607 -> 
MRM :
Completed addition of Instruction lw$t3,32($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1140 4796 on Line 877
Core Execution :

Clock Cycle 20608 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20609 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1128($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1128 136 on Line 878
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20610 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1128 136 on Line 878
Core Execution :

Clock Cycle 20611 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20612 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1848($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1848 136 on Line 881
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20613 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1848 136 on Line 881
Core Execution :

Clock Cycle 20614 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20615 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,1348($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1348 0 on Line 882
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20616 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 1348 0 on Line 882
Core Execution :

Clock Cycle 20617 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20618 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20619 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2704($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2704 6376 on Line 874
Row 769 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20620 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20621 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20622 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20623 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20624 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20625 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20626 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20627 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20628 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 787560 = 136
Memory at 787572 = 4796
Memory at 788280 = 136
Core Execution :

Clock Cycle 20629 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20630 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20631 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20632 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20633 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20634 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20635 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20636 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20637 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20638 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20639 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20640 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2704 6376 on Line 874
Core Execution :

Clock Cycle 20641 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20642 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2972($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2972 6376 on Line 875
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20643 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2972 6376 on Line 875
Core Execution :

Clock Cycle 20644 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20645 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2180($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2180 $t4 on Line 883
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20646 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2180 $t4 on Line 883
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,3968($zero) on Line 887

Clock Cycle 20647 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20648 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2276($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2276 $t2 on Line 884
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20649 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,3968($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2276 $t2 on Line 884
Core Execution :

Clock Cycle 20650 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20651 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20652 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20653 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,56($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 56 4796 on Line 872
Row 770 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20654 -> 
MRM :
Completed addition of Instruction sw$t4,3968($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1148($zero) on Line 888

Clock Cycle 20655 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1148($zero) of Core : 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20656 -> 
MRM :
Completed addition of Instruction lw$t2,1148($zero) of Core 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1824($zero) on Line 889

Clock Cycle 20657 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1824($zero) of Core : 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20658 -> 
MRM :
Completed addition of Instruction lw$t2,1824($zero) of Core 4
Removed instruction lw$t2,1148($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1372($zero) on Line 890

Clock Cycle 20659 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1372($zero) of Core : 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20660 -> 
MRM :
Completed addition of Instruction lw$t0,1372($zero) of Core 4
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,252($zero) on Line 891

Clock Cycle 20661 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,252($zero) of Core : 4
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20662 -> 
MRM :
Completed addition of Instruction lw$t0,252($zero) of Core 4
Removed instruction lw$t0,1372($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 10/22
Memory at 789136 = 6376
Memory at 789404 = 6376
Core Execution :

Clock Cycle 20663 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20664 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20665 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20666 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20667 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20668 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20669 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20670 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20671 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20672 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20673 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20674 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 56 4796 on Line 872
Core Execution :

Clock Cycle 20675 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20676 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,32($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 32 $t3 on Line 886
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20677 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 32 $t3 on Line 886
Core Execution :

Clock Cycle 20678 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20679 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,252($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 252 $t0 on Line 891
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20680 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 252 $t0 on Line 891
Core Execution :

Clock Cycle 20681 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20682 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1824($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1824 $t2 on Line 889
Row 768 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20683 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20684 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20685 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20686 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20687 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20688 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20689 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20690 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20691 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 786488 = 4796
Core Execution :

Clock Cycle 20692 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20693 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20694 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20695 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20696 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20697 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20698 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20699 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20700 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20701 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20702 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20703 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1824 $t2 on Line 889
Core Execution :
File Number 4 : addi$t2,$t1,1828
File Number 4 : $t2 = 9624

Clock Cycle 20704 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t2,504
File Number 4 : $t4 = 10128

Clock Cycle 20705 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3268($zero) on Line 894

Clock Cycle 20706 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3908($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3908 136 on Line 865
Row 769 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20707 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3268($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20708 -> 
MRM :
Completed addition of Instruction sw$t3,3268($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1680($zero) on Line 895

Clock Cycle 20709 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1680($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 4 : addi$t4,$t0,116
File Number 4 : $t4 = 116

Clock Cycle 20710 -> 
MRM :
Completed addition of Instruction lw$t1,1680($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 4 : addi$t2,$t2,260
File Number 4 : $t2 = 9884

Clock Cycle 20711 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2560($zero) on Line 898

Clock Cycle 20712 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2560($zero) of Core : 4
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20713 -> 
MRM :
Completed addition of Instruction lw$t2,2560($zero) of Core 4
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,3792($zero) on Line 899

Clock Cycle 20714 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,3792($zero) of Core : 4
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20715 -> 
MRM :
Completed addition of Instruction lw$t4,3792($zero) of Core 4
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20716 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20717 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3908 136 on Line 865
Core Execution :

Clock Cycle 20718 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20719 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3252($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3252 0 on Line 873
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20720 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3252 0 on Line 873
Core Execution :

Clock Cycle 20721 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20722 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,3968($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3968 0 on Line 887
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20723 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3968 0 on Line 887
Core Execution :

Clock Cycle 20724 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20725 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3268($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3268 0 on Line 894
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20726 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3268 0 on Line 894
Core Execution :

Clock Cycle 20727 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20728 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,3792($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3792 $t4 on Line 899
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20729 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 1828
File Number 4 : Finished Instruction lw 3792 $t4 on Line 899
Core Execution :

Clock Cycle 20730 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20731 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20732 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2560($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2560 $t2 on Line 898
Row 771 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20733 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20734 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20735 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20736 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20737 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20738 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20739 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20740 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20741 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 790340 = 136
Core Execution :

Clock Cycle 20742 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20743 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20744 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20745 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20746 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20747 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20748 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20749 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20750 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20751 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20752 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20753 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2560 $t2 on Line 898
Core Execution :
File Number 4 : addi$t2,$t3,2800
File Number 4 : $t2 = 2800

Clock Cycle 20754 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,128($zero) on Line 901

Clock Cycle 20755 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20756 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1680($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1680 $t1 on Line 895
Row 770 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20757 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,128($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20758 -> 
MRM :
Completed addition of Instruction sw$t2,128($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 20759 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20760 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 20761 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 20762 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20763 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 20764 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20765 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20766 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20767 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1680 $t1 on Line 895
Core Execution :
File Number 4 : addi$t1,$t3,2572
File Number 4 : $t1 = 2572

Clock Cycle 20768 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t2,3872
File Number 4 : $t3 = 6672

Clock Cycle 20769 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3312($zero) on Line 904

Clock Cycle 20770 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,128($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 128 2800 on Line 901
Row 769 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :
File Number 4 : addi$t0,$t4,700
File Number 4 : $t0 = 2528

Clock Cycle 20771 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3312($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :
File Number 4 : addi$t1,$t4,1116
File Number 4 : $t1 = 2944

Clock Cycle 20772 -> 
MRM :
Completed addition of Instruction sw$t1,3312($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,72($zero) on Line 907

Clock Cycle 20773 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,72($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20774 -> 
MRM :
Completed addition of Instruction lw$t1,72($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,260($zero) on Line 908

Clock Cycle 20775 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,260($zero) of Core : 4
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 4 : addi$t4,$t2,3696
File Number 4 : $t4 = 6496

Clock Cycle 20776 -> 
MRM :
Completed addition of Instruction sw$t0,260($zero) of Core 4
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 4 : addi$t4,$t2,528
File Number 4 : $t4 = 3328

Clock Cycle 20777 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 4 : addi$t4,$t0,1324
File Number 4 : $t4 = 3852

Clock Cycle 20778 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,2016($zero) on Line 912

Clock Cycle 20779 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,2016($zero) of Core : 4
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20780 -> 
MRM :
Completed addition of Instruction lw$t1,2016($zero) of Core 4
Removed instruction lw$t1,72($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 11/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2736($zero) on Line 913

Clock Cycle 20781 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2736($zero) of Core : 4
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 128 2800 on Line 901
Core Execution :
File Number 4 : addi$t2,$t2,2572
File Number 4 : $t2 = 5372

Clock Cycle 20782 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t0,1264
File Number 4 : $t3 = 3792

Clock Cycle 20783 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,260($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 260 2528 on Line 908
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20784 -> 
MRM :
Completed addition of Instruction lw$t4,2736($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 260 2528 on Line 908
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3316($zero) on Line 916

Clock Cycle 20785 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20786 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20787 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20788 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20789 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,2016($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2016 $t1 on Line 912
Row 768 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20790 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3316($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20791 -> 
MRM :
Completed addition of Instruction lw$t2,3316($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20792 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20793 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20794 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20795 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20796 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20797 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20798 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 786560 = 2800
Memory at 786692 = 2528
Core Execution :

Clock Cycle 20799 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20800 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20801 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20802 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20803 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20804 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20805 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20806 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20807 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20808 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20809 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20810 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 2016 $t1 on Line 912
Core Execution :

Clock Cycle 20811 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20812 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20813 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3312($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3312 2572 on Line 904
Row 769 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20814 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20815 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 20816 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20817 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 20818 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 20819 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20820 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 20821 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20822 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20823 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20824 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3312 2572 on Line 904
Core Execution :

Clock Cycle 20825 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20826 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3316($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3316 $t2 on Line 916
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20827 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3316 $t2 on Line 916
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2504($zero) on Line 917

Clock Cycle 20828 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20829 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20830 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2736($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2736 $t4 on Line 913
Row 771 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20831 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2504($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20832 -> 
MRM :
Completed addition of Instruction sw$t2,2504($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,3344($zero) on Line 918

Clock Cycle 20833 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,3344($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20834 -> 
MRM :
Completed addition of Instruction sw$t1,3344($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,140($zero) on Line 919

Clock Cycle 20835 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,140($zero) of Core : 4
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20836 -> 
MRM :
Completed addition of Instruction lw$t2,140($zero) of Core 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20837 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20838 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20839 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 789744 = 2572
Core Execution :

Clock Cycle 20840 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20841 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20842 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20843 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20844 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20845 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20846 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20847 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20848 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20849 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20850 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20851 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2736 $t4 on Line 913
Core Execution :

Clock Cycle 20852 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20853 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2504($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2504 0 on Line 917
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20854 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 2504 0 on Line 917
Core Execution :

Clock Cycle 20855 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20856 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,140($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 140 $t2 on Line 919
Row 770 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20857 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20858 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20859 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20860 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20861 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20862 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20863 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20864 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20865 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 20866 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20867 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20868 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20869 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20870 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20871 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20872 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20873 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20874 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20875 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20876 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20877 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 140 $t2 on Line 919
Core Execution :
File Number 4 : addi$t2,$t0,3420
File Number 4 : $t2 = 5948

Clock Cycle 20878 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3640($zero) on Line 921

Clock Cycle 20879 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20880 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,3344($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3344 0 on Line 918
Row 768 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 20881 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3640($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 20882 -> 
MRM :
Completed addition of Instruction lw$t3,3640($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2252($zero) on Line 922

Clock Cycle 20883 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2252($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 20884 -> 
MRM :
Completed addition of Instruction sw$t2,2252($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 20885 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 20886 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 20887 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 20888 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 20889 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 20890 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 20891 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 3344 0 on Line 918
Core Execution :

Clock Cycle 20892 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20893 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3640($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3640 $t3 on Line 921
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20894 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3640 $t3 on Line 921
Core Execution :
File Number 4 : addi$t1,$t3,940
File Number 4 : $t1 = 940

Clock Cycle 20895 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t3,2496
File Number 4 : $t2 = 2496

Clock Cycle 20896 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2504($zero) on Line 925

Clock Cycle 20897 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2252($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2252 5948 on Line 922
Row 771 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20898 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2504($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20899 -> 
MRM :
Completed addition of Instruction lw$t4,2504($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3852($zero) on Line 926

Clock Cycle 20900 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3852($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20901 -> 
MRM :
Completed addition of Instruction sw$t3,3852($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,952($zero) on Line 927

Clock Cycle 20902 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,952($zero) of Core : 4
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20903 -> 
MRM :
Completed addition of Instruction sw$t0,952($zero) of Core 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3884($zero) on Line 928

Clock Cycle 20904 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3884($zero) of Core : 4
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 4 : addi$t2,$t0,3132
File Number 4 : $t2 = 5660

Clock Cycle 20905 -> 
MRM :
Completed addition of Instruction lw$t1,3884($zero) of Core 4
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,500($zero) on Line 930

Clock Cycle 20906 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,500($zero) of Core : 4
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 20907 -> 
MRM :
Completed addition of Instruction lw$t0,500($zero) of Core 4
DRAM: 
File Number 4 : Completed 11/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,3036($zero) on Line 931

Clock Cycle 20908 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,3036($zero) of Core : 4
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20909 -> 
MRM :
Completed addition of Instruction sw$t2,3036($zero) of Core 4
DRAM: 
File Number 4 : Completed 13/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,936($zero) on Line 932

Clock Cycle 20910 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,936($zero) of Core : 4
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20911 -> 
MRM :
Completed addition of Instruction lw$t0,936($zero) of Core 4
Removed instruction lw$t0,500($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20912 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20913 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20914 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20915 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20916 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20917 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20918 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2252 5948 on Line 922
Core Execution :

Clock Cycle 20919 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20920 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2504($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2504 $t4 on Line 925
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20921 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 2504 $t4 on Line 925
Core Execution :
File Number 4 : addi$t4,$t4,196
File Number 4 : $t4 = 196

Clock Cycle 20922 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,772($zero) on Line 934

Clock Cycle 20923 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,3036($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3036 5660 on Line 931
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20924 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,772($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3036 5660 on Line 931
Core Execution :

Clock Cycle 20925 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20926 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20927 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 20928 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,952($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 952 2528 on Line 927
Row 770 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20929 -> 
MRM :
Completed addition of Instruction sw$t4,772($zero) of Core 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,668($zero) on Line 935

Clock Cycle 20930 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,668($zero) of Core : 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : addi$t3,$t3,3128
File Number 4 : $t3 = 3128

Clock Cycle 20931 -> 
MRM :
Completed addition of Instruction lw$t4,668($zero) of Core 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20932 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20933 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20934 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20935 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20936 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20937 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 788684 = 5948
Memory at 789468 = 5660
Core Execution :

Clock Cycle 20938 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20939 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20940 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20941 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20942 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20943 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20944 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20945 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20946 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20947 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20948 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20949 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 952 2528 on Line 927
Core Execution :

Clock Cycle 20950 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20951 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,936($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 936 $t0 on Line 932
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20952 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 936 $t0 on Line 932
Core Execution :

Clock Cycle 20953 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20954 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,772($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 772 196 on Line 934
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20955 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 772 196 on Line 934
Core Execution :

Clock Cycle 20956 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20957 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,668($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 668 $t4 on Line 935
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20958 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 668 $t4 on Line 935
Core Execution :
File Number 4 : addi$t2,$t4,796
File Number 4 : $t2 = 796

Clock Cycle 20959 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t4,2940
File Number 4 : $t0 = 2940

Clock Cycle 20960 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,2804($zero) on Line 939

Clock Cycle 20961 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3852($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3852 0 on Line 926
Row 768 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20962 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,2804($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20963 -> 
MRM :
Completed addition of Instruction sw$t3,2804($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,244($zero) on Line 940

Clock Cycle 20964 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,244($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20965 -> 
MRM :
Completed addition of Instruction lw$t3,244($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20966 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20967 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20968 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20969 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20970 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 787204 = 196
Memory at 787384 = 2528
Core Execution :

Clock Cycle 20971 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20972 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20973 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 20974 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 20975 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 20976 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 20977 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 20978 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 20979 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 20980 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 20981 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 20982 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3852 0 on Line 926
Core Execution :

Clock Cycle 20983 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20984 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3884($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3884 $t1 on Line 928
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 20985 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 3884 $t1 on Line 928
Core Execution :

Clock Cycle 20986 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 20987 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,244($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 244 $t3 on Line 940
Row 771 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 20988 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 20989 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 20990 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 20991 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 20992 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 20993 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 20994 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 20995 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 20996 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 20997 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 20998 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 20999 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21000 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21001 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21002 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21003 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21004 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21005 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21006 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21007 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21008 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 244 $t3 on Line 940
Core Execution :
File Number 4 : addi$t3,$t4,80
File Number 4 : $t3 = 80

Clock Cycle 21009 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t3,988
File Number 4 : $t4 = 1068

Clock Cycle 21010 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t0,1024
File Number 4 : $t1 = 3964

Clock Cycle 21011 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,2804($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2804 3128 on Line 939
Row 768 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,380($zero) on Line 944

Clock Cycle 21012 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,380($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :
File Number 4 : addi$t4,$t4,528
File Number 4 : $t4 = 1596

Clock Cycle 21013 -> 
MRM :
Completed addition of Instruction lw$t2,380($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 4 : addi$t1,$t4,2192
File Number 4 : $t1 = 3788

Clock Cycle 21014 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21015 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21016 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21017 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21018 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21019 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21020 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21021 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21022 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2804 3128 on Line 939
Core Execution :

Clock Cycle 21023 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21024 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,380($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 380 $t2 on Line 944
Row 770 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21025 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21026 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 21027 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21028 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21029 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21030 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21031 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21032 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21033 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 789236 = 3128
Core Execution :

Clock Cycle 21034 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21035 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21036 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21037 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21038 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21039 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21040 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21041 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21042 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21043 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21044 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21045 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 380 $t2 on Line 944
Core Execution :
File Number 4 : addi$t2,$t4,1704
File Number 4 : $t2 = 3300

Clock Cycle 21046 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t4,2744
File Number 4 : $t3 = 4340

Clock Cycle 21047 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t2,3884
File Number 4 : $t4 = 7184

Clock Cycle 21048 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t4,732($zero) on Line 950

Clock Cycle 21049 -> 
MRM :
MRM received a request to queue Instruction : sw$t4,732($zero) of Core : 4
DRAM: 
Core Execution :
File Number 4 : addi$t0,$t0,2308
File Number 4 : $t0 = 5248

Clock Cycle 21050 -> 
MRM :
Completed addition of Instruction sw$t4,732($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t4,704
File Number 4 : $t1 = 7888

Clock Cycle 21051 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,644($zero) on Line 953

Clock Cycle 21052 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t4,732($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 732 7184 on Line 950
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21053 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,644($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 732 7184 on Line 950
Core Execution :

Clock Cycle 21054 -> 
MRM :
Completed addition of Instruction lw$t0,644($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,1304($zero) on Line 954

Clock Cycle 21055 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21056 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,644($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 644 $t0 on Line 953
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21057 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,1304($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 644 $t0 on Line 953
Core Execution :

Clock Cycle 21058 -> 
MRM :
Completed addition of Instruction lw$t2,1304($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3460($zero) on Line 955

Clock Cycle 21059 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21060 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21061 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,1304($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1304 $t2 on Line 954
Row 768 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21062 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3460($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21063 -> 
MRM :
Completed addition of Instruction lw$t3,3460($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2860($zero) on Line 956

Clock Cycle 21064 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2860($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21065 -> 
MRM :
Completed addition of Instruction lw$t3,2860($zero) of Core 4
Removed instruction lw$t3,3460($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21066 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21067 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21068 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21069 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21070 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 787164 = 7184
Core Execution :

Clock Cycle 21071 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21072 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21073 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21074 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21075 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21076 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21077 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21078 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21079 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21080 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21081 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21082 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 1304 $t2 on Line 954
Core Execution :
File Number 4 : addi$t2,$t2,3228
File Number 4 : $t2 = 3228

Clock Cycle 21083 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,3204($zero) on Line 958

Clock Cycle 21084 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21085 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2860($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2860 $t3 on Line 956
Row 769 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21086 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,3204($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21087 -> 
MRM :
Completed addition of Instruction lw$t3,3204($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 21088 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21089 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21090 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21091 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21092 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21093 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21094 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21095 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21096 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 1844
File Number 4 : Finished Instruction lw 2860 $t3 on Line 956
Core Execution :

Clock Cycle 21097 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21098 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,3204($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3204 $t3 on Line 958
Row 770 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21099 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21100 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 21101 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21102 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21103 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21104 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21105 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21106 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21107 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21108 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21109 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 3204 $t3 on Line 958
Core Execution :
File Number 4 : addi$t1,$t3,656
File Number 4 : $t1 = 656

Clock Cycle 21110 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t1,3200
File Number 4 : $t2 = 3856

Clock Cycle 21111 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,2440($zero) on Line 961

Clock Cycle 21112 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,2440($zero) of Core : 4
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t2,988
File Number 4 : $t2 = 4844

Clock Cycle 21113 -> 
MRM :
Completed addition of Instruction sw$t0,2440($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,948($zero) on Line 963

Clock Cycle 21114 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t2,$t4,960
File Number 4 : $t2 = 8144

Clock Cycle 21115 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21116 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,2440($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2440 0 on Line 961
Row 771 need NOT be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21117 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,948($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21118 -> 
MRM :
Completed addition of Instruction lw$t0,948($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2416($zero) on Line 965

Clock Cycle 21119 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2416($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21120 -> 
MRM :
Completed addition of Instruction lw$t3,2416($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,1324($zero) on Line 966

Clock Cycle 21121 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,1324($zero) of Core : 4
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21122 -> 
MRM :
Completed addition of Instruction lw$t1,1324($zero) of Core 4
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,372($zero) on Line 967

Clock Cycle 21123 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,372($zero) of Core : 4
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21124 -> 
MRM :
Completed addition of Instruction lw$t0,372($zero) of Core 4
Removed instruction lw$t0,948($zero) because of lw-lw redundancy with the newly added instruction
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21125 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21126 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21127 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 2440 0 on Line 961
Core Execution :

Clock Cycle 21128 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21129 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2416($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2416 $t3 on Line 965
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21130 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2416 $t3 on Line 965
Core Execution :
File Number 4 : addi$t2,$t3,1388
File Number 4 : $t2 = 1388

Clock Cycle 21131 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21132 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21133 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21134 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,372($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 372 $t0 on Line 967
Row 770 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21135 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21136 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 21137 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21138 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21139 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21140 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21141 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21142 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21143 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 21144 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21145 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21146 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21147 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21148 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21149 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21150 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21151 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21152 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21153 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21154 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21155 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 372 $t0 on Line 967
Core Execution :

Clock Cycle 21156 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21157 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,1324($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1324 $t1 on Line 966
Row 768 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21158 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21159 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 21160 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21161 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21162 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21163 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21164 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21165 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21166 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21167 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21168 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 0
File Number 4 : Finished Instruction lw 1324 $t1 on Line 966
Core Execution :
File Number 4 : addi$t4,$t1,3832
File Number 4 : $t4 = 3832

Clock Cycle 21169 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3640($zero) on Line 970

Clock Cycle 21170 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3640($zero) of Core : 4
DRAM: 
Core Execution :

Clock Cycle 21171 -> 
MRM :
Completed addition of Instruction lw$t2,3640($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,2376($zero) on Line 971

Clock Cycle 21172 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21173 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21174 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3640($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3640 $t2 on Line 970
Row 769 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21175 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,2376($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21176 -> 
MRM :
Completed addition of Instruction lw$t0,2376($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,3728($zero) on Line 972

Clock Cycle 21177 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,3728($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/12
Core Execution :
File Number 4 : addi$t4,$t1,812
File Number 4 : $t4 = 812

Clock Cycle 21178 -> 
MRM :
Completed addition of Instruction sw$t3,3728($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/12
Core Execution :
File Number 4 : addi$t1,$t3,2132
File Number 4 : $t1 = 2132

Clock Cycle 21179 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3956($zero) on Line 975

Clock Cycle 21180 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3956($zero) of Core : 4
DRAM: 
File Number 4 : Completed 7/12
Core Execution :
File Number 4 : addi$t1,$t1,1600
File Number 4 : $t1 = 3732

Clock Cycle 21181 -> 
MRM :
Completed addition of Instruction lw$t2,3956($zero) of Core 4
DRAM: 
File Number 4 : Completed 8/12
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,2484($zero) on Line 977

Clock Cycle 21182 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,2484($zero) of Core : 4
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21183 -> 
MRM :
Completed addition of Instruction lw$t4,2484($zero) of Core 4
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21184 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21185 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3640 $t2 on Line 970
Core Execution :

Clock Cycle 21186 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21187 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,3728($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3728 0 on Line 972
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21188 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 3728 0 on Line 972
Core Execution :

Clock Cycle 21189 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21190 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3956($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3956 $t2 on Line 975
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21191 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3956 $t2 on Line 975
Core Execution :

Clock Cycle 21192 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21193 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,2376($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2376 $t0 on Line 971
Row 771 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21194 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21195 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 21196 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21197 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21198 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21199 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21200 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21201 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21202 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 21203 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21204 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21205 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21206 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21207 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21208 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21209 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21210 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21211 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21212 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21213 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21214 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 2376 $t0 on Line 971
Core Execution :

Clock Cycle 21215 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21216 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,2484($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2484 $t4 on Line 977
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21217 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 1224
File Number 4 : Finished Instruction lw 2484 $t4 on Line 977
Core Execution :
File Number 4 : addi$t4,$t3,2764
File Number 4 : $t4 = 2764

Clock Cycle 21218 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,2932($zero) on Line 979

Clock Cycle 21219 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,2932($zero) of Core : 4
DRAM: 
Core Execution :

Clock Cycle 21220 -> 
MRM :
Completed addition of Instruction lw$t2,2932($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t0,1176($zero) on Line 980

Clock Cycle 21221 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21222 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,2932($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2932 $t2 on Line 979
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21223 -> 
MRM :
MRM received a request to queue Instruction : lw$t0,1176($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 2932 $t2 on Line 979
Core Execution :

Clock Cycle 21224 -> 
MRM :
Completed addition of Instruction lw$t0,1176($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t1,3792($zero) on Line 981

Clock Cycle 21225 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21226 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21227 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t0,1176($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 1176 $t0 on Line 980
Row 770 need NOT be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21228 -> 
MRM :
MRM received a request to queue Instruction : lw$t1,3792($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21229 -> 
MRM :
Completed addition of Instruction lw$t1,3792($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 21230 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21231 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21232 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21233 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21234 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21235 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21236 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21237 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21238 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t0 = 0
File Number 4 : Finished Instruction lw 1176 $t0 on Line 980
Core Execution :

Clock Cycle 21239 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21240 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t1,3792($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3792 $t1 on Line 981
Row 769 need NOT be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21241 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21242 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 21243 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21244 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21245 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21246 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21247 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21248 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21249 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21250 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21251 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : $t1 = 1828
File Number 4 : Finished Instruction lw 3792 $t1 on Line 981
Core Execution :
File Number 4 : addi$t1,$t2,764
File Number 4 : $t1 = 764

Clock Cycle 21252 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t3,804($zero) on Line 983

Clock Cycle 21253 -> 
MRM :
MRM received a request to queue Instruction : sw$t3,804($zero) of Core : 4
DRAM: 
Core Execution :

Clock Cycle 21254 -> 
MRM :
Completed addition of Instruction sw$t3,804($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t4,892($zero) on Line 984

Clock Cycle 21255 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21256 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21257 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t3,804($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 804 0 on Line 983
Row 771 need NOT be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/12
Core Execution :

Clock Cycle 21258 -> 
MRM :
MRM received a request to queue Instruction : lw$t4,892($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/12
Core Execution :

Clock Cycle 21259 -> 
MRM :
Completed addition of Instruction lw$t4,892($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/12
Core Execution :

Clock Cycle 21260 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/12
Core Execution :

Clock Cycle 21261 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/12
Core Execution :

Clock Cycle 21262 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/12
Core Execution :

Clock Cycle 21263 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/12
Core Execution :

Clock Cycle 21264 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/12
Core Execution :

Clock Cycle 21265 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/12
Core Execution :

Clock Cycle 21266 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/12
Core Execution :

Clock Cycle 21267 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/12
Core Execution :

Clock Cycle 21268 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/12
File Number 4 : Finished Instruction sw 804 0 on Line 983
Core Execution :

Clock Cycle 21269 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21270 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t4,892($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 892 $t4 on Line 984
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21271 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t4 = 0
File Number 4 : Finished Instruction lw 892 $t4 on Line 984
Core Execution :
File Number 4 : addi$t4,$t0,240
File Number 4 : $t4 = 240

Clock Cycle 21272 -> 
MRM :
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t0,3844($zero) on Line 986

Clock Cycle 21273 -> 
MRM :
MRM received a request to queue Instruction : sw$t0,3844($zero) of Core : 4
DRAM: 
Core Execution :

Clock Cycle 21274 -> 
MRM :
Completed addition of Instruction sw$t0,3844($zero) of Core 4
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,2908($zero) on Line 987

Clock Cycle 21275 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t2,2064
File Number 4 : $t1 = 2064

Clock Cycle 21276 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21277 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t0,3844($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 3844 0 on Line 986
Row 768 will be copied back to DRAM and Row 771 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21278 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,2908($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21279 -> 
MRM :
Completed addition of Instruction sw$t2,2908($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,680($zero) on Line 989

Clock Cycle 21280 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,680($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :
File Number 4 : addi$t1,$t2,1736
File Number 4 : $t1 = 1736

Clock Cycle 21281 -> 
MRM :
Completed addition of Instruction sw$t1,680($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :
File Number 4 : addi$t0,$t1,1432
File Number 4 : $t0 = 3168

Clock Cycle 21282 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t2,1532($zero) on Line 992

Clock Cycle 21283 -> 
MRM :
MRM received a request to queue Instruction : sw$t2,1532($zero) of Core : 4
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21284 -> 
MRM :
Completed addition of Instruction sw$t2,1532($zero) of Core 4
DRAM: 
File Number 4 : Completed 8/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t2,3320($zero) on Line 993

Clock Cycle 21285 -> 
MRM :
MRM received a request to queue Instruction : lw$t2,3320($zero) of Core : 4
DRAM: 
File Number 4 : Completed 9/22
Core Execution :
File Number 4 : addi$t3,$t0,3196
File Number 4 : $t3 = 6364

Clock Cycle 21286 -> 
MRM :
Completed addition of Instruction lw$t2,3320($zero) of Core 4
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 21287 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21288 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21289 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21290 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21291 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21292 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21293 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21294 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21295 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21296 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21297 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21298 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 3844 0 on Line 986
Core Execution :

Clock Cycle 21299 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21300 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t2,3320($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 3320 $t2 on Line 993
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21301 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t2 = 0
File Number 4 : Finished Instruction lw 3320 $t2 on Line 993
Core Execution :
File Number 4 : addi$t2,$t2,1232
File Number 4 : $t2 = 1232

Clock Cycle 21302 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 4 : addi$t1,$t0,2604
File Number 4 : $t1 = 5772

Clock Cycle 21303 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t3,$t1,3596
File Number 4 : $t3 = 9368

Clock Cycle 21304 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : DRAM Request(Write) Issued for sw$t1,784($zero) on Line 998

Clock Cycle 21305 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 4 : addi$t4,$t0,2704
File Number 4 : $t4 = 5872

Clock Cycle 21306 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,680($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 680 2064 on Line 989
Row 771 will be copied back to DRAM and Row 768 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21307 -> 
MRM :
MRM received a request to queue Instruction : sw$t1,784($zero) of Core : 4
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21308 -> 
MRM :
Completed addition of Instruction sw$t1,784($zero) of Core 4
DRAM: 
File Number 4 : Completed 3/22
Core Execution :
File Number 4 : DRAM Request(Read) Issued for lw$t3,2504($zero) on Line 1000

Clock Cycle 21309 -> 
MRM :
MRM received a request to queue Instruction : lw$t3,2504($zero) of Core : 4
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21310 -> 
MRM :
Completed addition of Instruction lw$t3,2504($zero) of Core 4
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21311 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21312 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21313 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21314 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21315 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 21316 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21317 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21318 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21319 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21320 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21321 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21322 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21323 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21324 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21325 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21326 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21327 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 680 2064 on Line 989
Core Execution :

Clock Cycle 21328 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21329 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t1,784($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 784 5772 on Line 998
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21330 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : Finished Instruction sw 784 5772 on Line 998
Core Execution :

Clock Cycle 21331 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21332 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21333 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21334 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,1532($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 1532 0 on Line 992
Row 768 will be copied back to DRAM and Row 769 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21335 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21336 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 21337 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21338 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21339 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21340 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21341 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21342 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21343 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Memory at 787112 = 2064
Memory at 787216 = 5772
Core Execution :

Clock Cycle 21344 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21345 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21346 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21347 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21348 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21349 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21350 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21351 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21352 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21353 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21354 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21355 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 1532 0 on Line 992
Core Execution :

Clock Cycle 21356 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21357 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 21358 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw$t2,2908($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started sw 2908 0 on Line 987
Row 769 will be copied back to DRAM and Row 770 will be activated
File Number 4 : Completed 1/22
Core Execution :

Clock Cycle 21359 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/22
Core Execution :

Clock Cycle 21360 -> 
MRM :
DRAM: 
File Number 4 : Completed 3/22
Core Execution :

Clock Cycle 21361 -> 
MRM :
DRAM: 
File Number 4 : Completed 4/22
Core Execution :

Clock Cycle 21362 -> 
MRM :
DRAM: 
File Number 4 : Completed 5/22
Core Execution :

Clock Cycle 21363 -> 
MRM :
DRAM: 
File Number 4 : Completed 6/22
Core Execution :

Clock Cycle 21364 -> 
MRM :
DRAM: 
File Number 4 : Completed 7/22
Core Execution :

Clock Cycle 21365 -> 
MRM :
DRAM: 
File Number 4 : Completed 8/22
Core Execution :

Clock Cycle 21366 -> 
MRM :
DRAM: 
File Number 4 : Completed 9/22
Core Execution :

Clock Cycle 21367 -> 
MRM :
DRAM: 
File Number 4 : Completed 10/22
Core Execution :

Clock Cycle 21368 -> 
MRM :
DRAM: 
File Number 4 : Completed 11/22
Core Execution :

Clock Cycle 21369 -> 
MRM :
DRAM: 
File Number 4 : Completed 12/22
Core Execution :

Clock Cycle 21370 -> 
MRM :
DRAM: 
File Number 4 : Completed 13/22
Core Execution :

Clock Cycle 21371 -> 
MRM :
DRAM: 
File Number 4 : Completed 14/22
Core Execution :

Clock Cycle 21372 -> 
MRM :
DRAM: 
File Number 4 : Completed 15/22
Core Execution :

Clock Cycle 21373 -> 
MRM :
DRAM: 
File Number 4 : Completed 16/22
Core Execution :

Clock Cycle 21374 -> 
MRM :
DRAM: 
File Number 4 : Completed 17/22
Core Execution :

Clock Cycle 21375 -> 
MRM :
DRAM: 
File Number 4 : Completed 18/22
Core Execution :

Clock Cycle 21376 -> 
MRM :
DRAM: 
File Number 4 : Completed 19/22
Core Execution :

Clock Cycle 21377 -> 
MRM :
DRAM: 
File Number 4 : Completed 20/22
Core Execution :

Clock Cycle 21378 -> 
MRM :
DRAM: 
File Number 4 : Completed 21/22
Core Execution :

Clock Cycle 21379 -> 
MRM :
DRAM: 
File Number 4 : Completed 22/22
File Number 4 : Finished Instruction sw 2908 0 on Line 987
Core Execution :

Clock Cycle 21380 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 21381 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw$t3,2504($zero) of Core 4 to Dram
DRAM: 
File Number 4 : Started lw 2504 $t3 on Line 1000
File Number 4 : Completed 1/2
Core Execution :

Clock Cycle 21382 -> 
MRM :
DRAM: 
File Number 4 : Completed 2/2
File Number 4 : $t3 = 0
File Number 4 : Finished Instruction lw 2504 $t3 on Line 1000
Core Execution :

RELEVANT STATISTICS :->
Total Number of instructions executed in 21382 Clock Cycles : 4000
Total Number of Row Buffer Updates = 1899
Time Taken by MRM 10661

Integer Register Values for File 1 -> 
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 0
t2 = 0
t3 = 0
t4 = 3036
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0


Integer Register Values for File 2 -> 
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 5316
t1 = 0
t2 = 0
t3 = 5124
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0


Integer Register Values for File 3 -> 
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 3856
t2 = 2652
t3 = 0
t4 = 4052
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0


Integer Register Values for File 4 -> 
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 3168
t1 = 5772
t2 = 1232
t3 = 0
t4 = 5872
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0

