

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_139_2'
================================================================
* Date:           Sun Nov 20 16:50:16 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4482|     4482|  44.820 us|  44.820 us|  4482|  4482|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_2  |     4480|     4480|        70|         70|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     291|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      94|     140|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    2157|    -|
|Register         |        -|     -|    1845|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1939|    2588|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U43  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |mux_21_16_1_1_U45                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U46                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U47                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|   2|  94|  140|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_2442_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln145_10_fu_2936_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln145_11_fu_2960_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln145_12_fu_2984_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln145_13_fu_3008_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln145_14_fu_3032_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln145_1_fu_2603_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln145_2_fu_2628_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln145_3_fu_2691_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln145_4_fu_2716_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln145_5_fu_2740_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln145_6_fu_2764_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln145_7_fu_2863_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln145_8_fu_2888_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln145_9_fu_2912_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln145_fu_2557_p2     |         +|   0|  0|  15|           8|           8|
    |icmp_ln139_fu_2436_p2    |      icmp|   0|  0|  11|           7|           8|
    |xor_ln145_fu_2522_p2     |       xor|   0|  0|   7|           6|           7|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 291|         174|         170|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  354|         71|    1|         71|
    |ap_done_int            |    9|          2|    1|          2|
    |ap_sig_allocacmp_j     |    9|          2|    7|         14|
    |grp_fu_1822_p0         |  239|         54|   16|        864|
    |grp_fu_1822_p1         |   20|          4|   16|         64|
    |grp_fu_2029_p0         |  166|         37|   16|        592|
    |grp_fu_2029_p1         |   14|          3|   16|         48|
    |j_4_fu_210             |    9|          2|    7|         14|
    |reg_2270               |    9|          2|   16|         32|
    |reg_2276               |    9|          2|   16|         32|
    |reg_2308               |    9|          2|   16|         32|
    |reg_2314               |    9|          2|   16|         32|
    |reg_2340               |    9|          2|   16|         32|
    |reg_file_2_0_address0  |  152|         33|   11|        363|
    |reg_file_2_0_address1  |  152|         33|   11|        363|
    |reg_file_2_1_address0  |  152|         33|   11|        363|
    |reg_file_2_1_address1  |  152|         33|   11|        363|
    |reg_file_7_0_address0  |  145|         31|   11|        341|
    |reg_file_7_0_address1  |  145|         31|   11|        341|
    |reg_file_7_0_d0        |   26|          5|   16|         80|
    |reg_file_7_0_d1        |   26|          5|   16|         80|
    |reg_file_7_1_address0  |  145|         31|   11|        341|
    |reg_file_7_1_address1  |  145|         31|   11|        341|
    |reg_file_7_1_d0        |   26|          5|   16|         80|
    |reg_file_7_1_d1        |   26|          5|   16|         80|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 2157|        461|  312|       4965|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_2_reg_3926                 |  16|   0|   16|          0|
    |add_3_reg_3976                 |  16|   0|   16|          0|
    |add_4_reg_4026                 |  16|   0|   16|          0|
    |add_5_reg_4076                 |  16|   0|   16|          0|
    |add_6_reg_4126                 |  16|   0|   16|          0|
    |add_7_reg_4166                 |  16|   0|   16|          0|
    |add_8_reg_4206                 |  16|   0|   16|          0|
    |add_9_reg_4246                 |  16|   0|   16|          0|
    |add_ln145_1_reg_3761           |   9|   0|    9|          0|
    |add_ln145_2_reg_3813           |   9|   0|    9|          0|
    |add_ln145_3_reg_3946           |  10|   0|   10|          0|
    |add_ln145_4_reg_3996           |  10|   0|   10|          0|
    |add_ln145_5_reg_4046           |  10|   0|   10|          0|
    |add_ln145_6_reg_4096           |  10|   0|   10|          0|
    |add_ln145_reg_3698             |   8|   0|    8|          0|
    |ap_CS_fsm                      |  70|   0|   70|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |j_4_fu_210                     |   7|   0|    7|          0|
    |lshr_ln5_reg_3574              |   6|   0|    6|          0|
    |reg_2250                       |  16|   0|   16|          0|
    |reg_2255                       |  16|   0|   16|          0|
    |reg_2260                       |  16|   0|   16|          0|
    |reg_2265                       |  16|   0|   16|          0|
    |reg_2270                       |  16|   0|   16|          0|
    |reg_2276                       |  16|   0|   16|          0|
    |reg_2282                       |  16|   0|   16|          0|
    |reg_2288                       |  16|   0|   16|          0|
    |reg_2293                       |  16|   0|   16|          0|
    |reg_2298                       |  16|   0|   16|          0|
    |reg_2303                       |  16|   0|   16|          0|
    |reg_2308                       |  16|   0|   16|          0|
    |reg_2314                       |  16|   0|   16|          0|
    |reg_2320                       |  16|   0|   16|          0|
    |reg_2325                       |  16|   0|   16|          0|
    |reg_2330                       |  16|   0|   16|          0|
    |reg_2335                       |  16|   0|   16|          0|
    |reg_2340                       |  16|   0|   16|          0|
    |reg_2346                       |  16|   0|   16|          0|
    |reg_2351                       |  16|   0|   16|          0|
    |reg_2356                       |  16|   0|   16|          0|
    |reg_2361                       |  16|   0|   16|          0|
    |reg_2366                       |  16|   0|   16|          0|
    |reg_2372                       |  16|   0|   16|          0|
    |reg_2377                       |  16|   0|   16|          0|
    |reg_2383                       |  16|   0|   16|          0|
    |reg_2388                       |  16|   0|   16|          0|
    |reg_2393                       |  16|   0|   16|          0|
    |reg_2398                       |  16|   0|   16|          0|
    |reg_2403                       |  16|   0|   16|          0|
    |reg_2408                       |  16|   0|   16|          0|
    |reg_2413                       |  16|   0|   16|          0|
    |reg_2418                       |  16|   0|   16|          0|
    |reg_2423                       |  16|   0|   16|          0|
    |reg_file_7_0_load_10_reg_3787  |  16|   0|   16|          0|
    |reg_file_7_0_load_11_reg_3829  |  16|   0|   16|          0|
    |reg_file_7_0_load_12_reg_3839  |  16|   0|   16|          0|
    |reg_file_7_0_load_14_reg_3874  |  16|   0|   16|          0|
    |reg_file_7_0_load_15_reg_3904  |  16|   0|   16|          0|
    |reg_file_7_0_load_16_reg_3909  |  16|   0|   16|          0|
    |reg_file_7_0_load_18_reg_3966  |  16|   0|   16|          0|
    |reg_file_7_0_load_19_reg_4011  |  16|   0|   16|          0|
    |reg_file_7_0_load_20_reg_4016  |  16|   0|   16|          0|
    |reg_file_7_0_load_22_reg_4066  |  16|   0|   16|          0|
    |reg_file_7_0_load_23_reg_4111  |  16|   0|   16|          0|
    |reg_file_7_0_load_24_reg_4116  |  16|   0|   16|          0|
    |reg_file_7_0_load_26_reg_4156  |  16|   0|   16|          0|
    |reg_file_7_0_load_27_reg_4191  |  16|   0|   16|          0|
    |reg_file_7_0_load_28_reg_4196  |  16|   0|   16|          0|
    |reg_file_7_0_load_30_reg_4236  |  16|   0|   16|          0|
    |reg_file_7_0_load_31_reg_4271  |  16|   0|   16|          0|
    |reg_file_7_0_load_32_reg_4276  |  16|   0|   16|          0|
    |reg_file_7_0_load_34_reg_4327  |  16|   0|   16|          0|
    |reg_file_7_0_load_9_reg_3777   |  16|   0|   16|          0|
    |reg_file_7_1_load_10_reg_3792  |  16|   0|   16|          0|
    |reg_file_7_1_load_11_reg_3834  |  16|   0|   16|          0|
    |reg_file_7_1_load_12_reg_3844  |  16|   0|   16|          0|
    |reg_file_7_1_load_13_reg_3869  |  16|   0|   16|          0|
    |reg_file_7_1_load_14_reg_3879  |  16|   0|   16|          0|
    |reg_file_7_1_load_16_reg_3914  |  16|   0|   16|          0|
    |reg_file_7_1_load_17_reg_3961  |  16|   0|   16|          0|
    |reg_file_7_1_load_18_reg_3971  |  16|   0|   16|          0|
    |reg_file_7_1_load_20_reg_4021  |  16|   0|   16|          0|
    |reg_file_7_1_load_21_reg_4061  |  16|   0|   16|          0|
    |reg_file_7_1_load_22_reg_4071  |  16|   0|   16|          0|
    |reg_file_7_1_load_24_reg_4121  |  16|   0|   16|          0|
    |reg_file_7_1_load_25_reg_4151  |  16|   0|   16|          0|
    |reg_file_7_1_load_26_reg_4161  |  16|   0|   16|          0|
    |reg_file_7_1_load_28_reg_4201  |  16|   0|   16|          0|
    |reg_file_7_1_load_29_reg_4231  |  16|   0|   16|          0|
    |reg_file_7_1_load_30_reg_4241  |  16|   0|   16|          0|
    |reg_file_7_1_load_32_reg_4281  |  16|   0|   16|          0|
    |reg_file_7_1_load_33_reg_4322  |  16|   0|   16|          0|
    |reg_file_7_1_load_34_reg_4332  |  16|   0|   16|          0|
    |reg_file_7_1_load_8_reg_3735   |  16|   0|   16|          0|
    |reg_file_7_1_load_9_reg_3782   |  16|   0|   16|          0|
    |tmp_36_30_reg_4297             |  16|   0|   16|          0|
    |tmp_36_31_reg_4337             |  16|   0|   16|          0|
    |tmp_36_34_reg_4362             |  16|   0|   16|          0|
    |tmp_36_35_reg_4387             |  16|   0|   16|          0|
    |tmp_36_38_reg_4412             |  16|   0|   16|          0|
    |tmp_36_39_reg_4437             |  16|   0|   16|          0|
    |tmp_36_42_reg_4462             |  16|   0|   16|          0|
    |tmp_36_43_reg_4487             |  16|   0|   16|          0|
    |tmp_36_46_reg_4512             |  16|   0|   16|          0|
    |tmp_36_47_reg_4537             |  16|   0|   16|          0|
    |tmp_36_50_reg_4562             |  16|   0|   16|          0|
    |tmp_36_51_reg_4587             |  16|   0|   16|          0|
    |tmp_36_54_reg_4612             |  16|   0|   16|          0|
    |tmp_36_55_reg_4637             |  16|   0|   16|          0|
    |tmp_36_58_reg_4662             |  16|   0|   16|          0|
    |tmp_36_59_reg_4687             |  16|   0|   16|          0|
    |tmp_36_62_reg_4712             |  16|   0|   16|          0|
    |trunc_ln140_reg_3602           |   1|   0|    1|          0|
    |xor_ln145_reg_3652             |   6|   0|    6|          0|
    |zext_ln140_1_reg_4286          |   6|   0|   11|          5|
    |zext_ln140_3_reg_3740          |   6|   0|    9|          3|
    |zext_ln140_4_reg_3919          |   6|   0|   10|          4|
    |zext_ln140_5_reg_3670          |   6|   0|    7|          1|
    |zext_ln145_15_cast_reg_3931    |   6|   0|   10|          4|
    |zext_ln145_17_cast_reg_3981    |   6|   0|   10|          4|
    |zext_ln145_19_cast_reg_4031    |   6|   0|   10|          4|
    |zext_ln145_1_cast_reg_3634     |   6|   0|    7|          1|
    |zext_ln145_21_cast_reg_4081    |   6|   0|   10|          4|
    |zext_ln145_3_cast_reg_3681     |   6|   0|    8|          2|
    |zext_ln145_7_cast_reg_3745     |   6|   0|    9|          3|
    |zext_ln145_9_cast_reg_3797     |   6|   0|    9|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1845|   0| 1883|         38|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|grp_fu_106_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|grp_fu_106_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|grp_fu_106_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|grp_fu_106_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_139_2|  return value|
|reg_file_7_1_address0  |  out|   11|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_q0        |   in|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_we1       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_d1        |  out|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_q0        |   in|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_we1       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_d1        |  out|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                       reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                       reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                       reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                       reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                       reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                       reg_file_6_1|         array|
|reg_file_0_0_load      |   in|   16|     ap_none|                  reg_file_0_0_load|        scalar|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

