

================================================================
== Vitis HLS Report for 'mp_mul_2'
================================================================
* Date:           Tue May 20 14:36:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      325|  2.270 us|  3.250 us|  227|  325|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_2_Pipeline_VITIS_LOOP_144_2_fu_138  |mp_mul_2_Pipeline_VITIS_LOOP_144_2  |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_2_Pipeline_VITIS_LOOP_157_4_fu_155  |mp_mul_2_Pipeline_VITIS_LOOP_157_4  |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      120|      176|   15 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |      105|      147|   15 ~ 21|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3038|   3064|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     310|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3348|   3531|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_2_Pipeline_VITIS_LOOP_144_2_fu_138  |mp_mul_2_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1187|  1429|    0|
    |grp_mp_mul_2_Pipeline_VITIS_LOOP_157_4_fu_155  |mp_mul_2_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1191|  1435|    0|
    |mul_32ns_32ns_64_2_1_U1648                     |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1649                     |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1650                     |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1651                     |mul_32ns_32ns_64_2_1                |        0|   4|   165|    50|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  16|  3038|  3064|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_10_fu_258_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_219_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_10_fu_309_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_286_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_213_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_280_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    4|         12|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |coeff_address0      |  14|          3|    6|         18|
    |coeff_ce0           |  14|          3|    1|          3|
    |grp_fu_476_ce       |  14|          3|    1|          3|
    |grp_fu_476_p0       |  14|          3|   32|         96|
    |grp_fu_476_p1       |  14|          3|   32|         96|
    |grp_fu_480_ce       |  14|          3|    1|          3|
    |grp_fu_480_p0       |  14|          3|   32|         96|
    |grp_fu_480_p1       |  14|          3|   32|         96|
    |grp_fu_484_ce       |  14|          3|    1|          3|
    |grp_fu_484_p0       |  14|          3|   32|         96|
    |grp_fu_484_p1       |  14|          3|   32|         96|
    |grp_fu_488_ce       |  14|          3|    1|          3|
    |grp_fu_488_p0       |  14|          3|   32|         96|
    |grp_fu_488_p1       |  14|          3|   32|         96|
    |i_22_fu_92          |   9|          2|    4|          8|
    |i_fu_56             |   9|          2|    4|          8|
    |indvars_iv31_fu_52  |   9|          2|    4|          8|
    |indvars_iv_fu_88    |   9|          2|    4|          8|
    |u_016_fu_60         |   9|          2|    4|          8|
    |u_29_fu_80          |   9|          2|    4|          8|
    |v_017_fu_64         |   9|          2|   64|        128|
    |v_fu_84             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  493|       1402|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   9|   0|    9|          0|
    |grp_mp_mul_2_Pipeline_VITIS_LOOP_144_2_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_2_Pipeline_VITIS_LOOP_157_4_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |i_22_fu_92                                                  |   4|   0|    4|          0|
    |i_54_reg_454                                                |   4|   0|    4|          0|
    |i_fu_56                                                     |   4|   0|    4|          0|
    |indvars_iv31_fu_52                                          |   4|   0|    4|          0|
    |indvars_iv31_load_reg_449                                   |   4|   0|    4|          0|
    |indvars_iv_fu_88                                            |   4|   0|    4|          0|
    |tmp_s_reg_397                                               |   1|   0|    4|          3|
    |trunc_ln143_reg_415                                         |   3|   0|    3|          0|
    |trunc_ln156_reg_471                                         |   3|   0|    3|          0|
    |u_016_fu_60                                                 |   4|   0|    4|          0|
    |u_29_fu_80                                                  |   4|   0|    4|          0|
    |u_reg_402                                                   |   4|   0|    4|          0|
    |v_017_fu_64                                                 |  64|   0|   64|          0|
    |v_157_reg_407                                               |  64|   0|   64|          0|
    |v_fu_84                                                     |  64|   0|   64|          0|
    |v_load_reg_463                                              |  64|   0|   64|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 310|   0|  313|          3|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      mp_mul.2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      mp_mul.2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      mp_mul.2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      mp_mul.2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      mp_mul.2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      mp_mul.2|  return value|
|a_address0      |  out|    4|   ap_memory|             a|         array|
|a_ce0           |  out|    1|   ap_memory|             a|         array|
|a_q0            |   in|   64|   ap_memory|             a|         array|
|a_offset        |   in|    1|     ap_none|      a_offset|        scalar|
|coeff_address0  |  out|    6|   ap_memory|         coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|         coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|         coeff|         array|
|b               |   in|    9|     ap_none|             b|        scalar|
|c_address0      |  out|    4|   ap_memory|             c|         array|
|c_ce0           |  out|    1|   ap_memory|             c|         array|
|c_we0           |  out|    1|   ap_memory|             c|         array|
|c_d0            |  out|   64|   ap_memory|             c|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_016 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'u_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_017 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b"   --->   Operation 15 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset"   --->   Operation 16 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_33_loc = alloca i32 1"   --->   Operation 17 'alloca' 't_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_35_loc = alloca i32 1"   --->   Operation 18 'alloca' 'v_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_114_loc = alloca i32 1"   --->   Operation 19 'alloca' 'v_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 0" [src/generic/fp_generic.c:145]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 0, i64 %v_017" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 0, i4 %u_016" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 23 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv31"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 25 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_53 = load i4 %i" [src/generic/fp_generic.c:143]   --->   Operation 26 'load' 'i_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%u = load i4 %u_016"   --->   Operation 27 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%v_157 = load i64 %v_017"   --->   Operation 28 'load' 'v_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_53, i4 8" [src/generic/fp_generic.c:143]   --->   Operation 29 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_53, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 30 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader" [src/generic/fp_generic.c:143]   --->   Operation 31 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i_53" [src/generic/fp_generic.c:143]   --->   Operation 32 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln143, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%u_29 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 34 'alloca' 'u_29' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 35 'alloca' 'v' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 36 'alloca' 'indvars_iv' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_22 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 37 'alloca' 'i_22' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 8, i4 %i_22" [src/generic/fp_generic.c:139]   --->   Operation 38 'store' 'store_ln139' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 39 'store' 'store_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 %v_157, i64 %v" [src/generic/fp_generic.c:140]   --->   Operation 40 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 41 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 42 'br' 'br_ln156' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 43 'load' 'indvars_iv31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.32ns)   --->   "%call_ln143 = call void @mp_mul.2_Pipeline_VITIS_LOOP_144_2, i64 %v_157, i4 %u, i4 %indvars_iv31_load, i1 %a_offset_read, i64 %a, i3 %trunc_ln143, i9 %b_read, i64 %coeff, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 44 'call' 'call_ln143' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln143_10 = add i4 %indvars_iv31_load, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 45 'add' 'add_ln143_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143_10, i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 46 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln143 = call void @mp_mul.2_Pipeline_VITIS_LOOP_144_2, i64 %v_157, i4 %u, i4 %indvars_iv31_load, i1 %a_offset_read, i64 %a, i3 %trunc_ln143, i9 %b_read, i64 %coeff, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 47 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:140]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/generic/fp_generic.c:143]   --->   Operation 49 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%v_114_loc_load = load i64 %v_114_loc"   --->   Operation 50 'load' 'v_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %trunc_ln143" [src/generic/fp_generic.c:150]   --->   Operation 51 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%c_addr_19 = getelementptr i64 %c, i32 0, i32 %zext_ln150" [src/generic/fp_generic.c:150]   --->   Operation 52 'getelementptr' 'c_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln150 = store i64 %v_114_loc_load, i4 %c_addr_19" [src/generic/fp_generic.c:150]   --->   Operation 53 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 54 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.98>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%i_54 = load i4 %i_22" [src/generic/fp_generic.c:156]   --->   Operation 55 'load' 'i_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_54, i4 15" [src/generic/fp_generic.c:156]   --->   Operation 56 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65" [src/generic/fp_generic.c:156]   --->   Operation 57 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 58 'load' 'v_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_54, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 59 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln156, i4 %i_22" [src/generic/fp_generic.c:139]   --->   Operation 60 'store' 'store_ln139' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%v_load49 = load i64 %v" [src/generic/fp_generic.c:168]   --->   Operation 61 'load' 'v_load49' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 15" [src/generic/fp_generic.c:168]   --->   Operation 62 'getelementptr' 'c_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i64 %v_load49, i4 %c_addr" [src/generic/fp_generic.c:168]   --->   Operation 63 'store' 'store_ln168' <Predicate = (icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [src/generic/fp_generic.c:169]   --->   Operation 64 'ret' 'ret_ln169' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.91>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%u_29_load = load i4 %u_29"   --->   Operation 65 'load' 'u_29_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 66 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:156]   --->   Operation 67 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (4.91ns)   --->   "%call_ln156 = call void @mp_mul.2_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i4 %tmp_s, i64 %a, i4 %i_54, i9 %b_read, i64 %coeff, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 68 'call' 'call_ln156' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln156_10 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 69 'add' 'add_ln156_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156_10, i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 70 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mp_mul.2_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i4 %tmp_s, i64 %a, i4 %i_54, i9 %b_read, i64 %coeff, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 71 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:139]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [src/generic/fp_generic.c:156]   --->   Operation 73 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%v_35_loc_load = load i64 %v_35_loc"   --->   Operation 74 'load' 'v_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%t_33_loc_load = load i3 %t_33_loc"   --->   Operation 75 'load' 't_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %t_33_loc_load" [src/generic/fp_generic.c:157]   --->   Operation 76 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_54" [src/generic/fp_generic.c:163]   --->   Operation 77 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%c_addr_20 = getelementptr i64 %c, i32 0, i32 %zext_ln163" [src/generic/fp_generic.c:163]   --->   Operation 78 'getelementptr' 'c_addr_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_20" [src/generic/fp_generic.c:163]   --->   Operation 79 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %zext_ln157, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 80 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 81 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv31               (alloca                ) [ 0111110000]
i                          (alloca                ) [ 0111110000]
u_016                      (alloca                ) [ 0111110000]
v_017                      (alloca                ) [ 0111110000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
b_read                     (read                  ) [ 0011111111]
a_offset_read              (read                  ) [ 0011110000]
t_33_loc                   (alloca                ) [ 0011111111]
v_35_loc                   (alloca                ) [ 0011111111]
v_114_loc                  (alloca                ) [ 0011110000]
tmp_s                      (bitconcatenate        ) [ 0011111111]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
store_ln0                  (store                 ) [ 0000000000]
br_ln143                   (br                    ) [ 0000000000]
i_53                       (load                  ) [ 0000000000]
u                          (load                  ) [ 0001100000]
v_157                      (load                  ) [ 0001100000]
icmp_ln143                 (icmp                  ) [ 0011110000]
add_ln143                  (add                   ) [ 0000000000]
br_ln143                   (br                    ) [ 0000000000]
trunc_ln143                (trunc                 ) [ 0001110000]
store_ln139                (store                 ) [ 0000000000]
u_29                       (alloca                ) [ 0011111111]
v                          (alloca                ) [ 0011111111]
indvars_iv                 (alloca                ) [ 0011111111]
i_22                       (alloca                ) [ 0011111111]
store_ln139                (store                 ) [ 0000000000]
store_ln0                  (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln156                   (br                    ) [ 0000000000]
indvars_iv31_load          (load                  ) [ 0000100000]
add_ln143_10               (add                   ) [ 0000000000]
store_ln143                (store                 ) [ 0000000000]
call_ln143                 (call                  ) [ 0000000000]
speclooptripcount_ln140    (speclooptripcount     ) [ 0000000000]
specloopname_ln143         (specloopname          ) [ 0000000000]
v_114_loc_load             (load                  ) [ 0000000000]
zext_ln150                 (zext                  ) [ 0000000000]
c_addr_19                  (getelementptr         ) [ 0000000000]
store_ln150                (store                 ) [ 0000000000]
br_ln143                   (br                    ) [ 0000000000]
i_54                       (load                  ) [ 0000000111]
icmp_ln156                 (icmp                  ) [ 0000001111]
br_ln156                   (br                    ) [ 0000000000]
v_load                     (load                  ) [ 0000000110]
add_ln156                  (add                   ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
v_load49                   (load                  ) [ 0000000000]
c_addr                     (getelementptr         ) [ 0000000000]
store_ln168                (store                 ) [ 0000000000]
ret_ln169                  (ret                   ) [ 0000000000]
u_29_load                  (load                  ) [ 0000000010]
indvars_iv_load            (load                  ) [ 0000000000]
trunc_ln156                (trunc                 ) [ 0000000010]
add_ln156_10               (add                   ) [ 0000000000]
store_ln156                (store                 ) [ 0000000000]
call_ln156                 (call                  ) [ 0000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 0000000000]
specloopname_ln156         (specloopname          ) [ 0000000000]
v_35_loc_load              (load                  ) [ 0000000000]
t_33_loc_load              (load                  ) [ 0000000000]
zext_ln157                 (zext                  ) [ 0000000000]
zext_ln163                 (zext                  ) [ 0000000000]
c_addr_20                  (getelementptr         ) [ 0000000000]
store_ln163                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln156                   (br                    ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.2_Pipeline_VITIS_LOOP_144_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.2_Pipeline_VITIS_LOOP_157_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="indvars_iv31_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="u_016_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_016/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v_017_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_017/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="t_33_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v_35_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v_114_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="u_29_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_29/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvars_iv_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_22_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_22/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="c_addr_19_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_19/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/5 store_ln168/6 store_ln163/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="c_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c_addr_20_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_20/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_mp_mul_2_Pipeline_VITIS_LOOP_144_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="2"/>
<pin id="141" dir="0" index="2" bw="4" slack="2"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="2"/>
<pin id="144" dir="0" index="5" bw="64" slack="0"/>
<pin id="145" dir="0" index="6" bw="3" slack="1"/>
<pin id="146" dir="0" index="7" bw="9" slack="2"/>
<pin id="147" dir="0" index="8" bw="64" slack="0"/>
<pin id="148" dir="0" index="9" bw="64" slack="2"/>
<pin id="149" dir="0" index="10" bw="64" slack="2"/>
<pin id="150" dir="0" index="11" bw="4" slack="2"/>
<pin id="151" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_mp_mul_2_Pipeline_VITIS_LOOP_157_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="1"/>
<pin id="159" dir="0" index="3" bw="4" slack="0"/>
<pin id="160" dir="0" index="4" bw="4" slack="3"/>
<pin id="161" dir="0" index="5" bw="64" slack="0"/>
<pin id="162" dir="0" index="6" bw="4" slack="1"/>
<pin id="163" dir="0" index="7" bw="9" slack="3"/>
<pin id="164" dir="0" index="8" bw="64" slack="0"/>
<pin id="165" dir="0" index="9" bw="64" slack="3"/>
<pin id="166" dir="0" index="10" bw="64" slack="2"/>
<pin id="167" dir="0" index="11" bw="3" slack="3"/>
<pin id="168" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load49/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln140_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln140_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln139_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_53_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_53/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="u_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="v_157_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_157/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln143_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln143_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln143_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln139_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln139_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln140_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln140_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvars_iv31_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="2"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln143_10_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_10/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln143_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="v_114_loc_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="4"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_loc_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln150_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="3"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_54_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_54/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln156_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln156_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln139_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="1"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="u_29_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="2"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_29_load/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="indvars_iv_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="2"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln156_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln156_10_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_10/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln156_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="2"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="v_35_loc_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="5"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_loc_load/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="t_33_loc_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="5"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_loc_load/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln157_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln163_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="3"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln140_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="4"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvars_iv31_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="u_016_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_016 "/>
</bind>
</comp>

<comp id="361" class="1005" name="v_017_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_017 "/>
</bind>
</comp>

<comp id="368" class="1005" name="b_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="2"/>
<pin id="370" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="a_offset_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="2"/>
<pin id="376" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="t_33_loc_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="3"/>
<pin id="381" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_33_loc "/>
</bind>
</comp>

<comp id="385" class="1005" name="v_35_loc_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="3"/>
<pin id="387" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_35_loc "/>
</bind>
</comp>

<comp id="391" class="1005" name="v_114_loc_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_114_loc "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_s_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="3"/>
<pin id="399" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="402" class="1005" name="u_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="2"/>
<pin id="404" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="407" class="1005" name="v_157_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="2"/>
<pin id="409" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_157 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln143_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="1"/>
<pin id="417" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="421" class="1005" name="u_29_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_29 "/>
</bind>
</comp>

<comp id="428" class="1005" name="v_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="435" class="1005" name="indvars_iv_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="442" class="1005" name="i_22_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvars_iv31_load_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv31_load "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_54_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_54 "/>
</bind>
</comp>

<comp id="463" class="1005" name="v_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="trunc_ln156_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="1"/>
<pin id="473" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="479" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 albl/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 albh/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="487" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 ahbl/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="491" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 ahbh/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="155" pin=5"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="155" pin=8"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="102" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="204" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="204" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="219" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="210" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="207" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="277" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="313"><net_src comp="301" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="339"><net_src comp="327" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="52" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="350"><net_src comp="56" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="357"><net_src comp="60" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="364"><net_src comp="64" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="138" pin=10"/></net>

<net id="371"><net_src comp="96" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="155" pin=7"/></net>

<net id="377"><net_src comp="102" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="382"><net_src comp="68" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="155" pin=11"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="388"><net_src comp="72" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="155" pin=9"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="394"><net_src comp="76" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="138" pin=9"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="400"><net_src comp="176" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="405"><net_src comp="207" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="410"><net_src comp="210" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="418"><net_src comp="225" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="424"><net_src comp="80" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="431"><net_src comp="84" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="155" pin=10"/></net>

<net id="438"><net_src comp="88" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="445"><net_src comp="92" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="452"><net_src comp="254" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="457"><net_src comp="277" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="466"><net_src comp="172" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="474"><net_src comp="304" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: coeff | {}
	Port: c | {5 6 9 }
 - Input state : 
	Port: mp_mul.2 : a | {3 4 7 8 }
	Port: mp_mul.2 : a_offset | {1 }
	Port: mp_mul.2 : coeff | {3 4 7 8 }
	Port: mp_mul.2 : b | {1 }
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln140 : 1
		store_ln139 : 1
		store_ln0 : 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		trunc_ln143 : 1
		store_ln139 : 2
		store_ln139 : 1
		store_ln0 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 3
		call_ln143 : 1
		add_ln143_10 : 1
		store_ln143 : 2
	State 4
	State 5
		c_addr_19 : 1
		store_ln150 : 2
	State 6
		icmp_ln156 : 1
		br_ln156 : 2
		add_ln156 : 1
		store_ln139 : 2
		store_ln168 : 1
	State 7
		trunc_ln156 : 1
		call_ln156 : 2
		add_ln156_10 : 1
		store_ln156 : 2
	State 8
	State 9
		zext_ln157 : 1
		c_addr_20 : 1
		store_ln163 : 2
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mp_mul_2_Pipeline_VITIS_LOOP_144_2_fu_138 |    16   |  15.88  |   1721  |   1543  |
|          | grp_mp_mul_2_Pipeline_VITIS_LOOP_157_4_fu_155 |    16   |  15.88  |   1728  |   1554  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_476                  |    4    |    0    |   165   |    50   |
|    mul   |                   grp_fu_480                  |    4    |    0    |   165   |    50   |
|          |                   grp_fu_484                  |    4    |    0    |   165   |    50   |
|          |                   grp_fu_488                  |    4    |    0    |   165   |    50   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln143_fu_219               |    0    |    0    |    0    |    13   |
|    add   |              add_ln143_10_fu_258              |    0    |    0    |    0    |    13   |
|          |                add_ln156_fu_286               |    0    |    0    |    0    |    13   |
|          |              add_ln156_10_fu_309              |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln143_fu_213               |    0    |    0    |    0    |    13   |
|          |               icmp_ln156_fu_280               |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |               b_read_read_fu_96               |    0    |    0    |    0    |    0    |
|          |           a_offset_read_read_fu_102           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_s_fu_176                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln143_fu_225              |    0    |    0    |    0    |    0    |
|          |               trunc_ln156_fu_304              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln150_fu_273               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln157_fu_327               |    0    |    0    |    0    |    0    |
|          |               zext_ln163_fu_331               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    48   |  31.76  |   4109  |   3375  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  a_offset_read_reg_374  |    1   |
|      b_read_reg_368     |    9   |
|       i_22_reg_442      |    4   |
|       i_54_reg_454      |    4   |
|        i_reg_347        |    4   |
|indvars_iv31_load_reg_449|    4   |
|   indvars_iv31_reg_340  |    4   |
|    indvars_iv_reg_435   |    4   |
|     t_33_loc_reg_379    |    3   |
|      tmp_s_reg_397      |    4   |
|   trunc_ln143_reg_415   |    3   |
|   trunc_ln156_reg_471   |    3   |
|      u_016_reg_354      |    4   |
|       u_29_reg_421      |    4   |
|        u_reg_402        |    4   |
|      v_017_reg_361      |   64   |
|    v_114_loc_reg_391    |   64   |
|      v_157_reg_407      |   64   |
|     v_35_loc_reg_385    |   64   |
|      v_load_reg_463     |   64   |
|        v_reg_428        |   64   |
+-------------------------+--------+
|          Total          |   443  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|               grp_access_fu_115               |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|               grp_access_fu_115               |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_mp_mul_2_Pipeline_VITIS_LOOP_144_2_fu_138 |  p3  |   2  |   4  |    8   ||    0    ||    9    |
| grp_mp_mul_2_Pipeline_VITIS_LOOP_157_4_fu_155 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                     |      |      |      |   218  ||  6.5906 ||    0    ||    46   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4109  |  3375  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   46   |
|  Register |    -   |    -   |   443  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   38   |  4552  |  3421  |
+-----------+--------+--------+--------+--------+
