module clk_base(clk_raw, clk_250MHz, locked)
;
  input clk_raw;
  output clk_250MHz;
  output locked;
endmodule