{"vcs1":{"timestamp_begin":1747913182.079839798, "rt":12.36, "ut":12.39, "st":0.73}}
{"vcselab":{"timestamp_begin":1747913194.517763152, "rt":0.36, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1747913194.929709048, "rt":0.41, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913181.436932203}
{"VCS_COMP_START_TIME": 1747913181.436932203}
{"VCS_COMP_END_TIME": 1747913195.488072944}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614588}}
{"vcselab": {"peak_mem": 183884}}
