{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694615225808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694615225808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 11:27:05 2023 " "Processing started: Wed Sep 13 11:27:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694615225808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615225808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615225808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694615226079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694615226079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autenticate_user.v 1 1 " "Found 1 design units, including 1 entities, in source file autenticate_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 autenticate_user " "Found entity 1: autenticate_user" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f autenticate_permission.v(6) " "Verilog HDL Declaration information at autenticate_permission.v(6): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694615231220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autenticate_permission.v 1 1 " "Found 1 design units, including 1 entities, in source file autenticate_permission.v" { { "Info" "ISGN_ENTITY_NAME" "1 autenticate_permission " "Found entity 1: autenticate_permission" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_user.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_user " "Found entity 1: convert_user" {  } { { "convert_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/convert_user.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_users.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_users.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_users " "Found entity 1: compare_users" {  } { { "compare_users.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_users.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F1 f1 compare_funcionality.v(5) " "Verilog HDL Declaration information at compare_funcionality.v(5): object \"F1\" differs only in case from object \"f1\" in the same scope" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694615231222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F2 f2 compare_funcionality.v(6) " "Verilog HDL Declaration information at compare_funcionality.v(6): object \"F2\" differs only in case from object \"f2\" in the same scope" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694615231222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_funcionality.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_funcionality.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_funcionality " "Found entity 1: compare_funcionality" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verify_auto.v 1 1 " "Found 1 design units, including 1 entities, in source file verify_auto.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_auto " "Found entity 1: verify_auto" {  } { { "verify_auto.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/verify_auto.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_controller " "Found entity 1: output_controller" {  } { { "output_controller.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/output_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verify_funcionality2.v 1 1 " "Found 1 design units, including 1 entities, in source file verify_funcionality2.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_funcionality2 " "Found entity 1: verify_funcionality2" {  } { { "verify_funcionality2.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/verify_funcionality2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_decoder " "Found entity 1: matrix_decoder" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file leds_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds_decoder " "Found entity 1: leds_decoder" {  } { { "leds_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/leds_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file main_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_circuit " "Found entity 1: main_circuit" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615231252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615231252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U0 autenticate_user.v(11) " "Verilog HDL Implicit Net warning at autenticate_user.v(11): created implicit net for \"not_U0\"" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U1 autenticate_user.v(12) " "Verilog HDL Implicit Net warning at autenticate_user.v(12): created implicit net for \"not_U1\"" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U2 autenticate_user.v(13) " "Verilog HDL Implicit Net warning at autenticate_user.v(13): created implicit net for \"not_U2\"" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 autenticate_permission.v(20) " "Verilog HDL Implicit Net warning at autenticate_permission.v(20): created implicit net for \"T1\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 autenticate_permission.v(21) " "Verilog HDL Implicit Net warning at autenticate_permission.v(21): created implicit net for \"T2\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 autenticate_permission.v(22) " "Verilog HDL Implicit Net warning at autenticate_permission.v(22): created implicit net for \"T3\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 autenticate_permission.v(26) " "Verilog HDL Implicit Net warning at autenticate_permission.v(26): created implicit net for \"G1\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 autenticate_permission.v(27) " "Verilog HDL Implicit Net warning at autenticate_permission.v(27): created implicit net for \"G2\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G3 autenticate_permission.v(28) " "Verilog HDL Implicit Net warning at autenticate_permission.v(28): created implicit net for \"G3\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G4 autenticate_permission.v(29) " "Verilog HDL Implicit Net warning at autenticate_permission.v(29): created implicit net for \"G4\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G5 autenticate_permission.v(30) " "Verilog HDL Implicit Net warning at autenticate_permission.v(30): created implicit net for \"G5\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W1 autenticate_permission.v(34) " "Verilog HDL Implicit Net warning at autenticate_permission.v(34): created implicit net for \"W1\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W2 autenticate_permission.v(35) " "Verilog HDL Implicit Net warning at autenticate_permission.v(35): created implicit net for \"W2\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W3 autenticate_permission.v(36) " "Verilog HDL Implicit Net warning at autenticate_permission.v(36): created implicit net for \"W3\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F10 compare_funcionality.v(34) " "Verilog HDL Implicit Net warning at compare_funcionality.v(34): created implicit net for \"F10\"" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 matrix_decoder.v(23) " "Verilog HDL Implicit Net warning at matrix_decoder.v(23): created implicit net for \"T1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 matrix_decoder.v(24) " "Verilog HDL Implicit Net warning at matrix_decoder.v(24): created implicit net for \"T2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H1 matrix_decoder.v(28) " "Verilog HDL Implicit Net warning at matrix_decoder.v(28): created implicit net for \"H1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H2 matrix_decoder.v(29) " "Verilog HDL Implicit Net warning at matrix_decoder.v(29): created implicit net for \"H2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 matrix_decoder.v(33) " "Verilog HDL Implicit Net warning at matrix_decoder.v(33): created implicit net for \"G1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 matrix_decoder.v(34) " "Verilog HDL Implicit Net warning at matrix_decoder.v(34): created implicit net for \"G2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W1 matrix_decoder.v(38) " "Verilog HDL Implicit Net warning at matrix_decoder.v(38): created implicit net for \"W1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W2 matrix_decoder.v(39) " "Verilog HDL Implicit Net warning at matrix_decoder.v(39): created implicit net for \"W2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J1 matrix_decoder.v(43) " "Verilog HDL Implicit Net warning at matrix_decoder.v(43): created implicit net for \"J1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J2 matrix_decoder.v(44) " "Verilog HDL Implicit Net warning at matrix_decoder.v(44): created implicit net for \"J2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 matrix_decoder.v(48) " "Verilog HDL Implicit Net warning at matrix_decoder.v(48): created implicit net for \"D1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 matrix_decoder.v(49) " "Verilog HDL Implicit Net warning at matrix_decoder.v(49): created implicit net for \"D2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U1 matrix_decoder.v(53) " "Verilog HDL Implicit Net warning at matrix_decoder.v(53): created implicit net for \"U1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U2 matrix_decoder.v(54) " "Verilog HDL Implicit Net warning at matrix_decoder.v(54): created implicit net for \"U2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U10 display_decoder.v(20) " "Verilog HDL Implicit Net warning at display_decoder.v(20): created implicit net for \"not_U10\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U11 display_decoder.v(21) " "Verilog HDL Implicit Net warning at display_decoder.v(21): created implicit net for \"not_U11\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U20 display_decoder.v(22) " "Verilog HDL Implicit Net warning at display_decoder.v(22): created implicit net for \"not_U20\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U21 display_decoder.v(23) " "Verilog HDL Implicit Net warning at display_decoder.v(23): created implicit net for \"not_U21\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_F0 display_decoder.v(24) " "Verilog HDL Implicit Net warning at display_decoder.v(24): created implicit net for \"not_F0\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_F1 display_decoder.v(25) " "Verilog HDL Implicit Net warning at display_decoder.v(25): created implicit net for \"not_F1\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_20 display_decoder.v(46) " "Verilog HDL Implicit Net warning at display_decoder.v(46): created implicit net for \"not_20\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231255 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(33) " "Verilog HDL Instantiation warning at main_circuit.v(33): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(34) " "Verilog HDL Instantiation warning at main_circuit.v(34): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(37) " "Verilog HDL Instantiation warning at main_circuit.v(37): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(40) " "Verilog HDL Instantiation warning at main_circuit.v(40): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(41) " "Verilog HDL Instantiation warning at main_circuit.v(41): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(44) " "Verilog HDL Instantiation warning at main_circuit.v(44): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231257 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(47) " "Verilog HDL Instantiation warning at main_circuit.v(47): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(48) " "Verilog HDL Instantiation warning at main_circuit.v(48): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(51) " "Verilog HDL Instantiation warning at main_circuit.v(51): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(54) " "Verilog HDL Instantiation warning at main_circuit.v(54): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(55) " "Verilog HDL Instantiation warning at main_circuit.v(55): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(58) " "Verilog HDL Instantiation warning at main_circuit.v(58): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(61) " "Verilog HDL Instantiation warning at main_circuit.v(61): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(64) " "Verilog HDL Instantiation warning at main_circuit.v(64): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(65) " "Verilog HDL Instantiation warning at main_circuit.v(65): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694615231258 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_circuit " "Elaborating entity \"main_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694615231326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autenticate_user autenticate_user:comb_3 " "Elaborating entity \"autenticate_user\" for hierarchy \"autenticate_user:comb_3\"" {  } { { "main_circuit.v" "comb_3" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_auto verify_auto:comb_5 " "Elaborating entity \"verify_auto\" for hierarchy \"verify_auto:comb_5\"" {  } { { "main_circuit.v" "comb_5" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_user convert_user:comb_6 " "Elaborating entity \"convert_user\" for hierarchy \"convert_user:comb_6\"" {  } { { "main_circuit.v" "comb_6" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_users compare_users:comb_8 " "Elaborating entity \"compare_users\" for hierarchy \"compare_users:comb_8\"" {  } { { "main_circuit.v" "comb_8" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autenticate_permission autenticate_permission:comb_9 " "Elaborating entity \"autenticate_permission\" for hierarchy \"autenticate_permission:comb_9\"" {  } { { "main_circuit.v" "comb_9" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_funcionality compare_funcionality:comb_11 " "Elaborating entity \"compare_funcionality\" for hierarchy \"compare_funcionality:comb_11\"" {  } { { "main_circuit.v" "comb_11" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231345 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "F10 0 compare_funcionality.v(34) " "Net \"F10\" at compare_funcionality.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694615231346 "|main_circuit|compare_funcionality:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_controller output_controller:comb_12 " "Elaborating entity \"output_controller\" for hierarchy \"output_controller:comb_12\"" {  } { { "main_circuit.v" "comb_12" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_decoder matrix_decoder:comb_14 " "Elaborating entity \"matrix_decoder\" for hierarchy \"matrix_decoder:comb_14\"" {  } { { "main_circuit.v" "comb_14" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_decoder leds_decoder:comb_15 " "Elaborating entity \"leds_decoder\" for hierarchy \"leds_decoder:comb_15\"" {  } { { "main_circuit.v" "comb_15" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_funcionality2 verify_funcionality2:comb_16 " "Elaborating entity \"verify_funcionality2\" for hierarchy \"verify_funcionality2:comb_16\"" {  } { { "main_circuit.v" "comb_16" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:comb_17 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:comb_17\"" {  } { { "main_circuit.v" "comb_17" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615231349 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "not_20 0 display_decoder.v(46) " "Net \"not_20\" at display_decoder.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694615231354 "|main_circuit|display_decoder:comb_17"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MATX_COLUNA VCC " "Pin \"MATX_COLUNA\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|MATX_COLUNA"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RGB\[2\] GND " "Pin \"LED_RGB\[2\]\" is stuck at GND" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|LED_RGB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[0\] GND " "Pin \"DIG\[0\]\" is stuck at GND" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|DIG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[1\] VCC " "Pin \"DIG\[1\]\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|DIG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[2\] VCC " "Pin \"DIG\[2\]\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|DIG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] VCC " "Pin \"DIG\[3\]\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP VCC " "Pin \"DP\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615231873 "|main_circuit|DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694615231873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694615232234 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694615232234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694615232234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694615232234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/TEC498_CONTROLADOR-main/output_files/TEC498_CONTROLADOR.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/TEC498_CONTROLADOR-main/output_files/TEC498_CONTROLADOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615232697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694615232706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 11:27:12 2023 " "Processing ended: Wed Sep 13 11:27:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694615232706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694615232706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694615232706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615232706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694615234642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694615234642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 11:27:13 2023 " "Processing started: Wed Sep 13 11:27:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694615234642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694615234642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694615234642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694615235043 ""}
{ "Info" "0" "" "Project  = TEC498_CONTROLADOR" {  } {  } 0 0 "Project  = TEC498_CONTROLADOR" 0 0 "Fitter" 0 0 1694615235056 ""}
{ "Info" "0" "" "Revision = TEC498_CONTROLADOR" {  } {  } 0 0 "Revision = TEC498_CONTROLADOR" 0 0 "Fitter" 0 0 1694615235056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1694615235141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694615235141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TEC498_CONTROLADOR EPM240T100C5 " "Selected device EPM240T100C5 for design \"TEC498_CONTROLADOR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694615235152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694615235229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694615235230 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694615235397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1694615235427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694615235692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694615235692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694615235692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694615235692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694615235692 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694615235692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEC498_CONTROLADOR.sdc " "Synopsys Design Constraints File file not found: 'TEC498_CONTROLADOR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1694615235872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1694615235874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1694615235911 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1694615235916 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1694615235942 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1694615235942 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1694615235958 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1694615235959 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694615235978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694615235979 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1694615235987 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1694615236008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1694615236014 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1694615236023 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1694615236040 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1694615236040 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1694615236040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694615236040 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694615236068 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694615236135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694615236308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694615236426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694615236438 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694615236500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694615236500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694615236509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/TEC498_CONTROLADOR-main/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694615236596 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694615236596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694615236652 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1694615236652 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694615236652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694615236653 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694615236691 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694615236701 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1694615236724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694615236811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 11:27:16 2023 " "Processing ended: Wed Sep 13 11:27:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694615236811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694615236811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694615236811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694615236811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694615238244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694615238244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 11:27:18 2023 " "Processing started: Wed Sep 13 11:27:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694615238244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694615238244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694615238244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1694615238403 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694615238448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694615238456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694615238596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 11:27:18 2023 " "Processing ended: Wed Sep 13 11:27:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694615238596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694615238596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694615238596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694615238596 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694615238901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694615239468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694615239468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 11:27:19 2023 " "Processing started: Wed Sep 13 11:27:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694615239468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694615239468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TEC498_CONTROLADOR -c TEC498_CONTROLADOR " "Command: quartus_sta TEC498_CONTROLADOR -c TEC498_CONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694615239468 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694615239502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1694615239547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1694615239547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694615239598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694615239599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1694615239659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1694615239765 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEC498_CONTROLADOR.sdc " "Synopsys Design Constraints File file not found: 'TEC498_CONTROLADOR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1694615239780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694615239780 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1694615239781 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1694615239781 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694615239803 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1694615239805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694615239806 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1694615239807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694615239815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694615239816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694615239816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694615239817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694615239817 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1694615239818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694615239820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694615239821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694615239827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 11:27:19 2023 " "Processing ended: Wed Sep 13 11:27:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694615239827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694615239827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694615239827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694615239827 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694615239893 ""}
