#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 18 16:51:33 2020
# Process ID: 23036
# Current directory: F:/DAKSHA/CommSrcs/FPGA/CZT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10624 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.xpr
# Log file: F:/DAKSHA/CommSrcs/FPGA/CZT/vivado.log
# Journal file: F:/DAKSHA/CommSrcs/FPGA/CZT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd}
set_property name FIFO_Full_Empty [get_bd_cells FIFO_FULL_EMP]
set_proper
validate_bd_design
assign_bd_address
save_bd_design
validate_bd_design
set_msg_config -suppress -id {BD 41-1347} 
set_msg_config -suppress -id {BD 41-1344} 
save_bd_design
validate_bd_design -force
set_property CONFIG.CLK_DOMAIN processing_system7_0_FCLK_CLK1 [get_bd_pins /CZT_SPI_Comm_0/clk]
save_bd_design
validate_bd_design
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /CZT_SPI_Comm_0/clk]
save_bd_design
validate_bd_design
validate_bd_design -force
save_bd_design
validate_bd_design -force
validate_bd_design -force
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /CZT_SPI_Comm_0/clk]
validate_bd_design
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /Serial_to_Parallel_0/clk]
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /Time_Stamp_0/clk]
validate_bd_design
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /Serial_to_Parallel_0/clk]
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /Time_Stamp_0_0/clk]
validate_bd_design
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /Time_Stamp_0/clk]
validate_bd_design
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd] -top
add_files -norecurse F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/hdl/BD_wo_axi_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1
file mkdir F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new
close [ open F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc w ]
add_files -fileset constrs_1 F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc
