// Seed: 1617921598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_7 = 0;
  output wire id_3;
  inout tri1 id_2;
  input wire id_1;
  assign id_2 = -1'b0;
endmodule
module module_0 #(
    parameter id_0  = 32'd57,
    parameter id_13 = 32'd29
) (
    input tri _id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9,
    output uwire module_1,
    input wire id_11,
    output wand id_12,
    input tri _id_13,
    output uwire id_14,
    input uwire id_15,
    output tri1 id_16,
    output tri1 id_17,
    input supply0 id_18
);
  wire [id_0 : -1  &&  id_13] id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
