// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xlenet.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XLenet_CfgInitialize(XLenet *InstancePtr, XLenet_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilite_BaseAddress = ConfigPtr->Axilite_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XLenet_Start(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL) & 0x80;
    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL, Data | 0x01);
}

u32 XLenet_IsDone(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XLenet_IsIdle(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XLenet_IsReady(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XLenet_EnableAutoRestart(XLenet *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL, 0x80);
}

void XLenet_DisableAutoRestart(XLenet *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_AP_CTRL, 0);
}

void XLenet_Set_data_in_size_x(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_IN_SIZE_X_DATA, Data);
}

u32 XLenet_Get_data_in_size_x(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_IN_SIZE_X_DATA);
    return Data;
}

void XLenet_Set_data_in_size_y(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_IN_SIZE_Y_DATA, Data);
}

u32 XLenet_Get_data_in_size_y(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_IN_SIZE_Y_DATA);
    return Data;
}

void XLenet_Set_data_in_size_z(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_IN_SIZE_Z_DATA, Data);
}

u32 XLenet_Get_data_in_size_z(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_IN_SIZE_Z_DATA);
    return Data;
}

void XLenet_Set_conv_size_x(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_CONV_SIZE_X_DATA, Data);
}

u32 XLenet_Get_conv_size_x(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_CONV_SIZE_X_DATA);
    return Data;
}

void XLenet_Set_conv_size_y(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_CONV_SIZE_Y_DATA, Data);
}

u32 XLenet_Get_conv_size_y(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_CONV_SIZE_Y_DATA);
    return Data;
}

void XLenet_Set_conv_size_z(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_CONV_SIZE_Z_DATA, Data);
}

u32 XLenet_Get_conv_size_z(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_CONV_SIZE_Z_DATA);
    return Data;
}

void XLenet_Set_relu_size_x(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_RELU_SIZE_X_DATA, Data);
}

u32 XLenet_Get_relu_size_x(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_RELU_SIZE_X_DATA);
    return Data;
}

void XLenet_Set_relu_size_y(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_RELU_SIZE_Y_DATA, Data);
}

u32 XLenet_Get_relu_size_y(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_RELU_SIZE_Y_DATA);
    return Data;
}

void XLenet_Set_relu_size_z(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_RELU_SIZE_Z_DATA, Data);
}

u32 XLenet_Get_relu_size_z(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_RELU_SIZE_Z_DATA);
    return Data;
}

void XLenet_Set_pool_size_x(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_POOL_SIZE_X_DATA, Data);
}

u32 XLenet_Get_pool_size_x(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_POOL_SIZE_X_DATA);
    return Data;
}

void XLenet_Set_pool_size_y(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_POOL_SIZE_Y_DATA, Data);
}

u32 XLenet_Get_pool_size_y(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_POOL_SIZE_Y_DATA);
    return Data;
}

void XLenet_Set_pool_size_z(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_POOL_SIZE_Z_DATA, Data);
}

u32 XLenet_Get_pool_size_z(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_POOL_SIZE_Z_DATA);
    return Data;
}

void XLenet_Set_fc_size_x(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_FC_SIZE_X_DATA, Data);
}

u32 XLenet_Get_fc_size_x(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_FC_SIZE_X_DATA);
    return Data;
}

void XLenet_Set_fc_size_y(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_FC_SIZE_Y_DATA, Data);
}

u32 XLenet_Get_fc_size_y(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_FC_SIZE_Y_DATA);
    return Data;
}

void XLenet_Set_fc_size_z(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_FC_SIZE_Z_DATA, Data);
}

u32 XLenet_Get_fc_size_z(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_FC_SIZE_Z_DATA);
    return Data;
}

void XLenet_Set_data_out_size_x(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_OUT_SIZE_X_DATA, Data);
}

u32 XLenet_Get_data_out_size_x(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_OUT_SIZE_X_DATA);
    return Data;
}

void XLenet_Set_data_out_size_y(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_OUT_SIZE_Y_DATA, Data);
}

u32 XLenet_Get_data_out_size_y(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_OUT_SIZE_Y_DATA);
    return Data;
}

void XLenet_Set_data_out_size_z(XLenet *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_OUT_SIZE_Z_DATA, Data);
}

u32 XLenet_Get_data_out_size_z(XLenet *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_DATA_OUT_SIZE_Z_DATA);
    return Data;
}

u32 XLenet_Get_data_in_data_V_BaseAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE);
}

u32 XLenet_Get_data_in_data_V_HighAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_IN_DATA_V_HIGH);
}

u32 XLenet_Get_data_in_data_V_TotalBytes(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XLENET_AXILITE_ADDR_DATA_IN_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + 1);
}

u32 XLenet_Get_data_in_data_V_BitWidth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_WIDTH_DATA_IN_DATA_V;
}

u32 XLenet_Get_data_in_data_V_Depth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_DEPTH_DATA_IN_DATA_V;
}

u32 XLenet_Write_data_in_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_DATA_IN_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_data_in_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_DATA_IN_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XLenet_Write_data_in_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_DATA_IN_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_data_in_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_DATA_IN_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_IN_DATA_V_BASE + offset + i);
    }
    return length;
}

u32 XLenet_Get_conv_data_V_BaseAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_CONV_DATA_V_BASE);
}

u32 XLenet_Get_conv_data_V_HighAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_CONV_DATA_V_HIGH);
}

u32 XLenet_Get_conv_data_V_TotalBytes(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XLENET_AXILITE_ADDR_CONV_DATA_V_HIGH - XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + 1);
}

u32 XLenet_Get_conv_data_V_BitWidth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_WIDTH_CONV_DATA_V;
}

u32 XLenet_Get_conv_data_V_Depth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_DEPTH_CONV_DATA_V;
}

u32 XLenet_Write_conv_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_CONV_DATA_V_HIGH - XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_conv_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_CONV_DATA_V_HIGH - XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XLenet_Write_conv_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_CONV_DATA_V_HIGH - XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_conv_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_CONV_DATA_V_HIGH - XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_CONV_DATA_V_BASE + offset + i);
    }
    return length;
}

u32 XLenet_Get_relu_data_V_BaseAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_RELU_DATA_V_BASE);
}

u32 XLenet_Get_relu_data_V_HighAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_RELU_DATA_V_HIGH);
}

u32 XLenet_Get_relu_data_V_TotalBytes(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XLENET_AXILITE_ADDR_RELU_DATA_V_HIGH - XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + 1);
}

u32 XLenet_Get_relu_data_V_BitWidth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_WIDTH_RELU_DATA_V;
}

u32 XLenet_Get_relu_data_V_Depth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_DEPTH_RELU_DATA_V;
}

u32 XLenet_Write_relu_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_RELU_DATA_V_HIGH - XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_relu_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_RELU_DATA_V_HIGH - XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XLenet_Write_relu_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_RELU_DATA_V_HIGH - XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_relu_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_RELU_DATA_V_HIGH - XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_RELU_DATA_V_BASE + offset + i);
    }
    return length;
}

u32 XLenet_Get_pool_data_V_BaseAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_POOL_DATA_V_BASE);
}

u32 XLenet_Get_pool_data_V_HighAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_POOL_DATA_V_HIGH);
}

u32 XLenet_Get_pool_data_V_TotalBytes(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XLENET_AXILITE_ADDR_POOL_DATA_V_HIGH - XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + 1);
}

u32 XLenet_Get_pool_data_V_BitWidth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_WIDTH_POOL_DATA_V;
}

u32 XLenet_Get_pool_data_V_Depth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_DEPTH_POOL_DATA_V;
}

u32 XLenet_Write_pool_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_POOL_DATA_V_HIGH - XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_pool_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_POOL_DATA_V_HIGH - XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XLenet_Write_pool_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_POOL_DATA_V_HIGH - XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_pool_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_POOL_DATA_V_HIGH - XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_POOL_DATA_V_BASE + offset + i);
    }
    return length;
}

u32 XLenet_Get_fc_data_V_BaseAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_FC_DATA_V_BASE);
}

u32 XLenet_Get_fc_data_V_HighAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_FC_DATA_V_HIGH);
}

u32 XLenet_Get_fc_data_V_TotalBytes(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XLENET_AXILITE_ADDR_FC_DATA_V_HIGH - XLENET_AXILITE_ADDR_FC_DATA_V_BASE + 1);
}

u32 XLenet_Get_fc_data_V_BitWidth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_WIDTH_FC_DATA_V;
}

u32 XLenet_Get_fc_data_V_Depth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_DEPTH_FC_DATA_V;
}

u32 XLenet_Write_fc_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_FC_DATA_V_HIGH - XLENET_AXILITE_ADDR_FC_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_FC_DATA_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_fc_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_FC_DATA_V_HIGH - XLENET_AXILITE_ADDR_FC_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_FC_DATA_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XLenet_Write_fc_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_FC_DATA_V_HIGH - XLENET_AXILITE_ADDR_FC_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_FC_DATA_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_fc_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_FC_DATA_V_HIGH - XLENET_AXILITE_ADDR_FC_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_FC_DATA_V_BASE + offset + i);
    }
    return length;
}

u32 XLenet_Get_data_out_data_V_BaseAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE);
}

u32 XLenet_Get_data_out_data_V_HighAddress(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_HIGH);
}

u32 XLenet_Get_data_out_data_V_TotalBytes(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + 1);
}

u32 XLenet_Get_data_out_data_V_BitWidth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_WIDTH_DATA_OUT_DATA_V;
}

u32 XLenet_Get_data_out_data_V_Depth(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLENET_AXILITE_DEPTH_DATA_OUT_DATA_V;
}

u32 XLenet_Write_data_out_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_data_out_data_V_Words(XLenet *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XLenet_Write_data_out_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XLenet_Read_data_out_data_V_Bytes(XLenet *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_HIGH - XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilite_BaseAddress + XLENET_AXILITE_ADDR_DATA_OUT_DATA_V_BASE + offset + i);
    }
    return length;
}

void XLenet_InterruptGlobalEnable(XLenet *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_GIE, 1);
}

void XLenet_InterruptGlobalDisable(XLenet *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_GIE, 0);
}

void XLenet_InterruptEnable(XLenet *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_IER);
    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_IER, Register | Mask);
}

void XLenet_InterruptDisable(XLenet *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_IER);
    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_IER, Register & (~Mask));
}

void XLenet_InterruptClear(XLenet *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLenet_WriteReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_ISR, Mask);
}

u32 XLenet_InterruptGetEnabled(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_IER);
}

u32 XLenet_InterruptGetStatus(XLenet *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLenet_ReadReg(InstancePtr->Axilite_BaseAddress, XLENET_AXILITE_ADDR_ISR);
}

