<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z030-sbv485-1</Part>
        <TopModelName>fft32</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.887</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2704</Best-caseLatency>
            <Average-caseLatency>2704</Average-caseLatency>
            <Worst-caseLatency>2704</Worst-caseLatency>
            <Best-caseRealTimeLatency>27.040 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>27.040 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>27.040 us</Worst-caseRealTimeLatency>
            <Interval-min>2705</Interval-min>
            <Interval-max>2705</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <stage2_loop>
                <Slack>7.30</Slack>
                <TripCount>8</TripCount>
                <Latency>1592</Latency>
                <AbsoluteTimeLatency>15920</AbsoluteTimeLatency>
                <IterationLatency>199</IterationLatency>
                <InstanceList/>
                <twiddle_loop>
                    <Slack>7.30</Slack>
                    <TripCount>3</TripCount>
                    <Latency>180</Latency>
                    <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                    <IterationLatency>60</IterationLatency>
                    <InstanceList/>
                </twiddle_loop>
            </stage2_loop>
            <stage3_loop>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>896</Latency>
                <AbsoluteTimeLatency>8960</AbsoluteTimeLatency>
                <IterationLatency>56</IterationLatency>
                <InstanceList/>
            </stage3_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>29</DSP>
            <FF>2763</FF>
            <LUT>6112</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>530</BRAM_18K>
            <DSP>400</DSP>
            <FF>157200</FF>
            <LUT>78600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_dout</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>33</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_empty_n</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_read</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_din</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_full_n</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_write</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>fft32</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft32_Pipeline_1_fu_479</InstName>
                    <ModuleName>fft32_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>479</ID>
                    <BindInstances>add_ln69_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_input_loop_fu_487</InstName>
                    <ModuleName>fft32_Pipeline_input_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>487</ID>
                    <BindInstances>add_ln74_fu_96_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_3_fu_495</InstName>
                    <ModuleName>fft32_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>495</ID>
                    <BindInstances>add_ln81_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_5_fu_501</InstName>
                    <ModuleName>fft32_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>501</ID>
                    <BindInstances>add_ln90_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_7_fu_507</InstName>
                    <ModuleName>fft32_Pipeline_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>507</ID>
                    <BindInstances>add_ln104_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_bit_rev_assign_loop_fu_513</InstName>
                    <ModuleName>fft32_Pipeline_bit_rev_assign_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>513</ID>
                    <BindInstances>add_ln84_fu_110_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_stage1_loop_fu_521</InstName>
                    <ModuleName>fft32_Pipeline_stage1_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>521</ID>
                    <BindInstances>add_ln93_fu_226_p2 ar0_fu_289_p2 ai0_fu_293_p2 ar1_fu_297_p2 ai1_fu_301_p2 cr0_fu_305_p2 ci0_fu_309_p2 cr1_fu_313_p2 ci1_fu_317_p2 add_ln34_fu_321_p2 add_ln34_1_fu_329_p2 add_ln35_fu_337_p2 sub_ln35_fu_345_p2 sub_ln36_fu_353_p2 sub_ln36_1_fu_359_p2 sub_ln37_fu_365_p2 add_ln37_fu_371_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_8_fu_529</InstName>
                    <ModuleName>fft32_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>529</ID>
                    <BindInstances>add_ln114_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_545</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>545</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U36 mac_muladd_4ns_16ns_18ns_18_4_1_U37 mac_muladd_4ns_16ns_18ns_18_4_1_U37 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_output_loop_fu_552</InstName>
                    <ModuleName>fft32_Pipeline_output_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>552</ID>
                    <BindInstances>add_ln152_fu_95_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>data_real_U data_imag_U stage0_real_U stage0_imag_U stage1_real_U stage1_imag_U stage2_real_U stage2_imag_U block_2_fu_612_p2 dmul_64ns_64ns_64_7_max_dsp_1_U44 dmul_64ns_64ns_64_7_max_dsp_1_U44 dmul_64ns_64ns_64_7_max_dsp_1_U44 sub_ln120_fu_804_p2 sub_ln120_1_fu_824_p2 add_ln120_fu_836_p2 sub_ln120_2_fu_842_p2 add_ln118_fu_695_p2 mul_16s_16s_28_1_1_U46 mac_mulsub_16s_16s_28s_28_4_1_U54 mac_mulsub_16s_16s_28s_28_4_1_U54 mul_16s_16s_28_1_1_U47 mac_muladd_16s_16s_28s_28_4_1_U55 mac_muladd_16s_16s_28s_28_4_1_U55 mul_16s_16s_28_1_1_U48 mac_mulsub_16s_16s_28s_28_4_1_U56 mac_mulsub_16s_16s_28s_28_4_1_U56 mul_16s_16s_28_1_1_U49 mac_muladd_16s_16s_28s_28_4_1_U57 mac_muladd_16s_16s_28s_28_4_1_U57 mul_16s_16s_28_1_1_U50 mac_mulsub_16s_16s_28s_28_4_1_U58 mac_mulsub_16s_16s_28s_28_4_1_U58 mul_16s_16s_28_1_1_U51 mac_muladd_16s_16s_28s_28_4_1_U59 mac_muladd_16s_16s_28s_28_4_1_U59 ar0_fu_1221_p2 ai0_fu_1226_p2 ar1_fu_1231_p2 ai1_fu_1236_p2 cr0_fu_1241_p2 ci0_fu_1245_p2 cr1_fu_1249_p2 ci1_fu_1253_p2 a_real_2_fu_1257_p2 a_imag_2_fu_1264_p2 r_real_10_fu_1271_p2 r_imag_10_fu_1278_p2 r_real_11_fu_1285_p2 r_imag_11_fu_1291_p2 r_real_12_fu_1297_p2 r_imag_12_fu_1303_p2 add_ln141_fu_1324_p2 dmul_64ns_64ns_64_7_max_dsp_1_U44 dmul_64ns_64ns_64_7_max_dsp_1_U44 sub_ln143_fu_1390_p2 sub_ln143_1_fu_1410_p2 add_ln143_fu_1422_p2 sub_ln143_2_fu_1428_p2 mul_16s_14s_28_1_1_U52 mac_mulsub_16s_14s_28s_28_4_1_U60 mac_mulsub_16s_14s_28s_28_4_1_U60 mac_muladd_16s_14s_28s_28_4_1_U61 mul_16s_14s_28_1_1_U53 mac_muladd_16s_14s_28s_28_4_1_U61 add_ln45_fu_1629_p2 add_ln46_fu_1636_p2 sub_ln47_fu_1643_p2 sub_ln48_fu_1650_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft32_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_74_p2" SOURCE="FFT32_sol.cpp:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_input_loop</Name>
            <Loops>
                <input_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.799</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_loop>
                        <Name>input_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_96_p2" SOURCE="FFT32_sol.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_74_p2" SOURCE="FFT32_sol.cpp:81" URAM="0" VARIABLE="add_ln81"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_bit_rev_assign_loop</Name>
            <Loops>
                <bit_rev_assign_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bit_rev_assign_loop>
                        <Name>bit_rev_assign_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bit_rev_assign_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bit_rev_assign_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_110_p2" SOURCE="FFT32_sol.cpp:84" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_74_p2" SOURCE="FFT32_sol.cpp:90" URAM="0" VARIABLE="add_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_stage1_loop</Name>
            <Loops>
                <stage1_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.476</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage1_loop>
                        <Name>stage1_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage1_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>255</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>758</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_226_p2" SOURCE="FFT32_sol.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="ar0_fu_289_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="ai0_fu_293_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_fu_297_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_fu_301_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="cr0_fu_305_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="ci0_fu_309_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_fu_313_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_fu_317_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_321_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_329_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_337_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_345_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="sub_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_353_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="sub_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_1_fu_359_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="sub_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_365_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="sub_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_371_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_74_p2" SOURCE="FFT32_sol.cpp:104" URAM="0" VARIABLE="add_ln104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_192_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>129</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_134_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_205_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_211_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_217_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_fu_223_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_229_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_235_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:109" URAM="0" VARIABLE="sub_ln109"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_apfixed_circ_table_arctan_128_U" SOURCE="" URAM="0" VARIABLE="cordic_apfixed_circ_table_arctan_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>226</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>769</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln237_fu_91_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237" URAM="0" VARIABLE="sub_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_22ns_37_1_1_U36" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_16ns_18ns_18_4_1_U37" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_16ns_18ns_18_4_1_U37" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln254_fu_161_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254" URAM="0" VARIABLE="sub_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln280_fu_241_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280" URAM="0" VARIABLE="sub_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_fu_257_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274" URAM="0" VARIABLE="sub_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln292_fu_327_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292" URAM="0" VARIABLE="sub_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_output_loop</Name>
            <Loops>
                <output_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.799</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_loop>
                        <Name>output_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_95_p2" SOURCE="FFT32_sol.cpp:152" URAM="0" VARIABLE="add_ln152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32</Name>
            <Loops>
                <stage2_loop>
                    <twiddle_loop/>
                </stage2_loop>
                <stage3_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.887</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2704</Best-caseLatency>
                    <Average-caseLatency>2704</Average-caseLatency>
                    <Worst-caseLatency>2704</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2705</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage2_loop>
                        <Name>stage2_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>1592</Latency>
                        <AbsoluteTimeLatency>15.920 us</AbsoluteTimeLatency>
                        <IterationLatency>199</IterationLatency>
                        <PipelineDepth>199</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft32_Pipeline_8_fu_529</Instance>
                        </InstanceList>
                        <twiddle_loop>
                            <Name>twiddle_loop</Name>
                            <Slack>7.30</Slack>
                            <TripCount>3</TripCount>
                            <Latency>180</Latency>
                            <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                            <IterationLatency>60</IterationLatency>
                            <PipelineDepth>60</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_generic_sincos_16_4_s_fu_545</Instance>
                            </InstanceList>
                        </twiddle_loop>
                    </stage2_loop>
                    <stage3_loop>
                        <Name>stage3_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>896</Latency>
                        <AbsoluteTimeLatency>8.960 us</AbsoluteTimeLatency>
                        <IterationLatency>56</IterationLatency>
                        <PipelineDepth>56</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </stage3_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>29</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2763</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6112</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_real_U" SOURCE="FFT32_sol.cpp:69" URAM="0" VARIABLE="data_real"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_imag_U" SOURCE="FFT32_sol.cpp:69" URAM="0" VARIABLE="data_imag"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage0_real_U" SOURCE="FFT32_sol.cpp:81" URAM="0" VARIABLE="stage0_real"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage0_imag_U" SOURCE="FFT32_sol.cpp:81" URAM="0" VARIABLE="stage0_imag"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage1_real_U" SOURCE="FFT32_sol.cpp:90" URAM="0" VARIABLE="stage1_real"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage1_imag_U" SOURCE="FFT32_sol.cpp:90" URAM="0" VARIABLE="stage1_imag"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage2_real_U" SOURCE="FFT32_sol.cpp:104" URAM="0" VARIABLE="stage2_real"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage2_imag_U" SOURCE="FFT32_sol.cpp:104" URAM="0" VARIABLE="stage2_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="block_2_fu_612_p2" SOURCE="FFT32_sol.cpp:107" URAM="0" VARIABLE="block_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U44" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U44" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U44" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_804_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_1_fu_824_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_836_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_2_fu_842_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_695_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U46" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U54" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U54" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U47" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U55" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U55" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U48" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U56" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U56" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U49" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U57" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U57" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U50" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U58" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U58" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U51" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U59" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U59" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="ar0_fu_1221_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="ai0_fu_1226_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_fu_1231_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_fu_1236_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="cr0_fu_1241_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="ci0_fu_1245_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_fu_1249_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_fu_1253_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="a_real_2_fu_1257_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_2_fu_1264_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="r_real_10_fu_1271_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="r_real_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_10_fu_1278_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="r_imag_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_11_fu_1285_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="r_real_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_11_fu_1291_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="r_imag_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_12_fu_1297_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="r_real_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage2_loop" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_12_fu_1303_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="r_imag_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1324_p2" SOURCE="FFT32_sol.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="stage3_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U44" SOURCE="FFT32_sol.cpp:143" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="stage3_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U44" SOURCE="FFT32_sol.cpp:143" URAM="0" VARIABLE="pf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_fu_1390_p2" SOURCE="FFT32_sol.cpp:143" URAM="0" VARIABLE="sub_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_1_fu_1410_p2" SOURCE="FFT32_sol.cpp:143" URAM="0" VARIABLE="sub_ln143_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1422_p2" SOURCE="FFT32_sol.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_2_fu_1428_p2" SOURCE="FFT32_sol.cpp:143" URAM="0" VARIABLE="sub_ln143_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage3_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U52" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage3_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U60" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage3_loop" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U60" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage3_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U61" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="stage3_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U53" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="stage3_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U61" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1629_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1636_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_fu_1643_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="sub_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage3_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_1650_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="sub_ln48"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="33" portPrefix="in_stream_">
            <portMaps>
                <portMap portMapName="in_stream_dout">RD_DATA</portMap>
                <portMap portMapName="in_stream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="in_stream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>in_stream_dout</port>
                <port>in_stream_empty_n</port>
                <port>in_stream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="33" portPrefix="out_stream_">
            <portMaps>
                <portMap portMapName="out_stream_din">WR_DATA</portMap>
                <portMap portMapName="out_stream_full_n">FULL_N</portMap>
                <portMap portMapName="out_stream_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>out_stream_din</port>
                <port>out_stream_full_n</port>
                <port>out_stream_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="in_stream">out, 33</column>
                    <column name="out_stream">out, 33</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;axis_data 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;axis_data 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface</column>
                    <column name="out_stream">out_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

