

================================================================
== Vivado HLS Report for 'MalM'
================================================================
* Date:           Fri May 30 11:14:50 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        music
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.279|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1601|  1601|  1601|  1601|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1600|  1600|        16|          -|          -|   100|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sin_theta_im_read = call double @_ssdm_op_Read.ap_auto.double(double %sin_theta_im)" [kernel_qrf_0.cpp:64]   --->   Operation 18 'read' 'sin_theta_im_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sin_theta_re_read = call double @_ssdm_op_Read.ap_auto.double(double %sin_theta_re)" [kernel_qrf_0.cpp:64]   --->   Operation 19 'read' 'sin_theta_re_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cos_theta_im_read = call double @_ssdm_op_Read.ap_auto.double(double %cos_theta_im)" [kernel_qrf_0.cpp:64]   --->   Operation 20 'read' 'cos_theta_im_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cos_theta_re_read = call double @_ssdm_op_Read.ap_auto.double(double %cos_theta_re)" [kernel_qrf_0.cpp:64]   --->   Operation 21 'read' 'cos_theta_re_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_im_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_im_offset)" [kernel_qrf_0.cpp:64]   --->   Operation 22 'read' 'B_im_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%B_re_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_re_offset)" [kernel_qrf_0.cpp:64]   --->   Operation 23 'read' 'B_re_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_im_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %A_im_offset)" [kernel_qrf_0.cpp:64]   --->   Operation 24 'read' 'A_im_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_re_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %A_re_offset)" [kernel_qrf_0.cpp:64]   --->   Operation 25 'read' 'A_re_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %B_im_offset_read to i15" [kernel_qrf_0.cpp:71]   --->   Operation 26 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln71 = mul i15 100, %trunc_ln71" [kernel_qrf_0.cpp:71]   --->   Operation 27 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i32 %B_re_offset_read to i15" [kernel_qrf_0.cpp:71]   --->   Operation 28 'trunc' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln71_1 = mul i15 100, %trunc_ln71_1" [kernel_qrf_0.cpp:71]   --->   Operation 29 'mul' 'mul_ln71_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i7 %A_im_offset_read to i14" [kernel_qrf_0.cpp:71]   --->   Operation 30 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%mul_ln71_2 = mul i14 100, %zext_ln71_1" [kernel_qrf_0.cpp:71]   --->   Operation 31 'mul' 'mul_ln71_2' <Predicate = true> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i7 %A_re_offset_read to i14" [kernel_qrf_0.cpp:71]   --->   Operation 32 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%mul_ln71_3 = mul i14 100, %zext_ln71_2" [kernel_qrf_0.cpp:71]   --->   Operation 33 'mul' 'mul_ln71_3' <Predicate = true> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln211 = bitcast double %sin_theta_re_read to i64" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:211->kernel_qrf_0.cpp:71]   --->   Operation 34 'bitcast' 'bitcast_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.37ns)   --->   "%xor_ln211 = xor i64 %bitcast_ln211, -9223372036854775808" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:211->kernel_qrf_0.cpp:71]   --->   Operation 35 'xor' 'xor_ln211' <Predicate = true> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_re = bitcast i64 %xor_ln211 to double" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:211->kernel_qrf_0.cpp:71]   --->   Operation 36 'bitcast' 'tmp_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln212 = bitcast double %sin_theta_im_read to i64" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:212->kernel_qrf_0.cpp:71]   --->   Operation 37 'bitcast' 'bitcast_ln212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.37ns)   --->   "%xor_ln212 = xor i64 %bitcast_ln212, -9223372036854775808" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:212->kernel_qrf_0.cpp:71]   --->   Operation 38 'xor' 'xor_ln212' <Predicate = true> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_im = bitcast i64 %xor_ln212 to double" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:212->kernel_qrf_0.cpp:71]   --->   Operation 39 'bitcast' 'tmp_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.65ns)   --->   "br label %1" [kernel_qrf_0.cpp:70]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.81ns)   --->   "%icmp_ln70 = icmp eq i7 %i_0, -28" [kernel_qrf_0.cpp:70]   --->   Operation 42 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.77ns)   --->   "%i = add i7 %i_0, 1" [kernel_qrf_0.cpp:70]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %3, label %2" [kernel_qrf_0.cpp:70]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i7 %i_0 to i15" [kernel_qrf_0.cpp:71]   --->   Operation 46 'zext' 'zext_ln71_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i7 %i_0 to i14" [kernel_qrf_0.cpp:71]   --->   Operation 47 'zext' 'zext_ln71_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.83ns)   --->   "%add_ln71 = add i14 %mul_ln71_3, %zext_ln71_4" [kernel_qrf_0.cpp:71]   --->   Operation 48 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i14 %add_ln71 to i64" [kernel_qrf_0.cpp:71]   --->   Operation 49 'zext' 'zext_ln71_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%B_re_addr = getelementptr [10000 x double]* %A_re, i64 0, i64 %zext_ln71_5" [kernel_qrf_0.cpp:71]   --->   Operation 50 'getelementptr' 'B_re_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%add_ln71_1 = add i15 %mul_ln71_1, %zext_ln71_3" [kernel_qrf_0.cpp:71]   --->   Operation 51 'add' 'add_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i15 %add_ln71_1 to i64" [kernel_qrf_0.cpp:71]   --->   Operation 52 'sext' 'sext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%B_re_addr_1 = getelementptr [10000 x double]* %A_re, i64 0, i64 %sext_ln71" [kernel_qrf_0.cpp:71]   --->   Operation 53 'getelementptr' 'B_re_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.83ns)   --->   "%add_ln71_2 = add i14 %mul_ln71_2, %zext_ln71_4" [kernel_qrf_0.cpp:71]   --->   Operation 54 'add' 'add_ln71_2' <Predicate = (!icmp_ln70)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln71_6 = zext i14 %add_ln71_2 to i64" [kernel_qrf_0.cpp:71]   --->   Operation 55 'zext' 'zext_ln71_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%B_im_addr = getelementptr [10000 x double]* %A_im, i64 0, i64 %zext_ln71_6" [kernel_qrf_0.cpp:71]   --->   Operation 56 'getelementptr' 'B_im_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.84ns)   --->   "%add_ln71_3 = add i15 %mul_ln71, %zext_ln71_3" [kernel_qrf_0.cpp:71]   --->   Operation 57 'add' 'add_ln71_3' <Predicate = (!icmp_ln70)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i15 %add_ln71_3 to i64" [kernel_qrf_0.cpp:71]   --->   Operation 58 'sext' 'sext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%B_im_addr_1 = getelementptr [10000 x double]* %A_im, i64 0, i64 %sext_ln71_1" [kernel_qrf_0.cpp:71]   --->   Operation 59 'getelementptr' 'B_im_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%B_re_load = load double* %B_re_addr, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 60 'load' 'B_re_load' <Predicate = (!icmp_ln70)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%B_im_load = load double* %B_im_addr, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 61 'load' 'B_im_load' <Predicate = (!icmp_ln70)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%B_re_load_1 = load double* %B_re_addr_1, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 62 'load' 'B_re_load_1' <Predicate = (!icmp_ln70)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%B_im_load_1 = load double* %B_im_addr_1, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 63 'load' 'B_im_load_1' <Predicate = (!icmp_ln70)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [kernel_qrf_0.cpp:74]   --->   Operation 64 'ret' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%B_re_load = load double* %B_re_addr, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 65 'load' 'B_re_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%B_im_load = load double* %B_im_addr, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 66 'load' 'B_im_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 67 [5/5] (7.04ns)   --->   "%m1 = fmul double %B_re_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 67 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [5/5] (7.04ns)   --->   "%m2 = fmul double %B_im_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 68 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [5/5] (7.04ns)   --->   "%m3 = fmul double %B_re_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 69 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [5/5] (7.04ns)   --->   "%m4 = fmul double %B_im_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 70 'dmul' 'm4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%B_re_load_1 = load double* %B_re_addr_1, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 71 'load' 'B_re_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 72 [1/2] (1.23ns)   --->   "%B_im_load_1 = load double* %B_im_addr_1, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 72 'load' 'B_im_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 73 [5/5] (7.04ns)   --->   "%m1_5 = fmul double %tmp_re, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 73 'dmul' 'm1_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [5/5] (7.04ns)   --->   "%m2_5 = fmul double %tmp_im, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 74 'dmul' 'm2_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [5/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 75 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [5/5] (7.04ns)   --->   "%m4_4 = fmul double %tmp_re, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 76 'dmul' 'm4_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [5/5] (7.04ns)   --->   "%m1_6 = fmul double %B_re_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 77 'dmul' 'm1_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [5/5] (7.04ns)   --->   "%m2_6 = fmul double %B_im_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 78 'dmul' 'm2_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [5/5] (7.04ns)   --->   "%m3_5 = fmul double %B_re_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 79 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [5/5] (7.04ns)   --->   "%m4_5 = fmul double %B_im_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 80 'dmul' 'm4_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [5/5] (7.04ns)   --->   "%m1_7 = fmul double %B_re_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 81 'dmul' 'm1_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [5/5] (7.04ns)   --->   "%m2_7 = fmul double %B_im_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 82 'dmul' 'm2_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [5/5] (7.04ns)   --->   "%m3_6 = fmul double %B_re_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 83 'dmul' 'm3_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [5/5] (7.04ns)   --->   "%m4_6 = fmul double %B_im_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 84 'dmul' 'm4_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 85 [4/5] (7.04ns)   --->   "%m1 = fmul double %B_re_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 85 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [4/5] (7.04ns)   --->   "%m2 = fmul double %B_im_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 86 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [4/5] (7.04ns)   --->   "%m3 = fmul double %B_re_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 87 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [4/5] (7.04ns)   --->   "%m4 = fmul double %B_im_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 88 'dmul' 'm4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [4/5] (7.04ns)   --->   "%m1_5 = fmul double %tmp_re, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 89 'dmul' 'm1_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/5] (7.04ns)   --->   "%m2_5 = fmul double %tmp_im, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 90 'dmul' 'm2_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [4/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 91 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [4/5] (7.04ns)   --->   "%m4_4 = fmul double %tmp_re, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 92 'dmul' 'm4_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/5] (7.04ns)   --->   "%m1_6 = fmul double %B_re_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 93 'dmul' 'm1_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [4/5] (7.04ns)   --->   "%m2_6 = fmul double %B_im_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 94 'dmul' 'm2_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [4/5] (7.04ns)   --->   "%m3_5 = fmul double %B_re_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 95 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [4/5] (7.04ns)   --->   "%m4_5 = fmul double %B_im_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 96 'dmul' 'm4_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [4/5] (7.04ns)   --->   "%m1_7 = fmul double %B_re_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 97 'dmul' 'm1_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [4/5] (7.04ns)   --->   "%m2_7 = fmul double %B_im_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 98 'dmul' 'm2_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [4/5] (7.04ns)   --->   "%m3_6 = fmul double %B_re_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 99 'dmul' 'm3_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [4/5] (7.04ns)   --->   "%m4_6 = fmul double %B_im_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 100 'dmul' 'm4_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 101 [3/5] (7.04ns)   --->   "%m1 = fmul double %B_re_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 101 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [3/5] (7.04ns)   --->   "%m2 = fmul double %B_im_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 102 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [3/5] (7.04ns)   --->   "%m3 = fmul double %B_re_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 103 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [3/5] (7.04ns)   --->   "%m4 = fmul double %B_im_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 104 'dmul' 'm4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [3/5] (7.04ns)   --->   "%m1_5 = fmul double %tmp_re, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 105 'dmul' 'm1_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [3/5] (7.04ns)   --->   "%m2_5 = fmul double %tmp_im, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 106 'dmul' 'm2_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [3/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 107 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [3/5] (7.04ns)   --->   "%m4_4 = fmul double %tmp_re, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 108 'dmul' 'm4_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [3/5] (7.04ns)   --->   "%m1_6 = fmul double %B_re_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 109 'dmul' 'm1_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [3/5] (7.04ns)   --->   "%m2_6 = fmul double %B_im_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 110 'dmul' 'm2_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [3/5] (7.04ns)   --->   "%m3_5 = fmul double %B_re_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 111 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [3/5] (7.04ns)   --->   "%m4_5 = fmul double %B_im_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 112 'dmul' 'm4_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [3/5] (7.04ns)   --->   "%m1_7 = fmul double %B_re_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 113 'dmul' 'm1_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [3/5] (7.04ns)   --->   "%m2_7 = fmul double %B_im_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 114 'dmul' 'm2_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [3/5] (7.04ns)   --->   "%m3_6 = fmul double %B_re_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 115 'dmul' 'm3_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [3/5] (7.04ns)   --->   "%m4_6 = fmul double %B_im_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 116 'dmul' 'm4_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 117 [2/5] (7.04ns)   --->   "%m1 = fmul double %B_re_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 117 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [2/5] (7.04ns)   --->   "%m2 = fmul double %B_im_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 118 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [2/5] (7.04ns)   --->   "%m3 = fmul double %B_re_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 119 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [2/5] (7.04ns)   --->   "%m4 = fmul double %B_im_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 120 'dmul' 'm4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [2/5] (7.04ns)   --->   "%m1_5 = fmul double %tmp_re, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 121 'dmul' 'm1_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/5] (7.04ns)   --->   "%m2_5 = fmul double %tmp_im, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 122 'dmul' 'm2_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 123 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/5] (7.04ns)   --->   "%m4_4 = fmul double %tmp_re, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 124 'dmul' 'm4_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [2/5] (7.04ns)   --->   "%m1_6 = fmul double %B_re_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 125 'dmul' 'm1_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [2/5] (7.04ns)   --->   "%m2_6 = fmul double %B_im_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 126 'dmul' 'm2_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [2/5] (7.04ns)   --->   "%m3_5 = fmul double %B_re_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 127 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [2/5] (7.04ns)   --->   "%m4_5 = fmul double %B_im_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 128 'dmul' 'm4_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [2/5] (7.04ns)   --->   "%m1_7 = fmul double %B_re_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 129 'dmul' 'm1_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [2/5] (7.04ns)   --->   "%m2_7 = fmul double %B_im_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 130 'dmul' 'm2_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [2/5] (7.04ns)   --->   "%m3_6 = fmul double %B_re_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 131 'dmul' 'm3_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/5] (7.04ns)   --->   "%m4_6 = fmul double %B_im_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 132 'dmul' 'm4_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 133 [1/5] (7.04ns)   --->   "%m1 = fmul double %B_re_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 133 'dmul' 'm1' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/5] (7.04ns)   --->   "%m2 = fmul double %B_im_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 134 'dmul' 'm2' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/5] (7.04ns)   --->   "%m3 = fmul double %B_re_load, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 135 'dmul' 'm3' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/5] (7.04ns)   --->   "%m4 = fmul double %B_im_load, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 136 'dmul' 'm4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/5] (7.04ns)   --->   "%m1_5 = fmul double %tmp_re, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:71]   --->   Operation 137 'dmul' 'm1_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/5] (7.04ns)   --->   "%m2_5 = fmul double %tmp_im, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:71]   --->   Operation 138 'dmul' 'm2_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/5] (7.04ns)   --->   "%m3_4 = fmul double %tmp_im, %B_re_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:71]   --->   Operation 139 'dmul' 'm3_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/5] (7.04ns)   --->   "%m4_4 = fmul double %tmp_re, %B_im_load_1" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:71]   --->   Operation 140 'dmul' 'm4_4' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/5] (7.04ns)   --->   "%m1_6 = fmul double %B_re_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 141 'dmul' 'm1_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/5] (7.04ns)   --->   "%m2_6 = fmul double %B_im_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 142 'dmul' 'm2_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/5] (7.04ns)   --->   "%m3_5 = fmul double %B_re_load, %sin_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 143 'dmul' 'm3_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/5] (7.04ns)   --->   "%m4_5 = fmul double %B_im_load, %sin_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 144 'dmul' 'm4_5' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/5] (7.04ns)   --->   "%m1_7 = fmul double %B_re_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:118->kernel_qrf_0.cpp:72]   --->   Operation 145 'dmul' 'm1_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/5] (7.04ns)   --->   "%m2_7 = fmul double %B_im_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:119->kernel_qrf_0.cpp:72]   --->   Operation 146 'dmul' 'm2_7' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/5] (7.04ns)   --->   "%m3_6 = fmul double %B_re_load_1, %cos_theta_im_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:120->kernel_qrf_0.cpp:72]   --->   Operation 147 'dmul' 'm3_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/5] (7.04ns)   --->   "%m4_6 = fmul double %B_im_load_1, %cos_theta_re_read" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:121->kernel_qrf_0.cpp:72]   --->   Operation 148 'dmul' 'm4_6' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.06>
ST_8 : Operation 149 [5/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 149 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [5/5] (5.06ns)   --->   "%sum_im = fadd double %m3, %m4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 150 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [5/5] (5.06ns)   --->   "%sum_re_5 = fsub double %m1_5, %m2_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 151 'dsub' 'sum_re_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [5/5] (5.06ns)   --->   "%sum_im_4 = fadd double %m3_4, %m4_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 152 'dadd' 'sum_im_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [5/5] (5.06ns)   --->   "%sum_re_6 = fsub double %m1_6, %m2_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 153 'dsub' 'sum_re_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [5/5] (5.06ns)   --->   "%sum_im_5 = fadd double %m3_5, %m4_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 154 'dadd' 'sum_im_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [5/5] (5.06ns)   --->   "%sum_re_7 = fsub double %m1_7, %m2_7" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 155 'dsub' 'sum_re_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [5/5] (5.06ns)   --->   "%sum_im_6 = fadd double %m3_6, %m4_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 156 'dadd' 'sum_im_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 157 [4/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 157 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [4/5] (5.06ns)   --->   "%sum_im = fadd double %m3, %m4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 158 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [4/5] (5.06ns)   --->   "%sum_re_5 = fsub double %m1_5, %m2_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 159 'dsub' 'sum_re_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [4/5] (5.06ns)   --->   "%sum_im_4 = fadd double %m3_4, %m4_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 160 'dadd' 'sum_im_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [4/5] (5.06ns)   --->   "%sum_re_6 = fsub double %m1_6, %m2_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 161 'dsub' 'sum_re_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [4/5] (5.06ns)   --->   "%sum_im_5 = fadd double %m3_5, %m4_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 162 'dadd' 'sum_im_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [4/5] (5.06ns)   --->   "%sum_re_7 = fsub double %m1_7, %m2_7" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 163 'dsub' 'sum_re_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [4/5] (5.06ns)   --->   "%sum_im_6 = fadd double %m3_6, %m4_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 164 'dadd' 'sum_im_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.06>
ST_10 : Operation 165 [3/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 165 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [3/5] (5.06ns)   --->   "%sum_im = fadd double %m3, %m4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 166 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [3/5] (5.06ns)   --->   "%sum_re_5 = fsub double %m1_5, %m2_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 167 'dsub' 'sum_re_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [3/5] (5.06ns)   --->   "%sum_im_4 = fadd double %m3_4, %m4_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 168 'dadd' 'sum_im_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [3/5] (5.06ns)   --->   "%sum_re_6 = fsub double %m1_6, %m2_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 169 'dsub' 'sum_re_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [3/5] (5.06ns)   --->   "%sum_im_5 = fadd double %m3_5, %m4_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 170 'dadd' 'sum_im_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [3/5] (5.06ns)   --->   "%sum_re_7 = fsub double %m1_7, %m2_7" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 171 'dsub' 'sum_re_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [3/5] (5.06ns)   --->   "%sum_im_6 = fadd double %m3_6, %m4_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 172 'dadd' 'sum_im_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.06>
ST_11 : Operation 173 [2/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 173 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [2/5] (5.06ns)   --->   "%sum_im = fadd double %m3, %m4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 174 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [2/5] (5.06ns)   --->   "%sum_re_5 = fsub double %m1_5, %m2_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 175 'dsub' 'sum_re_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [2/5] (5.06ns)   --->   "%sum_im_4 = fadd double %m3_4, %m4_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 176 'dadd' 'sum_im_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [2/5] (5.06ns)   --->   "%sum_re_6 = fsub double %m1_6, %m2_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 177 'dsub' 'sum_re_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [2/5] (5.06ns)   --->   "%sum_im_5 = fadd double %m3_5, %m4_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 178 'dadd' 'sum_im_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [2/5] (5.06ns)   --->   "%sum_re_7 = fsub double %m1_7, %m2_7" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 179 'dsub' 'sum_re_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [2/5] (5.06ns)   --->   "%sum_im_6 = fadd double %m3_6, %m4_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 180 'dadd' 'sum_im_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.06>
ST_12 : Operation 181 [1/5] (5.06ns)   --->   "%sum_re = fsub double %m1, %m2" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 181 'dsub' 'sum_re' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/5] (5.06ns)   --->   "%sum_im = fadd double %m3, %m4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 182 'dadd' 'sum_im' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/5] (5.06ns)   --->   "%sum_re_5 = fsub double %m1_5, %m2_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:71]   --->   Operation 183 'dsub' 'sum_re_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/5] (5.06ns)   --->   "%sum_im_4 = fadd double %m3_4, %m4_4" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:71]   --->   Operation 184 'dadd' 'sum_im_4' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/5] (5.06ns)   --->   "%sum_re_6 = fsub double %m1_6, %m2_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 185 'dsub' 'sum_re_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/5] (5.06ns)   --->   "%sum_im_5 = fadd double %m3_5, %m4_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 186 'dadd' 'sum_im_5' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/5] (5.06ns)   --->   "%sum_re_7 = fsub double %m1_7, %m2_7" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:122->kernel_qrf_0.cpp:72]   --->   Operation 187 'dsub' 'sum_re_7' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/5] (5.06ns)   --->   "%sum_im_6 = fadd double %m3_6, %m4_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:123->kernel_qrf_0.cpp:72]   --->   Operation 188 'dadd' 'sum_im_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.06>
ST_13 : Operation 189 [5/5] (5.06ns)   --->   "%tmp_re_9 = fadd double %sum_re_5, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 189 'dadd' 'tmp_re_9' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [5/5] (5.06ns)   --->   "%tmp_im_10 = fadd double %sum_im_4, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 190 'dadd' 'tmp_im_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [5/5] (5.06ns)   --->   "%tmp_re_11 = fadd double %sum_re_7, %sum_re_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 191 'dadd' 'tmp_re_11' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [5/5] (5.06ns)   --->   "%tmp_im_12 = fadd double %sum_im_6, %sum_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 192 'dadd' 'tmp_im_12' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.06>
ST_14 : Operation 193 [4/5] (5.06ns)   --->   "%tmp_re_9 = fadd double %sum_re_5, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 193 'dadd' 'tmp_re_9' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [4/5] (5.06ns)   --->   "%tmp_im_10 = fadd double %sum_im_4, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 194 'dadd' 'tmp_im_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [4/5] (5.06ns)   --->   "%tmp_re_11 = fadd double %sum_re_7, %sum_re_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 195 'dadd' 'tmp_re_11' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [4/5] (5.06ns)   --->   "%tmp_im_12 = fadd double %sum_im_6, %sum_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 196 'dadd' 'tmp_im_12' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 197 [3/5] (5.06ns)   --->   "%tmp_re_9 = fadd double %sum_re_5, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 197 'dadd' 'tmp_re_9' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [3/5] (5.06ns)   --->   "%tmp_im_10 = fadd double %sum_im_4, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 198 'dadd' 'tmp_im_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [3/5] (5.06ns)   --->   "%tmp_re_11 = fadd double %sum_re_7, %sum_re_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 199 'dadd' 'tmp_re_11' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [3/5] (5.06ns)   --->   "%tmp_im_12 = fadd double %sum_im_6, %sum_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 200 'dadd' 'tmp_im_12' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.06>
ST_16 : Operation 201 [2/5] (5.06ns)   --->   "%tmp_re_9 = fadd double %sum_re_5, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 201 'dadd' 'tmp_re_9' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [2/5] (5.06ns)   --->   "%tmp_im_10 = fadd double %sum_im_4, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 202 'dadd' 'tmp_im_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [2/5] (5.06ns)   --->   "%tmp_re_11 = fadd double %sum_re_7, %sum_re_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 203 'dadd' 'tmp_re_11' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [2/5] (5.06ns)   --->   "%tmp_im_12 = fadd double %sum_im_6, %sum_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 204 'dadd' 'tmp_im_12' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %i_0 to i64" [kernel_qrf_0.cpp:71]   --->   Operation 205 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/5] (5.06ns)   --->   "%tmp_re_9 = fadd double %sum_re_5, %sum_re" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 206 'dadd' 'tmp_re_9' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/5] (5.06ns)   --->   "%tmp_im_10 = fadd double %sum_im_4, %sum_im" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:71]   --->   Operation 207 'dadd' 'tmp_im_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%C_re_addr = getelementptr [100 x double]* %C_re, i64 0, i64 %zext_ln71" [kernel_qrf_0.cpp:71]   --->   Operation 208 'getelementptr' 'C_re_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (1.23ns)   --->   "store double %tmp_re_9, double* %C_re_addr, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 209 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%C_im_addr = getelementptr [100 x double]* %C_im, i64 0, i64 %zext_ln71" [kernel_qrf_0.cpp:71]   --->   Operation 210 'getelementptr' 'C_im_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (1.23ns)   --->   "store double %tmp_im_10, double* %C_im_addr, align 8" [kernel_qrf_0.cpp:71]   --->   Operation 211 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_17 : Operation 212 [1/5] (5.06ns)   --->   "%tmp_re_11 = fadd double %sum_re_7, %sum_re_6" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 212 'dadd' 'tmp_re_11' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/5] (5.06ns)   --->   "%tmp_im_12 = fadd double %sum_im_6, %sum_im_5" [C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:171->C:/Xilinx2/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:184->kernel_qrf_0.cpp:72]   --->   Operation 213 'dadd' 'tmp_im_12' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%D_re_addr = getelementptr [100 x double]* %D_re, i64 0, i64 %zext_ln71" [kernel_qrf_0.cpp:72]   --->   Operation 214 'getelementptr' 'D_re_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (1.23ns)   --->   "store double %tmp_re_11, double* %D_re_addr, align 8" [kernel_qrf_0.cpp:72]   --->   Operation 215 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%D_im_addr = getelementptr [100 x double]* %D_im, i64 0, i64 %zext_ln71" [kernel_qrf_0.cpp:72]   --->   Operation 216 'getelementptr' 'D_im_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (1.23ns)   --->   "store double %tmp_im_12, double* %D_im_addr, align 8" [kernel_qrf_0.cpp:72]   --->   Operation 217 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "br label %1" [kernel_qrf_0.cpp:70]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_re_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_im_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_re_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_im_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cos_theta_re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cos_theta_im]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sin_theta_re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sin_theta_im]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sin_theta_im_read (read             ) [ 001111111111111111]
sin_theta_re_read (read             ) [ 001111111111111111]
cos_theta_im_read (read             ) [ 001111111111111111]
cos_theta_re_read (read             ) [ 001111111111111111]
B_im_offset_read  (read             ) [ 000000000000000000]
B_re_offset_read  (read             ) [ 000000000000000000]
A_im_offset_read  (read             ) [ 000000000000000000]
A_re_offset_read  (read             ) [ 000000000000000000]
trunc_ln71        (trunc            ) [ 000000000000000000]
mul_ln71          (mul              ) [ 001111111111111111]
trunc_ln71_1      (trunc            ) [ 000000000000000000]
mul_ln71_1        (mul              ) [ 001111111111111111]
zext_ln71_1       (zext             ) [ 000000000000000000]
mul_ln71_2        (mul              ) [ 001111111111111111]
zext_ln71_2       (zext             ) [ 000000000000000000]
mul_ln71_3        (mul              ) [ 001111111111111111]
bitcast_ln211     (bitcast          ) [ 000000000000000000]
xor_ln211         (xor              ) [ 000000000000000000]
tmp_re            (bitcast          ) [ 001111111111111111]
bitcast_ln212     (bitcast          ) [ 000000000000000000]
xor_ln212         (xor              ) [ 000000000000000000]
tmp_im            (bitcast          ) [ 001111111111111111]
br_ln70           (br               ) [ 011111111111111111]
i_0               (phi              ) [ 001111111111111111]
icmp_ln70         (icmp             ) [ 001111111111111111]
empty             (speclooptripcount) [ 000000000000000000]
i                 (add              ) [ 011111111111111111]
br_ln70           (br               ) [ 000000000000000000]
zext_ln71_3       (zext             ) [ 000000000000000000]
zext_ln71_4       (zext             ) [ 000000000000000000]
add_ln71          (add              ) [ 000000000000000000]
zext_ln71_5       (zext             ) [ 000000000000000000]
B_re_addr         (getelementptr    ) [ 000100000000000000]
add_ln71_1        (add              ) [ 000000000000000000]
sext_ln71         (sext             ) [ 000000000000000000]
B_re_addr_1       (getelementptr    ) [ 000100000000000000]
add_ln71_2        (add              ) [ 000000000000000000]
zext_ln71_6       (zext             ) [ 000000000000000000]
B_im_addr         (getelementptr    ) [ 000100000000000000]
add_ln71_3        (add              ) [ 000000000000000000]
sext_ln71_1       (sext             ) [ 000000000000000000]
B_im_addr_1       (getelementptr    ) [ 000100000000000000]
ret_ln74          (ret              ) [ 000000000000000000]
B_re_load         (load             ) [ 000011110000000000]
B_im_load         (load             ) [ 000011110000000000]
B_re_load_1       (load             ) [ 000011110000000000]
B_im_load_1       (load             ) [ 000011110000000000]
m1                (dmul             ) [ 000000001111100000]
m2                (dmul             ) [ 000000001111100000]
m3                (dmul             ) [ 000000001111100000]
m4                (dmul             ) [ 000000001111100000]
m1_5              (dmul             ) [ 000000001111100000]
m2_5              (dmul             ) [ 000000001111100000]
m3_4              (dmul             ) [ 000000001111100000]
m4_4              (dmul             ) [ 000000001111100000]
m1_6              (dmul             ) [ 000000001111100000]
m2_6              (dmul             ) [ 000000001111100000]
m3_5              (dmul             ) [ 000000001111100000]
m4_5              (dmul             ) [ 000000001111100000]
m1_7              (dmul             ) [ 000000001111100000]
m2_7              (dmul             ) [ 000000001111100000]
m3_6              (dmul             ) [ 000000001111100000]
m4_6              (dmul             ) [ 000000001111100000]
sum_re            (dsub             ) [ 000000000000011111]
sum_im            (dadd             ) [ 000000000000011111]
sum_re_5          (dsub             ) [ 000000000000011111]
sum_im_4          (dadd             ) [ 000000000000011111]
sum_re_6          (dsub             ) [ 000000000000011111]
sum_im_5          (dadd             ) [ 000000000000011111]
sum_re_7          (dsub             ) [ 000000000000011111]
sum_im_6          (dadd             ) [ 000000000000011111]
zext_ln71         (zext             ) [ 000000000000000000]
tmp_re_9          (dadd             ) [ 000000000000000000]
tmp_im_10         (dadd             ) [ 000000000000000000]
C_re_addr         (getelementptr    ) [ 000000000000000000]
store_ln71        (store            ) [ 000000000000000000]
C_im_addr         (getelementptr    ) [ 000000000000000000]
store_ln71        (store            ) [ 000000000000000000]
tmp_re_11         (dadd             ) [ 000000000000000000]
tmp_im_12         (dadd             ) [ 000000000000000000]
D_re_addr         (getelementptr    ) [ 000000000000000000]
store_ln72        (store            ) [ 000000000000000000]
D_im_addr         (getelementptr    ) [ 000000000000000000]
store_ln72        (store            ) [ 000000000000000000]
br_ln70           (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_re"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_re_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_re_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_im">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_im"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_im_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_im_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_re_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_re_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_im_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_im_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_theta_re">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_theta_re"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cos_theta_im">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_theta_im"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sin_theta_re">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_theta_re"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sin_theta_im">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_theta_im"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_re">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_im">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="D_re">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="D_im">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="sin_theta_im_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sin_theta_im_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sin_theta_re_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sin_theta_re_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cos_theta_im_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cos_theta_im_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cos_theta_re_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cos_theta_re_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="B_im_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_im_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_re_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_re_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_im_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_im_offset_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_re_offset_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_re_offset_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="B_re_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_re_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="B_re_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="15" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_re_addr_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_im_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="14" slack="0"/>
<pin id="118" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_im_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="B_im_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="15" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_im_addr_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="0"/>
<pin id="143" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_re_load/2 B_re_load_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
<pin id="148" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_im_load/2 B_im_load_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="C_re_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_re_addr/17 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln71_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/17 "/>
</bind>
</comp>

<comp id="163" class="1004" name="C_im_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_im_addr/17 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln71_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="D_re_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_re_addr/17 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln72_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="D_im_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_im_addr/17 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln72_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/17 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="1"/>
<pin id="204" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sum_re/8 tmp_re_9/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="1"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_im/8 tmp_im_10/13 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="64" slack="1"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sum_re_5/8 tmp_re_11/13 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_im_4/8 tmp_im_12/13 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="0" index="1" bw="64" slack="1"/>
<pin id="233" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sum_re_6/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_im_5/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sum_re_7/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_im_6/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="2"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="2"/>
<pin id="258" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m2/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="2"/>
<pin id="263" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="2"/>
<pin id="268" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m4/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="2"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m1_5/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m2_5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="2"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m3_4/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="2"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m4_4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="2"/>
<pin id="293" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m1_6/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="2"/>
<pin id="298" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m2_6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="2"/>
<pin id="303" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m3_5/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="2"/>
<pin id="308" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m4_5/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="2"/>
<pin id="313" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m1_7/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="2"/>
<pin id="318" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m2_7/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="2"/>
<pin id="323" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m3_6/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="2"/>
<pin id="328" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="m4_6/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln71_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln71_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln71_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln71_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71_2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln71_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln71_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71_3/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln211_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln211/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln211_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln211/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_re_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_re/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitcast_ln212_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln212/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln212_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln212/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_im_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_im/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln70_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln71_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_3/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln71_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_4/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln71_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="1"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln71_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_5/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln71_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="1"/>
<pin id="418" dir="0" index="1" bw="7" slack="0"/>
<pin id="419" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln71_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln71_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="1"/>
<pin id="428" dir="0" index="1" bw="7" slack="0"/>
<pin id="429" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln71_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_6/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln71_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="1"/>
<pin id="438" dir="0" index="1" bw="7" slack="0"/>
<pin id="439" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln71_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln71_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="15"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/17 "/>
</bind>
</comp>

<comp id="454" class="1007" name="mul_ln71_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="15" slack="0"/>
<pin id="456" dir="0" index="1" bw="15" slack="0"/>
<pin id="457" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/1 "/>
</bind>
</comp>

<comp id="460" class="1007" name="mul_ln71_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="0" index="1" bw="15" slack="0"/>
<pin id="463" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71_1/1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sin_theta_im_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="2"/>
<pin id="468" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sin_theta_im_read "/>
</bind>
</comp>

<comp id="472" class="1005" name="sin_theta_re_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="2"/>
<pin id="474" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sin_theta_re_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="cos_theta_im_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="2"/>
<pin id="480" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="cos_theta_im_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="cos_theta_re_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="2"/>
<pin id="488" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="cos_theta_re_read "/>
</bind>
</comp>

<comp id="494" class="1005" name="mul_ln71_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="15" slack="1"/>
<pin id="496" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71 "/>
</bind>
</comp>

<comp id="499" class="1005" name="mul_ln71_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="15" slack="1"/>
<pin id="501" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="mul_ln71_2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="1"/>
<pin id="506" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71_2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="mul_ln71_3_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71_3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_re_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="2"/>
<pin id="516" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_re "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_im_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="2"/>
<pin id="522" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_im "/>
</bind>
</comp>

<comp id="529" class="1005" name="i_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="534" class="1005" name="B_re_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="1"/>
<pin id="536" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_re_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="B_re_addr_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="14" slack="1"/>
<pin id="541" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_re_addr_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="B_im_addr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="1"/>
<pin id="546" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_im_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="B_im_addr_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="1"/>
<pin id="551" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_im_addr_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="B_re_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_re_load "/>
</bind>
</comp>

<comp id="562" class="1005" name="B_im_load_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_im_load "/>
</bind>
</comp>

<comp id="570" class="1005" name="B_re_load_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_re_load_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="B_im_load_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_im_load_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="m1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="m2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="m3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="m4_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="m1_5_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_5 "/>
</bind>
</comp>

<comp id="611" class="1005" name="m2_5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="m3_4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m3_4 "/>
</bind>
</comp>

<comp id="621" class="1005" name="m4_4_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m4_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="m1_6_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_6 "/>
</bind>
</comp>

<comp id="631" class="1005" name="m2_6_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_6 "/>
</bind>
</comp>

<comp id="636" class="1005" name="m3_5_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m3_5 "/>
</bind>
</comp>

<comp id="641" class="1005" name="m4_5_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m4_5 "/>
</bind>
</comp>

<comp id="646" class="1005" name="m1_7_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_7 "/>
</bind>
</comp>

<comp id="651" class="1005" name="m2_7_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_7 "/>
</bind>
</comp>

<comp id="656" class="1005" name="m3_6_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m3_6 "/>
</bind>
</comp>

<comp id="661" class="1005" name="m4_6_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m4_6 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sum_re_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_re "/>
</bind>
</comp>

<comp id="671" class="1005" name="sum_im_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_im "/>
</bind>
</comp>

<comp id="676" class="1005" name="sum_re_5_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_re_5 "/>
</bind>
</comp>

<comp id="681" class="1005" name="sum_im_4_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_im_4 "/>
</bind>
</comp>

<comp id="686" class="1005" name="sum_re_6_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_re_6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="sum_im_5_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_im_5 "/>
</bind>
</comp>

<comp id="696" class="1005" name="sum_re_7_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="1"/>
<pin id="698" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_re_7 "/>
</bind>
</comp>

<comp id="701" class="1005" name="sum_im_6_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_im_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="100" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="114" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="107" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="149"><net_src comp="121" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="246"><net_src comp="214" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="247"><net_src comp="218" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="248"><net_src comp="222" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="249"><net_src comp="226" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="254"><net_src comp="128" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="134" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="128" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="134" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="128" pin="7"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="134" pin="7"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="128" pin="7"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="134" pin="7"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="128" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="134" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="128" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="134" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="128" pin="7"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="134" pin="7"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="128" pin="7"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="134" pin="7"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="76" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="82" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="88" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="94" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="58" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="52" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="206" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="206" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="206" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="206" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="420"><net_src comp="398" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="430"><net_src comp="402" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="440"><net_src comp="398" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="449"><net_src comp="202" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="330" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="334" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="52" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="475"><net_src comp="58" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="481"><net_src comp="64" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="489"><net_src comp="70" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="497"><net_src comp="454" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="502"><net_src comp="460" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="507"><net_src comp="342" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="512"><net_src comp="352" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="517"><net_src comp="368" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="523"><net_src comp="382" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="532"><net_src comp="392" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="537"><net_src comp="100" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="542"><net_src comp="107" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="547"><net_src comp="114" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="552"><net_src comp="121" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="557"><net_src comp="128" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="565"><net_src comp="134" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="573"><net_src comp="128" pin="7"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="581"><net_src comp="134" pin="7"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="589"><net_src comp="250" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="594"><net_src comp="255" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="599"><net_src comp="260" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="604"><net_src comp="265" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="609"><net_src comp="270" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="614"><net_src comp="275" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="619"><net_src comp="280" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="624"><net_src comp="285" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="629"><net_src comp="290" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="634"><net_src comp="295" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="639"><net_src comp="300" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="644"><net_src comp="305" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="649"><net_src comp="310" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="654"><net_src comp="315" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="659"><net_src comp="320" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="664"><net_src comp="325" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="669"><net_src comp="214" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="674"><net_src comp="218" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="679"><net_src comp="222" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="684"><net_src comp="226" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="689"><net_src comp="230" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="694"><net_src comp="234" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="699"><net_src comp="238" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="704"><net_src comp="242" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_re | {17 }
	Port: C_im | {17 }
	Port: D_re | {17 }
	Port: D_im | {17 }
 - Input state : 
	Port: MalM : A_re | {2 3 }
	Port: MalM : A_re_offset | {1 }
	Port: MalM : A_im | {2 3 }
	Port: MalM : A_im_offset | {1 }
	Port: MalM : B_re_offset | {1 }
	Port: MalM : B_im_offset | {1 }
	Port: MalM : cos_theta_re | {1 }
	Port: MalM : cos_theta_im | {1 }
	Port: MalM : sin_theta_re | {1 }
	Port: MalM : sin_theta_im | {1 }
  - Chain level:
	State 1
		mul_ln71 : 1
		mul_ln71_1 : 1
		mul_ln71_2 : 1
		mul_ln71_3 : 1
		xor_ln211 : 1
		tmp_re : 1
		xor_ln212 : 1
		tmp_im : 1
	State 2
		icmp_ln70 : 1
		i : 1
		br_ln70 : 2
		zext_ln71_3 : 1
		zext_ln71_4 : 1
		add_ln71 : 2
		zext_ln71_5 : 3
		B_re_addr : 4
		add_ln71_1 : 2
		sext_ln71 : 3
		B_re_addr_1 : 4
		add_ln71_2 : 2
		zext_ln71_6 : 3
		B_im_addr : 4
		add_ln71_3 : 2
		sext_ln71_1 : 3
		B_im_addr_1 : 4
		B_re_load : 5
		B_im_load : 5
		B_re_load_1 : 5
		B_im_load_1 : 5
	State 3
		m1 : 1
		m2 : 1
		m3 : 1
		m4 : 1
		m1_5 : 1
		m2_5 : 1
		m3_4 : 1
		m4_4 : 1
		m1_6 : 1
		m2_6 : 1
		m3_5 : 1
		m4_5 : 1
		m1_7 : 1
		m2_7 : 1
		m3_6 : 1
		m4_6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		C_re_addr : 1
		store_ln71 : 2
		C_im_addr : 1
		store_ln71 : 2
		D_re_addr : 1
		store_ln72 : 2
		D_im_addr : 1
		store_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_214          |    3    |   445   |   782   |
|          |          grp_fu_218          |    3    |   445   |   782   |
|          |          grp_fu_222          |    3    |   445   |   782   |
|   dadd   |          grp_fu_226          |    3    |   445   |   782   |
|          |          grp_fu_230          |    3    |   445   |   782   |
|          |          grp_fu_234          |    3    |   445   |   782   |
|          |          grp_fu_238          |    3    |   445   |   782   |
|          |          grp_fu_242          |    3    |   445   |   782   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_250          |    11   |   299   |   203   |
|          |          grp_fu_255          |    11   |   299   |   203   |
|          |          grp_fu_260          |    11   |   299   |   203   |
|          |          grp_fu_265          |    11   |   299   |   203   |
|          |          grp_fu_270          |    11   |   299   |   203   |
|          |          grp_fu_275          |    11   |   299   |   203   |
|          |          grp_fu_280          |    11   |   299   |   203   |
|   dmul   |          grp_fu_285          |    11   |   299   |   203   |
|          |          grp_fu_290          |    11   |   299   |   203   |
|          |          grp_fu_295          |    11   |   299   |   203   |
|          |          grp_fu_300          |    11   |   299   |   203   |
|          |          grp_fu_305          |    11   |   299   |   203   |
|          |          grp_fu_310          |    11   |   299   |   203   |
|          |          grp_fu_315          |    11   |   299   |   203   |
|          |          grp_fu_320          |    11   |   299   |   203   |
|          |          grp_fu_325          |    11   |   299   |   203   |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln211_fu_362       |    0    |    0    |    64   |
|          |       xor_ln212_fu_376       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |           i_fu_392           |    0    |    0    |    15   |
|          |        add_ln71_fu_406       |    0    |    0    |    21   |
|    add   |       add_ln71_1_fu_416      |    0    |    0    |    22   |
|          |       add_ln71_2_fu_426      |    0    |    0    |    21   |
|          |       add_ln71_3_fu_436      |    0    |    0    |    22   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln71_2_fu_342      |    0    |    0    |    40   |
|    mul   |       mul_ln71_3_fu_352      |    0    |    0    |    40   |
|          |        mul_ln71_fu_454       |    1    |    0    |    0    |
|          |       mul_ln71_1_fu_460      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln70_fu_386       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          | sin_theta_im_read_read_fu_52 |    0    |    0    |    0    |
|          | sin_theta_re_read_read_fu_58 |    0    |    0    |    0    |
|          | cos_theta_im_read_read_fu_64 |    0    |    0    |    0    |
|   read   | cos_theta_re_read_read_fu_70 |    0    |    0    |    0    |
|          |  B_im_offset_read_read_fu_76 |    0    |    0    |    0    |
|          |  B_re_offset_read_read_fu_82 |    0    |    0    |    0    |
|          |  A_im_offset_read_read_fu_88 |    0    |    0    |    0    |
|          |  A_re_offset_read_read_fu_94 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln71_fu_330      |    0    |    0    |    0    |
|          |      trunc_ln71_1_fu_334     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln71_1_fu_338      |    0    |    0    |    0    |
|          |      zext_ln71_2_fu_348      |    0    |    0    |    0    |
|          |      zext_ln71_3_fu_398      |    0    |    0    |    0    |
|   zext   |      zext_ln71_4_fu_402      |    0    |    0    |    0    |
|          |      zext_ln71_5_fu_411      |    0    |    0    |    0    |
|          |      zext_ln71_6_fu_431      |    0    |    0    |    0    |
|          |       zext_ln71_fu_446       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln71_fu_421       |    0    |    0    |    0    |
|          |      sext_ln71_1_fu_441      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |   202   |   8344  |   9824  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   B_im_addr_1_reg_549   |   14   |
|    B_im_addr_reg_544    |   14   |
|   B_im_load_1_reg_578   |   64   |
|    B_im_load_reg_562    |   64   |
|   B_re_addr_1_reg_539   |   14   |
|    B_re_addr_reg_534    |   14   |
|   B_re_load_1_reg_570   |   64   |
|    B_re_load_reg_554    |   64   |
|cos_theta_im_read_reg_478|   64   |
|cos_theta_re_read_reg_486|   64   |
|       i_0_reg_202       |    7   |
|        i_reg_529        |    7   |
|       m1_5_reg_606      |   64   |
|       m1_6_reg_626      |   64   |
|       m1_7_reg_646      |   64   |
|        m1_reg_586       |   64   |
|       m2_5_reg_611      |   64   |
|       m2_6_reg_631      |   64   |
|       m2_7_reg_651      |   64   |
|        m2_reg_591       |   64   |
|       m3_4_reg_616      |   64   |
|       m3_5_reg_636      |   64   |
|       m3_6_reg_656      |   64   |
|        m3_reg_596       |   64   |
|       m4_4_reg_621      |   64   |
|       m4_5_reg_641      |   64   |
|       m4_6_reg_661      |   64   |
|        m4_reg_601       |   64   |
|    mul_ln71_1_reg_499   |   15   |
|    mul_ln71_2_reg_504   |   14   |
|    mul_ln71_3_reg_509   |   14   |
|     mul_ln71_reg_494    |   15   |
|sin_theta_im_read_reg_466|   64   |
|sin_theta_re_read_reg_472|   64   |
|     sum_im_4_reg_681    |   64   |
|     sum_im_5_reg_691    |   64   |
|     sum_im_6_reg_701    |   64   |
|      sum_im_reg_671     |   64   |
|     sum_re_5_reg_676    |   64   |
|     sum_re_6_reg_686    |   64   |
|     sum_re_7_reg_696    |   64   |
|      sum_re_reg_666     |   64   |
|      tmp_im_reg_520     |   64   |
|      tmp_re_reg_514     |   64   |
+-------------------------+--------+
|          Total          |  2304  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_128 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_134 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
|    i_0_reg_202    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_214    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_214    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_218    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_218    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_222    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_222    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_226    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_226    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_250    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_255    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_260    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_265    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_270    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_275    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_280    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_285    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_290    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_295    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_300    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_305    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_310    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_315    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_320    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_325    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3142  ||  19.024 ||   261   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   202  |    -   |  8344  |  9824  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   261  |
|  Register |    -   |    -   |  2304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   202  |   19   |  10648 |  10085 |
+-----------+--------+--------+--------+--------+
