#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 27 01:33:34 2024
# Process ID: 12500
# Current directory: C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.runs/synth_1
# Command line: vivado.exe -log single_digit_7segment_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_digit_7segment_display.tcl
# Log file: C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.runs/synth_1/single_digit_7segment_display.vds
# Journal file: C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.runs/synth_1\vivado.jou
# Running On        :DESKTOP-G9J75GE
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8451 MB
# Swap memory       :15387 MB
# Total Virtual     :23839 MB
# Available Virtual :3439 MB
#-----------------------------------------------------------
source single_digit_7segment_display.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 514.473 ; gain = 198.266
Command: synth_design -top single_digit_7segment_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.438 ; gain = 448.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_digit_7segment_display' [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/single_digit_7segment_display.sv:23]
INFO: [Synth 8-6157] synthesizing module 'hex_7segment' [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/hex_7segment.sv:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/hex_7segment.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'hex_7segment' (0#1) [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/hex_7segment.sv:21]
WARNING: [Synth 8-7071] port 'g' of module 'hex_7segment' is unconnected for instance 'hexConverter' [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/single_digit_7segment_display.sv:26]
WARNING: [Synth 8-7023] instance 'hexConverter' of module 'hex_7segment' has 8 connections declared, but only 7 given [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/single_digit_7segment_display.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'single_digit_7segment_display' (0#1) [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/single_digit_7segment_display.sv:23]
WARNING: [Synth 8-3848] Net g in module/entity single_digit_7segment_display does not have driver. [C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.srcs/sources_1/new/single_digit_7segment_display.sv:24]
WARNING: [Synth 8-7129] Port g in module single_digit_7segment_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1472.637 ; gain = 557.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1472.637 ; gain = 557.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1472.637 ; gain = 557.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1472.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lenovo/Downloads/Basys3_Master - Kopya.xdc]
WARNING: [Vivado 12-584] No ports matched 'f]'. [C:/Users/Lenovo/Downloads/Basys3_Master - Kopya.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Downloads/Basys3_Master - Kopya.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Lenovo/Downloads/Basys3_Master - Kopya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lenovo/Downloads/Basys3_Master - Kopya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/single_digit_7segment_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/single_digit_7segment_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1526.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port g in module single_digit_7segment_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT4  |     6|
|2     |IBUF  |     4|
|3     |OBUF  |     6|
|4     |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1526.691 ; gain = 557.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1526.691 ; gain = 611.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1526.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e07ea9f1
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1526.691 ; gain = 1012.219
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1526.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/OneDrive/Masast/CS 223/verilog projects/7_Segment_Driver/7_Segment_Driver.runs/synth_1/single_digit_7segment_display.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file single_digit_7segment_display_utilization_synth.rpt -pb single_digit_7segment_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 01:34:35 2024...
