
BALANCE_BALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da9c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800dc50  0800dc50  0000ec50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e12c  0800e12c  000101dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e12c  0800e12c  0000f12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e134  0800e134  000101dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e134  0800e134  0000f134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e138  0800e138  0000f138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800e13c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101dc  2**0
                  CONTENTS
 10 .bss          000262d0  200001dc  200001dc  000101dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200264ac  200264ac  000101dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029c47  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006784  00000000  00000000  00039e53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000023b0  00000000  00000000  000405d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b86  00000000  00000000  00042988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cbb0  00000000  00000000  0004450e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002de78  00000000  00000000  000710be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f65ad  00000000  00000000  0009ef36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001954e3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a5dc  00000000  00000000  00195528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0019fb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800dc34 	.word	0x0800dc34

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	0800dc34 	.word	0x0800dc34

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <MX_CRC_Init+0x20>)
 8000efa:	4a07      	ldr	r2, [pc, #28]	@ (8000f18 <MX_CRC_Init+0x24>)
 8000efc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000efe:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <MX_CRC_Init+0x20>)
 8000f00:	f002 fb88 	bl	8003614 <HAL_CRC_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000f0a:	f001 fe49 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200001f8 	.word	0x200001f8
 8000f18:	40023000 	.word	0x40023000

08000f1c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0b      	ldr	r2, [pc, #44]	@ (8000f58 <HAL_CRC_MspInit+0x3c>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d10d      	bne.n	8000f4a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <HAL_CRC_MspInit+0x40>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a09      	ldr	r2, [pc, #36]	@ (8000f5c <HAL_CRC_MspInit+0x40>)
 8000f38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <HAL_CRC_MspInit+0x40>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	40023000 	.word	0x40023000
 8000f5c:	40023800 	.word	0x40023800

08000f60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <MX_DMA_Init+0x3c>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f9c <MX_DMA_Init+0x3c>)
 8000f70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f76:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <MX_DMA_Init+0x3c>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2105      	movs	r1, #5
 8000f86:	203c      	movs	r0, #60	@ 0x3c
 8000f88:	f002 fb1a 	bl	80035c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000f8c:	203c      	movs	r0, #60	@ 0x3c
 8000f8e:	f002 fb33 	bl	80035f8 <HAL_NVIC_EnableIRQ>

}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40023800 	.word	0x40023800

08000fa0 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fa6:	4a16      	ldr	r2, [pc, #88]	@ (8001000 <MX_DMA2D_Init+0x60>)
 8000fa8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000faa:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000fd4:	4809      	ldr	r0, [pc, #36]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fd6:	f002 fea9 	bl	8003d2c <HAL_DMA2D_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000fe0:	f001 fdde 	bl	8002ba0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <MX_DMA2D_Init+0x5c>)
 8000fe8:	f002 fffa 	bl	8003fe0 <HAL_DMA2D_ConfigLayer>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000ff2:	f001 fdd5 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000200 	.word	0x20000200
 8001000:	4002b000 	.word	0x4002b000

08001004 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a0e      	ldr	r2, [pc, #56]	@ (800104c <HAL_DMA2D_MspInit+0x48>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d115      	bne.n	8001042 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	4b0d      	ldr	r3, [pc, #52]	@ (8001050 <HAL_DMA2D_MspInit+0x4c>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	4a0c      	ldr	r2, [pc, #48]	@ (8001050 <HAL_DMA2D_MspInit+0x4c>)
 8001020:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001024:	6313      	str	r3, [r2, #48]	@ 0x30
 8001026:	4b0a      	ldr	r3, [pc, #40]	@ (8001050 <HAL_DMA2D_MspInit+0x4c>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2105      	movs	r1, #5
 8001036:	205a      	movs	r0, #90	@ 0x5a
 8001038:	f002 fac2 	bl	80035c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800103c:	205a      	movs	r0, #90	@ 0x5a
 800103e:	f002 fadb 	bl	80035f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	4002b000 	.word	0x4002b000
 8001050:	40023800 	.word	0x40023800

08001054 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
 8001068:	615a      	str	r2, [r3, #20]
 800106a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800106c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <MX_FMC_Init+0x98>)
 800106e:	4a20      	ldr	r2, [pc, #128]	@ (80010f0 <MX_FMC_Init+0x9c>)
 8001070:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001072:	4b1e      	ldr	r3, [pc, #120]	@ (80010ec <MX_FMC_Init+0x98>)
 8001074:	2201      	movs	r2, #1
 8001076:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001078:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <MX_FMC_Init+0x98>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800107e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <MX_FMC_Init+0x98>)
 8001080:	2204      	movs	r2, #4
 8001082:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001084:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <MX_FMC_Init+0x98>)
 8001086:	2210      	movs	r2, #16
 8001088:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800108a:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <MX_FMC_Init+0x98>)
 800108c:	2240      	movs	r2, #64	@ 0x40
 800108e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001090:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <MX_FMC_Init+0x98>)
 8001092:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001096:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <MX_FMC_Init+0x98>)
 800109a:	2200      	movs	r2, #0
 800109c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800109e:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <MX_FMC_Init+0x98>)
 80010a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010a4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_FMC_Init+0x98>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <MX_FMC_Init+0x98>)
 80010ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010b2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80010b8:	2307      	movs	r3, #7
 80010ba:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80010bc:	2304      	movs	r3, #4
 80010be:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80010c0:	2307      	movs	r3, #7
 80010c2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80010c4:	2303      	movs	r3, #3
 80010c6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80010cc:	2302      	movs	r3, #2
 80010ce:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	4619      	mov	r1, r3
 80010d4:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_FMC_Init+0x98>)
 80010d6:	f006 fb33 	bl	8007740 <HAL_SDRAM_Init>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80010e0:	f001 fd5e 	bl	8002ba0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80010e4:	bf00      	nop
 80010e6:	3720      	adds	r7, #32
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000240 	.word	0x20000240
 80010f0:	a0000140 	.word	0xa0000140

080010f4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001108:	4b3b      	ldr	r3, [pc, #236]	@ (80011f8 <HAL_FMC_MspInit+0x104>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d16f      	bne.n	80011f0 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001110:	4b39      	ldr	r3, [pc, #228]	@ (80011f8 <HAL_FMC_MspInit+0x104>)
 8001112:	2201      	movs	r2, #1
 8001114:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	603b      	str	r3, [r7, #0]
 800111a:	4b38      	ldr	r3, [pc, #224]	@ (80011fc <HAL_FMC_MspInit+0x108>)
 800111c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800111e:	4a37      	ldr	r2, [pc, #220]	@ (80011fc <HAL_FMC_MspInit+0x108>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	6393      	str	r3, [r2, #56]	@ 0x38
 8001126:	4b35      	ldr	r3, [pc, #212]	@ (80011fc <HAL_FMC_MspInit+0x108>)
 8001128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	603b      	str	r3, [r7, #0]
 8001130:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001132:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001136:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001138:	2302      	movs	r3, #2
 800113a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001144:	230c      	movs	r3, #12
 8001146:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	4619      	mov	r1, r3
 800114c:	482c      	ldr	r0, [pc, #176]	@ (8001200 <HAL_FMC_MspInit+0x10c>)
 800114e:	f002 ffd9 	bl	8004104 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001152:	2301      	movs	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001156:	2302      	movs	r3, #2
 8001158:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115e:	2303      	movs	r3, #3
 8001160:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001162:	230c      	movs	r3, #12
 8001164:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4619      	mov	r1, r3
 800116a:	4826      	ldr	r0, [pc, #152]	@ (8001204 <HAL_FMC_MspInit+0x110>)
 800116c:	f002 ffca 	bl	8004104 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001170:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001174:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	2302      	movs	r3, #2
 8001178:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800117e:	2303      	movs	r3, #3
 8001180:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001182:	230c      	movs	r3, #12
 8001184:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4619      	mov	r1, r3
 800118a:	481f      	ldr	r0, [pc, #124]	@ (8001208 <HAL_FMC_MspInit+0x114>)
 800118c:	f002 ffba 	bl	8004104 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001190:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001194:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011a2:	230c      	movs	r3, #12
 80011a4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	4619      	mov	r1, r3
 80011aa:	4818      	ldr	r0, [pc, #96]	@ (800120c <HAL_FMC_MspInit+0x118>)
 80011ac:	f002 ffaa 	bl	8004104 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80011b0:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80011b4:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011c2:	230c      	movs	r3, #12
 80011c4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	4619      	mov	r1, r3
 80011ca:	4811      	ldr	r0, [pc, #68]	@ (8001210 <HAL_FMC_MspInit+0x11c>)
 80011cc:	f002 ff9a 	bl	8004104 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80011d0:	2360      	movs	r3, #96	@ 0x60
 80011d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	2302      	movs	r3, #2
 80011d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011e0:	230c      	movs	r3, #12
 80011e2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	4619      	mov	r1, r3
 80011e8:	480a      	ldr	r0, [pc, #40]	@ (8001214 <HAL_FMC_MspInit+0x120>)
 80011ea:	f002 ff8b 	bl	8004104 <HAL_GPIO_Init>
 80011ee:	e000      	b.n	80011f2 <HAL_FMC_MspInit+0xfe>
    return;
 80011f0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000274 	.word	0x20000274
 80011fc:	40023800 	.word	0x40023800
 8001200:	40021400 	.word	0x40021400
 8001204:	40020800 	.word	0x40020800
 8001208:	40021800 	.word	0x40021800
 800120c:	40021000 	.word	0x40021000
 8001210:	40020c00 	.word	0x40020c00
 8001214:	40020400 	.word	0x40020400

08001218 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001220:	f7ff ff68 	bl	80010f4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b08e      	sub	sp, #56	@ 0x38
 8001230:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	623b      	str	r3, [r7, #32]
 8001246:	4b88      	ldr	r3, [pc, #544]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a87      	ldr	r2, [pc, #540]	@ (8001468 <MX_GPIO_Init+0x23c>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	4b85      	ldr	r3, [pc, #532]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	623b      	str	r3, [r7, #32]
 800125c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
 8001262:	4b81      	ldr	r3, [pc, #516]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	4a80      	ldr	r2, [pc, #512]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001268:	f043 0320 	orr.w	r3, r3, #32
 800126c:	6313      	str	r3, [r2, #48]	@ 0x30
 800126e:	4b7e      	ldr	r3, [pc, #504]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	f003 0320 	and.w	r3, r3, #32
 8001276:	61fb      	str	r3, [r7, #28]
 8001278:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]
 800127e:	4b7a      	ldr	r3, [pc, #488]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001282:	4a79      	ldr	r2, [pc, #484]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001288:	6313      	str	r3, [r2, #48]	@ 0x30
 800128a:	4b77      	ldr	r3, [pc, #476]	@ (8001468 <MX_GPIO_Init+0x23c>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001292:	61bb      	str	r3, [r7, #24]
 8001294:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	4b73      	ldr	r3, [pc, #460]	@ (8001468 <MX_GPIO_Init+0x23c>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	4a72      	ldr	r2, [pc, #456]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a6:	4b70      	ldr	r3, [pc, #448]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	4b6c      	ldr	r3, [pc, #432]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a6b      	ldr	r2, [pc, #428]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012bc:	f043 0302 	orr.w	r3, r3, #2
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b69      	ldr	r3, [pc, #420]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b65      	ldr	r3, [pc, #404]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	4a64      	ldr	r2, [pc, #400]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012de:	4b62      	ldr	r3, [pc, #392]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	4a5d      	ldr	r2, [pc, #372]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012f4:	f043 0310 	orr.w	r3, r3, #16
 80012f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fa:	4b5b      	ldr	r3, [pc, #364]	@ (8001468 <MX_GPIO_Init+0x23c>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b57      	ldr	r3, [pc, #348]	@ (8001468 <MX_GPIO_Init+0x23c>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	4a56      	ldr	r2, [pc, #344]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001310:	f043 0308 	orr.w	r3, r3, #8
 8001314:	6313      	str	r3, [r2, #48]	@ 0x30
 8001316:	4b54      	ldr	r3, [pc, #336]	@ (8001468 <MX_GPIO_Init+0x23c>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	2116      	movs	r1, #22
 8001326:	4851      	ldr	r0, [pc, #324]	@ (800146c <MX_GPIO_Init+0x240>)
 8001328:	f003 f898 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	2180      	movs	r1, #128	@ 0x80
 8001330:	484f      	ldr	r0, [pc, #316]	@ (8001470 <MX_GPIO_Init+0x244>)
 8001332:	f003 f893 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001336:	2200      	movs	r2, #0
 8001338:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800133c:	484d      	ldr	r0, [pc, #308]	@ (8001474 <MX_GPIO_Init+0x248>)
 800133e:	f003 f88d 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001348:	484b      	ldr	r0, [pc, #300]	@ (8001478 <MX_GPIO_Init+0x24c>)
 800134a:	f003 f887 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NCS_MEMS_SPI_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin;
 800134e:	2302      	movs	r3, #2
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	2301      	movs	r3, #1
 8001354:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001356:	2301      	movs	r3, #1
 8001358:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NCS_MEMS_SPI_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001362:	4619      	mov	r1, r3
 8001364:	4841      	ldr	r0, [pc, #260]	@ (800146c <MX_GPIO_Init+0x240>)
 8001366:	f002 fecd 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = CSX_Pin|OTG_FS_PSO_Pin;
 800136a:	2314      	movs	r3, #20
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001376:	2300      	movs	r3, #0
 8001378:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137e:	4619      	mov	r1, r3
 8001380:	483a      	ldr	r0, [pc, #232]	@ (800146c <MX_GPIO_Init+0x240>)
 8001382:	f002 febf 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8001386:	2301      	movs	r3, #1
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138a:	2300      	movs	r3, #0
 800138c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8001392:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001396:	4619      	mov	r1, r3
 8001398:	4835      	ldr	r0, [pc, #212]	@ (8001470 <MX_GPIO_Init+0x244>)
 800139a:	f002 feb3 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800139e:	f248 0306 	movw	r3, #32774	@ 0x8006
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013a4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b2:	4619      	mov	r1, r3
 80013b4:	482e      	ldr	r0, [pc, #184]	@ (8001470 <MX_GPIO_Init+0x244>)
 80013b6:	f002 fea5 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80013ba:	2380      	movs	r3, #128	@ 0x80
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ce:	4619      	mov	r1, r3
 80013d0:	4827      	ldr	r0, [pc, #156]	@ (8001470 <MX_GPIO_Init+0x244>)
 80013d2:	f002 fe97 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80013d6:	2320      	movs	r3, #32
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013da:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80013de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e8:	4619      	mov	r1, r3
 80013ea:	4820      	ldr	r0, [pc, #128]	@ (800146c <MX_GPIO_Init+0x240>)
 80013ec:	f002 fe8a 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013f0:	2304      	movs	r3, #4
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f4:	2300      	movs	r3, #0
 80013f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001400:	4619      	mov	r1, r3
 8001402:	481e      	ldr	r0, [pc, #120]	@ (800147c <MX_GPIO_Init+0x250>)
 8001404:	f002 fe7e 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001408:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140e:	2300      	movs	r3, #0
 8001410:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001416:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141a:	4619      	mov	r1, r3
 800141c:	4815      	ldr	r0, [pc, #84]	@ (8001474 <MX_GPIO_Init+0x248>)
 800141e:	f002 fe71 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001422:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001428:	2301      	movs	r3, #1
 800142a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001430:	2300      	movs	r3, #0
 8001432:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001434:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001438:	4619      	mov	r1, r3
 800143a:	480e      	ldr	r0, [pc, #56]	@ (8001474 <MX_GPIO_Init+0x248>)
 800143c:	f002 fe62 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001440:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001446:	2301      	movs	r3, #1
 8001448:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144e:	2300      	movs	r3, #0
 8001450:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001452:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001456:	4619      	mov	r1, r3
 8001458:	4807      	ldr	r0, [pc, #28]	@ (8001478 <MX_GPIO_Init+0x24c>)
 800145a:	f002 fe53 	bl	8004104 <HAL_GPIO_Init>

}
 800145e:	bf00      	nop
 8001460:	3738      	adds	r7, #56	@ 0x38
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40023800 	.word	0x40023800
 800146c:	40020800 	.word	0x40020800
 8001470:	40020000 	.word	0x40020000
 8001474:	40020c00 	.word	0x40020c00
 8001478:	40021800 	.word	0x40021800
 800147c:	40020400 	.word	0x40020400

08001480 <_write>:
static int16_t x_data[MOVING_AVERAGE_WINDOW];
static int16_t y_data[MOVING_AVERAGE_WINDOW];
static int16_t z_data[MOVING_AVERAGE_WINDOW];
static uint8_t data_index = 0;

ssize_t _write(int file, const char *data, size_t len) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) data, len, HAL_MAX_DELAY); // Wysyłanie danych przez UART
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	b29a      	uxth	r2, r3
 8001490:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	4804      	ldr	r0, [pc, #16]	@ (80014a8 <_write+0x28>)
 8001498:	f007 fd66 	bl	8008f68 <HAL_UART_Transmit>
	return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20025e48 	.word	0x20025e48

080014ac <gyro_init>:

void gyro_init(void) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
	uint8_t configData[2] = { CTRL_REG1, 0x0F }; // PD=1, Zen=1, Yen=1, Xen=;
 80014b2:	f44f 6372 	mov.w	r3, #3872	@ 0xf20
 80014b6:	80bb      	strh	r3, [r7, #4]

	if (!spi5_acquire())
 80014b8:	f001 fb78 	bl	8002bac <spi5_acquire>
 80014bc:	4603      	mov	r3, r0
 80014be:	f083 0301 	eor.w	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d116      	bne.n	80014f6 <gyro_init+0x4a>
		return;

	GYRO_CS_LOW();
 80014c8:	2200      	movs	r2, #0
 80014ca:	2102      	movs	r1, #2
 80014cc:	480c      	ldr	r0, [pc, #48]	@ (8001500 <gyro_init+0x54>)
 80014ce:	f002 ffc5 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, configData, 2, 100);
 80014d2:	1d39      	adds	r1, r7, #4
 80014d4:	2364      	movs	r3, #100	@ 0x64
 80014d6:	2202      	movs	r2, #2
 80014d8:	480a      	ldr	r0, [pc, #40]	@ (8001504 <gyro_init+0x58>)
 80014da:	f006 f9ee 	bl	80078ba <HAL_SPI_Transmit>
	GYRO_CS_HIGH();
 80014de:	2201      	movs	r2, #1
 80014e0:	2102      	movs	r1, #2
 80014e2:	4807      	ldr	r0, [pc, #28]	@ (8001500 <gyro_init+0x54>)
 80014e4:	f002 ffba 	bl	800445c <HAL_GPIO_WritePin>

	spi5_release();
 80014e8:	f001 fb74 	bl	8002bd4 <spi5_release>

	gyro_set_sensitivity();
 80014ec:	f000 f80c 	bl	8001508 <gyro_set_sensitivity>

	// Weryfikacja połączenia
	gyro_ReadWhoAmI();
 80014f0:	f000 f8cc 	bl	800168c <gyro_ReadWhoAmI>
 80014f4:	e000      	b.n	80014f8 <gyro_init+0x4c>
		return;
 80014f6:	bf00      	nop
}
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40020800 	.word	0x40020800
 8001504:	20025cb4 	.word	0x20025cb4

08001508 <gyro_set_sensitivity>:

void gyro_set_sensitivity() {
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
	uint8_t configData[2] = { CTRL_REG4, SENSITIVITY };
 800150e:	f243 0323 	movw	r3, #12323	@ 0x3023
 8001512:	80bb      	strh	r3, [r7, #4]

	if (!spi5_acquire())
 8001514:	f001 fb4a 	bl	8002bac <spi5_acquire>
 8001518:	4603      	mov	r3, r0
 800151a:	f083 0301 	eor.w	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d112      	bne.n	800154a <gyro_set_sensitivity+0x42>
		return;

	GYRO_CS_LOW();
 8001524:	2200      	movs	r2, #0
 8001526:	2102      	movs	r1, #2
 8001528:	480a      	ldr	r0, [pc, #40]	@ (8001554 <gyro_set_sensitivity+0x4c>)
 800152a:	f002 ff97 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, configData, 2, 100);
 800152e:	1d39      	adds	r1, r7, #4
 8001530:	2364      	movs	r3, #100	@ 0x64
 8001532:	2202      	movs	r2, #2
 8001534:	4808      	ldr	r0, [pc, #32]	@ (8001558 <gyro_set_sensitivity+0x50>)
 8001536:	f006 f9c0 	bl	80078ba <HAL_SPI_Transmit>
	GYRO_CS_HIGH();
 800153a:	2201      	movs	r2, #1
 800153c:	2102      	movs	r1, #2
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <gyro_set_sensitivity+0x4c>)
 8001540:	f002 ff8c 	bl	800445c <HAL_GPIO_WritePin>

	spi5_release();
 8001544:	f001 fb46 	bl	8002bd4 <spi5_release>
 8001548:	e000      	b.n	800154c <gyro_set_sensitivity+0x44>
		return;
 800154a:	bf00      	nop
}
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40020800 	.word	0x40020800
 8001558:	20025cb4 	.word	0x20025cb4

0800155c <gyro_get_filtered_data>:

void gyro_get_filtered_data(Gyro_Int_Data *gyro_data) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	//int16_t x_raw, y_raw, z_raw;
	int32_t x_sum = 0, y_sum = 0, z_sum = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
	Gyro_Int_Data raw_data;
	// Bufory do filtracji
	memset(x_data, 0, sizeof(x_data));
 8001570:	2214      	movs	r2, #20
 8001572:	2100      	movs	r1, #0
 8001574:	4840      	ldr	r0, [pc, #256]	@ (8001678 <gyro_get_filtered_data+0x11c>)
 8001576:	f00a fd81 	bl	800c07c <memset>
	memset(y_data, 0, sizeof(y_data));
 800157a:	2214      	movs	r2, #20
 800157c:	2100      	movs	r1, #0
 800157e:	483f      	ldr	r0, [pc, #252]	@ (800167c <gyro_get_filtered_data+0x120>)
 8001580:	f00a fd7c 	bl	800c07c <memset>
	memset(z_data, 0, sizeof(z_data));
 8001584:	2214      	movs	r2, #20
 8001586:	2100      	movs	r1, #0
 8001588:	483d      	ldr	r0, [pc, #244]	@ (8001680 <gyro_get_filtered_data+0x124>)
 800158a:	f00a fd77 	bl	800c07c <memset>
	data_index = 0;
 800158e:	4b3d      	ldr	r3, [pc, #244]	@ (8001684 <gyro_get_filtered_data+0x128>)
 8001590:	2200      	movs	r2, #0
 8001592:	701a      	strb	r2, [r3, #0]

	gyro_get_data(&raw_data);
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	4618      	mov	r0, r3
 800159a:	f000 f8b9 	bl	8001710 <gyro_get_data>

	// Aktualizacja bufora
	x_data[data_index] = raw_data.x;
 800159e:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <gyro_get_filtered_data+0x128>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80015a8:	4b33      	ldr	r3, [pc, #204]	@ (8001678 <gyro_get_filtered_data+0x11c>)
 80015aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	y_data[data_index] = raw_data.y;
 80015ae:	4b35      	ldr	r3, [pc, #212]	@ (8001684 <gyro_get_filtered_data+0x128>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	461a      	mov	r2, r3
 80015b4:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80015b8:	4b30      	ldr	r3, [pc, #192]	@ (800167c <gyro_get_filtered_data+0x120>)
 80015ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	z_data[data_index] = raw_data.z;
 80015be:	4b31      	ldr	r3, [pc, #196]	@ (8001684 <gyro_get_filtered_data+0x128>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80015c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001680 <gyro_get_filtered_data+0x124>)
 80015ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	//Średnia
	for (uint8_t i = 0; i < MOVING_AVERAGE_WINDOW; i++) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	74fb      	strb	r3, [r7, #19]
 80015d2:	e01a      	b.n	800160a <gyro_get_filtered_data+0xae>
		x_sum += x_data[i];
 80015d4:	7cfb      	ldrb	r3, [r7, #19]
 80015d6:	4a28      	ldr	r2, [pc, #160]	@ (8001678 <gyro_get_filtered_data+0x11c>)
 80015d8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80015dc:	461a      	mov	r2, r3
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	4413      	add	r3, r2
 80015e2:	61fb      	str	r3, [r7, #28]
		y_sum += y_data[i];
 80015e4:	7cfb      	ldrb	r3, [r7, #19]
 80015e6:	4a25      	ldr	r2, [pc, #148]	@ (800167c <gyro_get_filtered_data+0x120>)
 80015e8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80015ec:	461a      	mov	r2, r3
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	4413      	add	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
		z_sum += z_data[i];
 80015f4:	7cfb      	ldrb	r3, [r7, #19]
 80015f6:	4a22      	ldr	r2, [pc, #136]	@ (8001680 <gyro_get_filtered_data+0x124>)
 80015f8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80015fc:	461a      	mov	r2, r3
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	4413      	add	r3, r2
 8001602:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < MOVING_AVERAGE_WINDOW; i++) {
 8001604:	7cfb      	ldrb	r3, [r7, #19]
 8001606:	3301      	adds	r3, #1
 8001608:	74fb      	strb	r3, [r7, #19]
 800160a:	7cfb      	ldrb	r3, [r7, #19]
 800160c:	2b09      	cmp	r3, #9
 800160e:	d9e1      	bls.n	80015d4 <gyro_get_filtered_data+0x78>
	}

	gyro_data->x = x_sum / MOVING_AVERAGE_WINDOW;
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	4a1d      	ldr	r2, [pc, #116]	@ (8001688 <gyro_get_filtered_data+0x12c>)
 8001614:	fb82 1203 	smull	r1, r2, r2, r3
 8001618:	1092      	asrs	r2, r2, #2
 800161a:	17db      	asrs	r3, r3, #31
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	b21a      	sxth	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	801a      	strh	r2, [r3, #0]
	gyro_data->y = y_sum / MOVING_AVERAGE_WINDOW;
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	4a18      	ldr	r2, [pc, #96]	@ (8001688 <gyro_get_filtered_data+0x12c>)
 8001628:	fb82 1203 	smull	r1, r2, r2, r3
 800162c:	1092      	asrs	r2, r2, #2
 800162e:	17db      	asrs	r3, r3, #31
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	b21a      	sxth	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	805a      	strh	r2, [r3, #2]
	gyro_data->z = z_sum / MOVING_AVERAGE_WINDOW;
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	4a13      	ldr	r2, [pc, #76]	@ (8001688 <gyro_get_filtered_data+0x12c>)
 800163c:	fb82 1203 	smull	r1, r2, r2, r3
 8001640:	1092      	asrs	r2, r2, #2
 8001642:	17db      	asrs	r3, r3, #31
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	b21a      	sxth	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	809a      	strh	r2, [r3, #4]

	// Aktualizuj indeks
	data_index = (data_index + 1) % MOVING_AVERAGE_WINDOW;
 800164c:	4b0d      	ldr	r3, [pc, #52]	@ (8001684 <gyro_get_filtered_data+0x128>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <gyro_get_filtered_data+0x12c>)
 8001654:	fb83 1302 	smull	r1, r3, r3, r2
 8001658:	1099      	asrs	r1, r3, #2
 800165a:	17d3      	asrs	r3, r2, #31
 800165c:	1ac9      	subs	r1, r1, r3
 800165e:	460b      	mov	r3, r1
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	440b      	add	r3, r1
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	1ad1      	subs	r1, r2, r3
 8001668:	b2ca      	uxtb	r2, r1
 800166a:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <gyro_get_filtered_data+0x128>)
 800166c:	701a      	strb	r2, [r3, #0]
}
 800166e:	bf00      	nop
 8001670:	3720      	adds	r7, #32
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000278 	.word	0x20000278
 800167c:	2000028c 	.word	0x2000028c
 8001680:	200002a0 	.word	0x200002a0
 8001684:	200002b4 	.word	0x200002b4
 8001688:	66666667 	.word	0x66666667

0800168c <gyro_ReadWhoAmI>:

void gyro_ReadWhoAmI(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
	uint8_t tx = WHO_AM_I | 0x80;
 8001692:	238f      	movs	r3, #143	@ 0x8f
 8001694:	71fb      	strb	r3, [r7, #7]
	uint8_t rx = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	71bb      	strb	r3, [r7, #6]

	if (!spi5_acquire())
 800169a:	f001 fa87 	bl	8002bac <spi5_acquire>
 800169e:	4603      	mov	r3, r0
 80016a0:	f083 0301 	eor.w	r3, r3, #1
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d126      	bne.n	80016f8 <gyro_ReadWhoAmI+0x6c>
		return;

	GYRO_CS_LOW();
 80016aa:	2200      	movs	r2, #0
 80016ac:	2102      	movs	r1, #2
 80016ae:	4814      	ldr	r0, [pc, #80]	@ (8001700 <gyro_ReadWhoAmI+0x74>)
 80016b0:	f002 fed4 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &tx, 1, 10);
 80016b4:	1df9      	adds	r1, r7, #7
 80016b6:	230a      	movs	r3, #10
 80016b8:	2201      	movs	r2, #1
 80016ba:	4812      	ldr	r0, [pc, #72]	@ (8001704 <gyro_ReadWhoAmI+0x78>)
 80016bc:	f006 f8fd 	bl	80078ba <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5, &rx, 1, 10);
 80016c0:	1db9      	adds	r1, r7, #6
 80016c2:	230a      	movs	r3, #10
 80016c4:	2201      	movs	r2, #1
 80016c6:	480f      	ldr	r0, [pc, #60]	@ (8001704 <gyro_ReadWhoAmI+0x78>)
 80016c8:	f006 fa3b 	bl	8007b42 <HAL_SPI_Receive>
	GYRO_CS_HIGH();
 80016cc:	2201      	movs	r2, #1
 80016ce:	2102      	movs	r1, #2
 80016d0:	480b      	ldr	r0, [pc, #44]	@ (8001700 <gyro_ReadWhoAmI+0x74>)
 80016d2:	f002 fec3 	bl	800445c <HAL_GPIO_WritePin>

	spi5_release();
 80016d6:	f001 fa7d 	bl	8002bd4 <spi5_release>

	if (rx != 0xD3) {
 80016da:	79bb      	ldrb	r3, [r7, #6]
 80016dc:	2bd3      	cmp	r3, #211	@ 0xd3
 80016de:	d005      	beq.n	80016ec <gyro_ReadWhoAmI+0x60>
		printf("WHO_AM_I error: 0x%02X (expected 0xD3)\r\n", rx);
 80016e0:	79bb      	ldrb	r3, [r7, #6]
 80016e2:	4619      	mov	r1, r3
 80016e4:	4808      	ldr	r0, [pc, #32]	@ (8001708 <gyro_ReadWhoAmI+0x7c>)
 80016e6:	f00a fb81 	bl	800bdec <iprintf>
 80016ea:	e006      	b.n	80016fa <gyro_ReadWhoAmI+0x6e>
	} else {
		printf("WHO_AM_I OK: 0x%02X\r\n", rx);
 80016ec:	79bb      	ldrb	r3, [r7, #6]
 80016ee:	4619      	mov	r1, r3
 80016f0:	4806      	ldr	r0, [pc, #24]	@ (800170c <gyro_ReadWhoAmI+0x80>)
 80016f2:	f00a fb7b 	bl	800bdec <iprintf>
 80016f6:	e000      	b.n	80016fa <gyro_ReadWhoAmI+0x6e>
		return;
 80016f8:	bf00      	nop
	}
}
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40020800 	.word	0x40020800
 8001704:	20025cb4 	.word	0x20025cb4
 8001708:	0800dc50 	.word	0x0800dc50
 800170c:	0800dc7c 	.word	0x0800dc7c

08001710 <gyro_get_data>:

void gyro_get_data(Gyro_Int_Data *gyro_data) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

	uint8_t tx = OUT_X_L | 0x80 | 0x40;
 8001718:	23e8      	movs	r3, #232	@ 0xe8
 800171a:	73fb      	strb	r3, [r7, #15]
	uint8_t rx[6];
	if (gyro_is_data_ready()==false) {
 800171c:	f000 f856 	bl	80017cc <gyro_is_data_ready>
 8001720:	4603      	mov	r3, r0
 8001722:	f083 0301 	eor.w	r3, r3, #1
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d003      	beq.n	8001734 <gyro_get_data+0x24>
		printf("Data not ready\r\n");
 800172c:	4824      	ldr	r0, [pc, #144]	@ (80017c0 <gyro_get_data+0xb0>)
 800172e:	f00a fbc5 	bl	800bebc <puts>
		return;
 8001732:	e041      	b.n	80017b8 <gyro_get_data+0xa8>
	}

	if (!spi5_acquire())
 8001734:	f001 fa3a 	bl	8002bac <spi5_acquire>
 8001738:	4603      	mov	r3, r0
 800173a:	f083 0301 	eor.w	r3, r3, #1
 800173e:	b2db      	uxtb	r3, r3
 8001740:	2b00      	cmp	r3, #0
 8001742:	d138      	bne.n	80017b6 <gyro_get_data+0xa6>
		return;

	GYRO_CS_LOW();
 8001744:	2200      	movs	r2, #0
 8001746:	2102      	movs	r1, #2
 8001748:	481e      	ldr	r0, [pc, #120]	@ (80017c4 <gyro_get_data+0xb4>)
 800174a:	f002 fe87 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &tx, 1, 10);
 800174e:	f107 010f 	add.w	r1, r7, #15
 8001752:	230a      	movs	r3, #10
 8001754:	2201      	movs	r2, #1
 8001756:	481c      	ldr	r0, [pc, #112]	@ (80017c8 <gyro_get_data+0xb8>)
 8001758:	f006 f8af 	bl	80078ba <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5, rx, 6, 10);
 800175c:	f107 0108 	add.w	r1, r7, #8
 8001760:	230a      	movs	r3, #10
 8001762:	2206      	movs	r2, #6
 8001764:	4818      	ldr	r0, [pc, #96]	@ (80017c8 <gyro_get_data+0xb8>)
 8001766:	f006 f9ec 	bl	8007b42 <HAL_SPI_Receive>
	GYRO_CS_HIGH();
 800176a:	2201      	movs	r2, #1
 800176c:	2102      	movs	r1, #2
 800176e:	4815      	ldr	r0, [pc, #84]	@ (80017c4 <gyro_get_data+0xb4>)
 8001770:	f002 fe74 	bl	800445c <HAL_GPIO_WritePin>

	spi5_release();
 8001774:	f001 fa2e 	bl	8002bd4 <spi5_release>

	gyro_data->x = (int16_t) (rx[1] << 8 | rx[0]);
 8001778:	7a7b      	ldrb	r3, [r7, #9]
 800177a:	b21b      	sxth	r3, r3
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	b21a      	sxth	r2, r3
 8001780:	7a3b      	ldrb	r3, [r7, #8]
 8001782:	b21b      	sxth	r3, r3
 8001784:	4313      	orrs	r3, r2
 8001786:	b21a      	sxth	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	801a      	strh	r2, [r3, #0]
	gyro_data->y = (int16_t) (rx[3] << 8 | rx[2]);
 800178c:	7afb      	ldrb	r3, [r7, #11]
 800178e:	b21b      	sxth	r3, r3
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	b21a      	sxth	r2, r3
 8001794:	7abb      	ldrb	r3, [r7, #10]
 8001796:	b21b      	sxth	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b21a      	sxth	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	805a      	strh	r2, [r3, #2]
	gyro_data->z = (int16_t) (rx[5] << 8 | rx[4]);
 80017a0:	7b7b      	ldrb	r3, [r7, #13]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	7b3b      	ldrb	r3, [r7, #12]
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b21a      	sxth	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	809a      	strh	r2, [r3, #4]
 80017b4:	e000      	b.n	80017b8 <gyro_get_data+0xa8>
		return;
 80017b6:	bf00      	nop

}
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	0800dc94 	.word	0x0800dc94
 80017c4:	40020800 	.word	0x40020800
 80017c8:	20025cb4 	.word	0x20025cb4

080017cc <gyro_is_data_ready>:

bool gyro_is_data_ready(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
	uint8_t tx = STATUS_REG | 0x80;
 80017d2:	23a7      	movs	r3, #167	@ 0xa7
 80017d4:	71fb      	strb	r3, [r7, #7]
	uint8_t rx = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	71bb      	strb	r3, [r7, #6]

	if (!spi5_acquire())
 80017da:	f001 f9e7 	bl	8002bac <spi5_acquire>
 80017de:	4603      	mov	r3, r0
 80017e0:	f083 0301 	eor.w	r3, r3, #1
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <gyro_is_data_ready+0x22>
		return false;
 80017ea:	2300      	movs	r3, #0
 80017ec:	e01f      	b.n	800182e <gyro_is_data_ready+0x62>

	GYRO_CS_LOW();
 80017ee:	2200      	movs	r2, #0
 80017f0:	2102      	movs	r1, #2
 80017f2:	4811      	ldr	r0, [pc, #68]	@ (8001838 <gyro_is_data_ready+0x6c>)
 80017f4:	f002 fe32 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &tx, 1, 10);
 80017f8:	1df9      	adds	r1, r7, #7
 80017fa:	230a      	movs	r3, #10
 80017fc:	2201      	movs	r2, #1
 80017fe:	480f      	ldr	r0, [pc, #60]	@ (800183c <gyro_is_data_ready+0x70>)
 8001800:	f006 f85b 	bl	80078ba <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5, &rx, 1, 10);
 8001804:	1db9      	adds	r1, r7, #6
 8001806:	230a      	movs	r3, #10
 8001808:	2201      	movs	r2, #1
 800180a:	480c      	ldr	r0, [pc, #48]	@ (800183c <gyro_is_data_ready+0x70>)
 800180c:	f006 f999 	bl	8007b42 <HAL_SPI_Receive>
	GYRO_CS_HIGH();
 8001810:	2201      	movs	r2, #1
 8001812:	2102      	movs	r1, #2
 8001814:	4808      	ldr	r0, [pc, #32]	@ (8001838 <gyro_is_data_ready+0x6c>)
 8001816:	f002 fe21 	bl	800445c <HAL_GPIO_WritePin>

	spi5_release();
 800181a:	f001 f9db 	bl	8002bd4 <spi5_release>

	return (rx & 0x08);
 800181e:	79bb      	ldrb	r3, [r7, #6]
 8001820:	f003 0308 	and.w	r3, r3, #8
 8001824:	2b00      	cmp	r3, #0
 8001826:	bf14      	ite	ne
 8001828:	2301      	movne	r3, #1
 800182a:	2300      	moveq	r3, #0
 800182c:	b2db      	uxtb	r3, r3
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40020800 	.word	0x40020800
 800183c:	20025cb4 	.word	0x20025cb4

08001840 <gyro_calculate_offset>:

void gyro_calculate_offset(Gyro_Int_Data *offset) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	61fb      	str	r3, [r7, #28]
 800184c:	2300      	movs	r3, #0
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
	const uint16_t samples = 500;
 8001854:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001858:	823b      	strh	r3, [r7, #16]
	Gyro_Int_Data raw_data;

	printf("Starting calibration...\r\n");
 800185a:	482e      	ldr	r0, [pc, #184]	@ (8001914 <gyro_calculate_offset+0xd4>)
 800185c:	f00a fb2e 	bl	800bebc <puts>

	for (uint16_t i = 0; i < samples; i++) {
 8001860:	2300      	movs	r3, #0
 8001862:	827b      	strh	r3, [r7, #18]
 8001864:	e02b      	b.n	80018be <gyro_calculate_offset+0x7e>
		gyro_get_data(&raw_data);
 8001866:	f107 0308 	add.w	r3, r7, #8
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ff50 	bl	8001710 <gyro_get_data>
		sum_x += raw_data.x;
 8001870:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001874:	461a      	mov	r2, r3
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	4413      	add	r3, r2
 800187a:	61fb      	str	r3, [r7, #28]
		sum_y += raw_data.y;
 800187c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001880:	461a      	mov	r2, r3
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	4413      	add	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
		sum_z += raw_data.z;
 8001888:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800188c:	461a      	mov	r2, r3
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	4413      	add	r3, r2
 8001892:	617b      	str	r3, [r7, #20]
		HAL_Delay(10);
 8001894:	200a      	movs	r0, #10
 8001896:	f001 fdb7 	bl	8003408 <HAL_Delay>

		if (i % 100 == 0)
 800189a:	8a7b      	ldrh	r3, [r7, #18]
 800189c:	4a1e      	ldr	r2, [pc, #120]	@ (8001918 <gyro_calculate_offset+0xd8>)
 800189e:	fba2 1203 	umull	r1, r2, r2, r3
 80018a2:	0952      	lsrs	r2, r2, #5
 80018a4:	2164      	movs	r1, #100	@ 0x64
 80018a6:	fb01 f202 	mul.w	r2, r1, r2
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d102      	bne.n	80018b8 <gyro_calculate_offset+0x78>
			printf(".\r\n");
 80018b2:	481a      	ldr	r0, [pc, #104]	@ (800191c <gyro_calculate_offset+0xdc>)
 80018b4:	f00a fb02 	bl	800bebc <puts>
	for (uint16_t i = 0; i < samples; i++) {
 80018b8:	8a7b      	ldrh	r3, [r7, #18]
 80018ba:	3301      	adds	r3, #1
 80018bc:	827b      	strh	r3, [r7, #18]
 80018be:	8a7a      	ldrh	r2, [r7, #18]
 80018c0:	8a3b      	ldrh	r3, [r7, #16]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d3cf      	bcc.n	8001866 <gyro_calculate_offset+0x26>
	}

	offset->x = sum_x / samples;
 80018c6:	8a3b      	ldrh	r3, [r7, #16]
 80018c8:	69fa      	ldr	r2, [r7, #28]
 80018ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ce:	b21a      	sxth	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	801a      	strh	r2, [r3, #0]
	offset->y = sum_y / samples;
 80018d4:	8a3b      	ldrh	r3, [r7, #16]
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80018dc:	b21a      	sxth	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	805a      	strh	r2, [r3, #2]
	offset->z = sum_z / samples;
 80018e2:	8a3b      	ldrh	r3, [r7, #16]
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	809a      	strh	r2, [r3, #4]

	printf("\nCalibration complete. Offsets: X=%d, Y=%d, Z=%d\r\n", offset->x,
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018f6:	4619      	mov	r1, r3
			offset->y, offset->z);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	printf("\nCalibration complete. Offsets: X=%d, Y=%d, Z=%d\r\n", offset->x,
 80018fe:	461a      	mov	r2, r3
			offset->y, offset->z);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	printf("\nCalibration complete. Offsets: X=%d, Y=%d, Z=%d\r\n", offset->x,
 8001906:	4806      	ldr	r0, [pc, #24]	@ (8001920 <gyro_calculate_offset+0xe0>)
 8001908:	f00a fa70 	bl	800bdec <iprintf>
}
 800190c:	bf00      	nop
 800190e:	3720      	adds	r7, #32
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	0800dca4 	.word	0x0800dca4
 8001918:	51eb851f 	.word	0x51eb851f
 800191c:	0800dcc0 	.word	0x0800dcc0
 8001920:	0800dcc4 	.word	0x0800dcc4

08001924 <gyro_compensate_and_scale>:

void gyro_compensate_and_scale(Gyro_Int_Data *gyro_data, Gyro_Int_Data *offset, Gyro_Float_Data *gyro_calibrated_dat) {
 8001924:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001928:	b08a      	sub	sp, #40	@ 0x28
 800192a:	af04      	add	r7, sp, #16
 800192c:	60f8      	str	r0, [r7, #12]
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]

	// uwzględenienie kalibracji
	gyro_data->x -= offset->x;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001938:	b29a      	uxth	r2, r3
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001940:	b29b      	uxth	r3, r3
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	b29b      	uxth	r3, r3
 8001946:	b21a      	sxth	r2, r3
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	801a      	strh	r2, [r3, #0]
	gyro_data->y -= offset->y;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001952:	b29a      	uxth	r2, r3
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800195a:	b29b      	uxth	r3, r3
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	b29b      	uxth	r3, r3
 8001960:	b21a      	sxth	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	805a      	strh	r2, [r3, #2]
	gyro_data->z -= offset->z;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800196c:	b29a      	uxth	r2, r3
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001974:	b29b      	uxth	r3, r3
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	b29b      	uxth	r3, r3
 800197a:	b21a      	sxth	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	809a      	strh	r2, [r3, #4]

	float scale = 1.0f;
 8001980:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001984:	617b      	str	r3, [r7, #20]

	if (SENSITIVITY == 0x30)
		scale = 2000.0f / 32768.0f;
 8001986:	4b27      	ldr	r3, [pc, #156]	@ (8001a24 <gyro_compensate_and_scale+0x100>)
 8001988:	617b      	str	r3, [r7, #20]

	if (SENSITIVITY == 0x00)
		scale = 250.0f / 32768.0f;

	// Konwersja do dps (dla skali 2000dps)
	gyro_calibrated_dat->x = gyro_data->x * scale;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001998:	edd7 7a05 	vldr	s15, [r7, #20]
 800199c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	edc3 7a00 	vstr	s15, [r3]
	gyro_calibrated_dat->y = gyro_data->y * scale;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019ac:	ee07 3a90 	vmov	s15, r3
 80019b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80019b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	edc3 7a01 	vstr	s15, [r3, #4]
	gyro_calibrated_dat->z = gyro_data->z * scale;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019c8:	ee07 3a90 	vmov	s15, r3
 80019cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80019d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	edc3 7a02 	vstr	s15, [r3, #8]

	printf("X: %.2f dps, Y: %.2f dps, Z: %.2f dps\r\n", gyro_calibrated_dat->x, gyro_calibrated_dat->y, gyro_calibrated_dat->z);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fdc0 	bl	8000568 <__aeabi_f2d>
 80019e8:	4680      	mov	r8, r0
 80019ea:	4689      	mov	r9, r1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7fe fdb9 	bl	8000568 <__aeabi_f2d>
 80019f6:	4604      	mov	r4, r0
 80019f8:	460d      	mov	r5, r1
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fdb2 	bl	8000568 <__aeabi_f2d>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001a0c:	e9cd 4500 	strd	r4, r5, [sp]
 8001a10:	4642      	mov	r2, r8
 8001a12:	464b      	mov	r3, r9
 8001a14:	4804      	ldr	r0, [pc, #16]	@ (8001a28 <gyro_compensate_and_scale+0x104>)
 8001a16:	f00a f9e9 	bl	800bdec <iprintf>
}
 8001a1a:	bf00      	nop
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a24:	3d7a0000 	.word	0x3d7a0000
 8001a28:	0800dcf8 	.word	0x0800dcf8

08001a2c <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a30:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a32:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa4 <MX_I2C3_Init+0x78>)
 8001a34:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001a36:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a38:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa8 <MX_I2C3_Init+0x7c>)
 8001a3a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a3c:	4b18      	ldr	r3, [pc, #96]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001a42:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a48:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a4e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a50:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a5c:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a62:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a68:	480d      	ldr	r0, [pc, #52]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a6a:	f004 fab7 	bl	8005fdc <HAL_I2C_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001a74:	f001 f894 	bl	8002ba0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4809      	ldr	r0, [pc, #36]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a7c:	f004 fbf2 	bl	8006264 <HAL_I2CEx_ConfigAnalogFilter>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001a86:	f001 f88b 	bl	8002ba0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4804      	ldr	r0, [pc, #16]	@ (8001aa0 <MX_I2C3_Init+0x74>)
 8001a8e:	f004 fc25 	bl	80062dc <HAL_I2CEx_ConfigDigitalFilter>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001a98:	f001 f882 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200002b8 	.word	0x200002b8
 8001aa4:	40005c00 	.word	0x40005c00
 8001aa8:	000186a0 	.word	0x000186a0

08001aac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	@ 0x28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a29      	ldr	r2, [pc, #164]	@ (8001b70 <HAL_I2C_MspInit+0xc4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d14b      	bne.n	8001b66 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	4b28      	ldr	r3, [pc, #160]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a27      	ldr	r2, [pc, #156]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001ad8:	f043 0304 	orr.w	r3, r3, #4
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b25      	ldr	r3, [pc, #148]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	4b21      	ldr	r3, [pc, #132]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	4a20      	ldr	r2, [pc, #128]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afa:	4b1e      	ldr	r3, [pc, #120]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001b06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b0c:	2312      	movs	r3, #18
 8001b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b10:	2301      	movs	r3, #1
 8001b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2300      	movs	r3, #0
 8001b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001b18:	2304      	movs	r3, #4
 8001b1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	4619      	mov	r1, r3
 8001b22:	4815      	ldr	r0, [pc, #84]	@ (8001b78 <HAL_I2C_MspInit+0xcc>)
 8001b24:	f002 faee 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001b28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b2e:	2312      	movs	r3, #18
 8001b30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b32:	2301      	movs	r3, #1
 8001b34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b36:	2300      	movs	r3, #0
 8001b38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001b3a:	2304      	movs	r3, #4
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	4619      	mov	r1, r3
 8001b44:	480d      	ldr	r0, [pc, #52]	@ (8001b7c <HAL_I2C_MspInit+0xd0>)
 8001b46:	f002 fadd 	bl	8004104 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60bb      	str	r3, [r7, #8]
 8001b4e:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	4a08      	ldr	r2, [pc, #32]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001b54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5a:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_I2C_MspInit+0xc8>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001b66:	bf00      	nop
 8001b68:	3728      	adds	r7, #40	@ 0x28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40005c00 	.word	0x40005c00
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020800 	.word	0x40020800
 8001b7c:	40020000 	.word	0x40020000

08001b80 <lcd_cmd>:
		CMD(COLMOD), 0x05, // chosen 16-bit, R5, G6, B5
		CMD(MAC), 0x48, //in documentation this means BGR but it turned out to be RGB, also it set (0,0) to up left corner
		CMD(POS_GAMMA_COR), 0x1F, 0x1A, 0x18, 0x0A, 0x0F, 0x06, 0x45, 0x87, 0x32, 0x0A, 0x07, 0x02, 0x07, 0x05, 0x00,
		CMD(NEG_GAMMA_COR), 0x00, 0x25, 0x27, 0x05, 0x10, 0x09, 0x3A, 0x56, 0x4C, 0x05, 0x0D, 0x0C, 0x2E, 0x2F, 0x0F,
};
static void lcd_cmd(uint8_t cmd){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]

	if (!spi5_acquire()) return;  // SPI jest zajęte, zwróć
 8001b8a:	f001 f80f 	bl	8002bac <spi5_acquire>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	f083 0301 	eor.w	r3, r3, #1
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d119      	bne.n	8001bce <lcd_cmd+0x4e>

	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_RESET); //teraz komendy
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ba0:	480d      	ldr	r0, [pc, #52]	@ (8001bd8 <lcd_cmd+0x58>)
 8001ba2:	f002 fc5b 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2104      	movs	r1, #4
 8001baa:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <lcd_cmd+0x5c>)
 8001bac:	f002 fc56 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &cmd, 1, HAL_MAX_DELAY);
 8001bb0:	1df9      	adds	r1, r7, #7
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4809      	ldr	r0, [pc, #36]	@ (8001be0 <lcd_cmd+0x60>)
 8001bba:	f005 fe7e 	bl	80078ba <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_SET);
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	4806      	ldr	r0, [pc, #24]	@ (8001bdc <lcd_cmd+0x5c>)
 8001bc4:	f002 fc4a 	bl	800445c <HAL_GPIO_WritePin>

	spi5_release();
 8001bc8:	f001 f804 	bl	8002bd4 <spi5_release>
 8001bcc:	e000      	b.n	8001bd0 <lcd_cmd+0x50>
	if (!spi5_acquire()) return;  // SPI jest zajęte, zwróć
 8001bce:	bf00      	nop

}
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40020c00 	.word	0x40020c00
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	20025cb4 	.word	0x20025cb4

08001be4 <lcd_data>:
static void lcd_data(uint8_t data){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_SET); //teraz dane
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bf4:	480b      	ldr	r0, [pc, #44]	@ (8001c24 <lcd_data+0x40>)
 8001bf6:	f002 fc31 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2104      	movs	r1, #4
 8001bfe:	480a      	ldr	r0, [pc, #40]	@ (8001c28 <lcd_data+0x44>)
 8001c00:	f002 fc2c 	bl	800445c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &data, 1, HAL_MAX_DELAY);
 8001c04:	1df9      	adds	r1, r7, #7
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	4807      	ldr	r0, [pc, #28]	@ (8001c2c <lcd_data+0x48>)
 8001c0e:	f005 fe54 	bl	80078ba <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_SET);
 8001c12:	2201      	movs	r2, #1
 8001c14:	2104      	movs	r1, #4
 8001c16:	4804      	ldr	r0, [pc, #16]	@ (8001c28 <lcd_data+0x44>)
 8001c18:	f002 fc20 	bl	800445c <HAL_GPIO_WritePin>
}
 8001c1c:	bf00      	nop
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40020c00 	.word	0x40020c00
 8001c28:	40020800 	.word	0x40020800
 8001c2c:	20025cb4 	.word	0x20025cb4

08001c30 <lcd_data16>:
static void lcd_data16(uint16_t value){
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8001c3a:	88fb      	ldrh	r3, [r7, #6]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff ffce 	bl	8001be4 <lcd_data>
	lcd_data(value);
 8001c48:	88fb      	ldrh	r3, [r7, #6]
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ffc9 	bl	8001be4 <lcd_data>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <lcd_send>:
static void lcd_send(uint16_t value){
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	4603      	mov	r3, r0
 8001c62:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d005      	beq.n	8001c7a <lcd_send+0x20>
		lcd_cmd(value);
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ff84 	bl	8001b80 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8001c78:	e004      	b.n	8001c84 <lcd_send+0x2a>
		lcd_data(value);
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff ffb0 	bl	8001be4 <lcd_data>
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <lcd_init>:
void lcd_init(void){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
  chunk_size = (LCD_HEIGHT * LCD_WIDTH) / how_many_chunks;
 8001c92:	4b23      	ldr	r3, [pc, #140]	@ (8001d20 <lcd_init+0x94>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	461a      	mov	r2, r3
 8001c98:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8001c9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	4b20      	ldr	r3, [pc, #128]	@ (8001d24 <lcd_init+0x98>)
 8001ca4:	801a      	strh	r2, [r3, #0]
  y_per_chunk = LCD_HEIGHT / how_many_chunks;
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d20 <lcd_init+0x94>)
 8001ca8:	881b      	ldrh	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001cb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d28 <lcd_init+0x9c>)
 8001cb8:	801a      	strh	r2, [r3, #0]

  int i;
  HAL_GPIO_WritePin(RDX_GPIO_Port, RDX_Pin, GPIO_PIN_RESET);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cc0:	481a      	ldr	r0, [pc, #104]	@ (8001d2c <lcd_init+0xa0>)
 8001cc2:	f002 fbcb 	bl	800445c <HAL_GPIO_WritePin>
  HAL_Delay(100); // w nocie 10 mikro sec
 8001cc6:	2064      	movs	r0, #100	@ 0x64
 8001cc8:	f001 fb9e 	bl	8003408 <HAL_Delay>
  HAL_GPIO_WritePin(RDX_GPIO_Port, RDX_Pin, GPIO_PIN_SET);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cd2:	4816      	ldr	r0, [pc, #88]	@ (8001d2c <lcd_init+0xa0>)
 8001cd4:	f002 fbc2 	bl	800445c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001cd8:	2064      	movs	r0, #100	@ 0x64
 8001cda:	f001 fb95 	bl	8003408 <HAL_Delay>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001cde:	2300      	movs	r3, #0
 8001ce0:	607b      	str	r3, [r7, #4]
 8001ce2:	e009      	b.n	8001cf8 <lcd_init+0x6c>
    lcd_send(init_table[i]);
 8001ce4:	4a12      	ldr	r2, [pc, #72]	@ (8001d30 <lcd_init+0xa4>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff ffb4 	bl	8001c5a <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b35      	cmp	r3, #53	@ 0x35
 8001cfc:	d9f2      	bls.n	8001ce4 <lcd_init+0x58>
  }
  HAL_Delay(200);
 8001cfe:	20c8      	movs	r0, #200	@ 0xc8
 8001d00:	f001 fb82 	bl	8003408 <HAL_Delay>
  lcd_cmd(SLEEP_OUT);
 8001d04:	2011      	movs	r0, #17
 8001d06:	f7ff ff3b 	bl	8001b80 <lcd_cmd>
  HAL_Delay(120);
 8001d0a:	2078      	movs	r0, #120	@ 0x78
 8001d0c:	f001 fb7c 	bl	8003408 <HAL_Delay>
  lcd_cmd(DISPLAY_ON);
 8001d10:	2029      	movs	r0, #41	@ 0x29
 8001d12:	f7ff ff35 	bl	8001b80 <lcd_cmd>
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000000 	.word	0x20000000
 8001d24:	20025be6 	.word	0x20025be6
 8001d28:	20025be8 	.word	0x20025be8
 8001d2c:	40020c00 	.word	0x40020c00
 8001d30:	0800dd28 	.word	0x0800dd28

08001d34 <lcd_set_window>:

static void lcd_set_window(int x, int y, int width, int height){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	603b      	str	r3, [r7, #0]
	lcd_cmd(COL_ADR_SET);
 8001d42:	202a      	movs	r0, #42	@ 0x2a
 8001d44:	f7ff ff1c 	bl	8001b80 <lcd_cmd>
	lcd_data16(x);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ff6f 	bl	8001c30 <lcd_data16>
	lcd_data16(x+width-1);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	4413      	add	r3, r2
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff ff64 	bl	8001c30 <lcd_data16>
	lcd_cmd(PAGE_ADR_SET);
 8001d68:	202b      	movs	r0, #43	@ 0x2b
 8001d6a:	f7ff ff09 	bl	8001b80 <lcd_cmd>
	lcd_data16(y);
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff5c 	bl	8001c30 <lcd_data16>
	lcd_data16(y+height-1);
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	4413      	add	r3, r2
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	3b01      	subs	r3, #1
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff51 	bl	8001c30 <lcd_data16>
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <lcd_set_rectangle>:
void lcd_set_rectangle(uint16_t idx,int x,int y,int width,int height,uint16_t color){
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	4603      	mov	r3, r0
 8001da6:	81fb      	strh	r3, [r7, #14]
	rects[idx].x = x;
 8001da8:	89fa      	ldrh	r2, [r7, #14]
 8001daa:	491b      	ldr	r1, [pc, #108]	@ (8001e18 <lcd_set_rectangle+0x80>)
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	601a      	str	r2, [r3, #0]
	rects[idx].y = y;
 8001dba:	89fa      	ldrh	r2, [r7, #14]
 8001dbc:	4916      	ldr	r1, [pc, #88]	@ (8001e18 <lcd_set_rectangle+0x80>)
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4413      	add	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	3304      	adds	r3, #4
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	601a      	str	r2, [r3, #0]
	rects[idx].width = width;
 8001dce:	89fa      	ldrh	r2, [r7, #14]
 8001dd0:	4911      	ldr	r1, [pc, #68]	@ (8001e18 <lcd_set_rectangle+0x80>)
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4413      	add	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	440b      	add	r3, r1
 8001ddc:	3308      	adds	r3, #8
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	601a      	str	r2, [r3, #0]
	rects[idx].height = height;
 8001de2:	89fa      	ldrh	r2, [r7, #14]
 8001de4:	490c      	ldr	r1, [pc, #48]	@ (8001e18 <lcd_set_rectangle+0x80>)
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	440b      	add	r3, r1
 8001df0:	330c      	adds	r3, #12
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	601a      	str	r2, [r3, #0]
	rects[idx].color = color;
 8001df6:	89fa      	ldrh	r2, [r7, #14]
 8001df8:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <lcd_set_rectangle+0x80>)
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	3310      	adds	r3, #16
 8001e06:	8bba      	ldrh	r2, [r7, #28]
 8001e08:	801a      	strh	r2, [r3, #0]
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	2000030c 	.word	0x2000030c

08001e1c <lcd_set_circle>:
void lcd_set_circle(int x,int y,int radius,uint16_t color){
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	807b      	strh	r3, [r7, #2]
	player.x = x;
 8001e2a:	4a09      	ldr	r2, [pc, #36]	@ (8001e50 <lcd_set_circle+0x34>)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6013      	str	r3, [r2, #0]
	player.y = y;
 8001e30:	4a07      	ldr	r2, [pc, #28]	@ (8001e50 <lcd_set_circle+0x34>)
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	6053      	str	r3, [r2, #4]
	player.r = radius;
 8001e36:	4a06      	ldr	r2, [pc, #24]	@ (8001e50 <lcd_set_circle+0x34>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6093      	str	r3, [r2, #8]
	player.color = color;
 8001e3c:	4a04      	ldr	r2, [pc, #16]	@ (8001e50 <lcd_set_circle+0x34>)
 8001e3e:	887b      	ldrh	r3, [r7, #2]
 8001e40:	8193      	strh	r3, [r2, #12]
}
 8001e42:	bf00      	nop
 8001e44:	3714      	adds	r7, #20
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	200003d4 	.word	0x200003d4

08001e54 <send_circle>:
static void send_circle(uint16_t circle_color){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	80fb      	strh	r3, [r7, #6]
	lcd_set_window(player.x - player.r, player.y-player.r, 2*player.r,2*player.r);
 8001e5e:	4b36      	ldr	r3, [pc, #216]	@ (8001f38 <send_circle+0xe4>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b35      	ldr	r3, [pc, #212]	@ (8001f38 <send_circle+0xe4>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	1ad0      	subs	r0, r2, r3
 8001e68:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <send_circle+0xe4>)
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	4b32      	ldr	r3, [pc, #200]	@ (8001f38 <send_circle+0xe4>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	1ad1      	subs	r1, r2, r3
 8001e72:	4b31      	ldr	r3, [pc, #196]	@ (8001f38 <send_circle+0xe4>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	005a      	lsls	r2, r3, #1
 8001e78:	4b2f      	ldr	r3, [pc, #188]	@ (8001f38 <send_circle+0xe4>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	f7ff ff59 	bl	8001d34 <lcd_set_window>

	lcd_cmd(MEM_WRITE);
 8001e82:	202c      	movs	r0, #44	@ 0x2c
 8001e84:	f7ff fe7c 	bl	8001b80 <lcd_cmd>
	if(!spi5_acquire())return;
 8001e88:	f000 fe90 	bl	8002bac <spi5_acquire>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	f083 0301 	eor.w	r3, r3, #1
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d14b      	bne.n	8001f30 <send_circle+0xdc>
	for(int y=player.y-player.r;y<player.y+player.r;y++){
 8001e98:	4b27      	ldr	r3, [pc, #156]	@ (8001f38 <send_circle+0xe4>)
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	4b26      	ldr	r3, [pc, #152]	@ (8001f38 <send_circle+0xe4>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	e039      	b.n	8001f1a <send_circle+0xc6>
		for(int x=player.x-player.r;x<player.x+player.r;x++){
 8001ea6:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <send_circle+0xe4>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	4b23      	ldr	r3, [pc, #140]	@ (8001f38 <send_circle+0xe4>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	e027      	b.n	8001f04 <send_circle+0xb0>
			if( ( (x-player.x)*(x-player.x)+(y-player.y)*(y-player.y)) <= (player.r*player.r)){
 8001eb4:	4b20      	ldr	r3, [pc, #128]	@ (8001f38 <send_circle+0xe4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68ba      	ldr	r2, [r7, #8]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f38 <send_circle+0xe4>)
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	1a8a      	subs	r2, r1, r2
 8001ec4:	fb03 f202 	mul.w	r2, r3, r2
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f38 <send_circle+0xe4>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	68f9      	ldr	r1, [r7, #12]
 8001ece:	1acb      	subs	r3, r1, r3
 8001ed0:	4919      	ldr	r1, [pc, #100]	@ (8001f38 <send_circle+0xe4>)
 8001ed2:	6849      	ldr	r1, [r1, #4]
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	1a41      	subs	r1, r0, r1
 8001ed8:	fb01 f303 	mul.w	r3, r1, r3
 8001edc:	441a      	add	r2, r3
 8001ede:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <send_circle+0xe4>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	4915      	ldr	r1, [pc, #84]	@ (8001f38 <send_circle+0xe4>)
 8001ee4:	6889      	ldr	r1, [r1, #8]
 8001ee6:	fb01 f303 	mul.w	r3, r1, r3
 8001eea:	429a      	cmp	r2, r3
 8001eec:	dc04      	bgt.n	8001ef8 <send_circle+0xa4>
				lcd_data16(circle_color);
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fe9d 	bl	8001c30 <lcd_data16>
 8001ef6:	e002      	b.n	8001efe <send_circle+0xaa>
			} else{
				lcd_data16(BACKGROUND); // zle
 8001ef8:	201f      	movs	r0, #31
 8001efa:	f7ff fe99 	bl	8001c30 <lcd_data16>
		for(int x=player.x-player.r;x<player.x+player.r;x++){
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	3301      	adds	r3, #1
 8001f02:	60bb      	str	r3, [r7, #8]
 8001f04:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <send_circle+0xe4>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <send_circle+0xe4>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	68ba      	ldr	r2, [r7, #8]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	dbcf      	blt.n	8001eb4 <send_circle+0x60>
	for(int y=player.y-player.r;y<player.y+player.r;y++){
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	3301      	adds	r3, #1
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <send_circle+0xe4>)
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <send_circle+0xe4>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	4413      	add	r3, r2
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	dbbd      	blt.n	8001ea6 <send_circle+0x52>
			}
		}
	}
	spi5_release();
 8001f2a:	f000 fe53 	bl	8002bd4 <spi5_release>
 8001f2e:	e000      	b.n	8001f32 <send_circle+0xde>
	if(!spi5_acquire())return;
 8001f30:	bf00      	nop
}
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	200003d4 	.word	0x200003d4

08001f3c <clear_former_horizontal>:
static void clear_former_horizontal(Circle former){
 8001f3c:	b590      	push	{r4, r7, lr}
 8001f3e:	b08b      	sub	sp, #44	@ 0x2c
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	463c      	mov	r4, r7
 8001f44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int min_y,max_y;

	if(former.y-former.r < player.y - player.r){
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	1ad2      	subs	r2, r2, r3
 8001f4e:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <clear_former_horizontal+0xa0>)
 8001f50:	6859      	ldr	r1, [r3, #4]
 8001f52:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <clear_former_horizontal+0xa0>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	1acb      	subs	r3, r1, r3
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	da0a      	bge.n	8001f72 <clear_former_horizontal+0x36>
		min_y = former.y-former.r;
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	627b      	str	r3, [r7, #36]	@ 0x24
		max_y = player.y-player.r;
 8001f64:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <clear_former_horizontal+0xa0>)
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <clear_former_horizontal+0xa0>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	623b      	str	r3, [r7, #32]
 8001f70:	e009      	b.n	8001f86 <clear_former_horizontal+0x4a>
	} else{
		min_y = player.y+player.r;
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <clear_former_horizontal+0xa0>)
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <clear_former_horizontal+0xa0>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
		max_y = former.y+former.r;
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	4413      	add	r3, r2
 8001f84:	623b      	str	r3, [r7, #32]
	}

	int height = max_y-min_y;
 8001f86:	6a3a      	ldr	r2, [r7, #32]
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	61bb      	str	r3, [r7, #24]
	int d_wh = 2*former.r;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	617b      	str	r3, [r7, #20]

	lcd_set_window(former.x-former.r, min_y, d_wh, height);
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	1ad0      	subs	r0, r2, r3
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fa0:	f7ff fec8 	bl	8001d34 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 8001fa4:	202c      	movs	r0, #44	@ 0x2c
 8001fa6:	f7ff fdeb 	bl	8001b80 <lcd_cmd>
	if(!spi5_acquire()){}
 8001faa:	f000 fdff 	bl	8002bac <spi5_acquire>
	for(int i=0;i<d_wh*height;i++){
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	e005      	b.n	8001fc0 <clear_former_horizontal+0x84>
		lcd_data16(BACKGROUND);
 8001fb4:	201f      	movs	r0, #31
 8001fb6:	f7ff fe3b 	bl	8001c30 <lcd_data16>
	for(int i=0;i<d_wh*height;i++){
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	61fb      	str	r3, [r7, #28]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	fb02 f303 	mul.w	r3, r2, r3
 8001fc8:	69fa      	ldr	r2, [r7, #28]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	dbf2      	blt.n	8001fb4 <clear_former_horizontal+0x78>
	}
	spi5_release();
 8001fce:	f000 fe01 	bl	8002bd4 <spi5_release>
}
 8001fd2:	bf00      	nop
 8001fd4:	372c      	adds	r7, #44	@ 0x2c
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd90      	pop	{r4, r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200003d4 	.word	0x200003d4

08001fe0 <clear_former_vertical>:
static void clear_former_vertical(Circle former){
 8001fe0:	b590      	push	{r4, r7, lr}
 8001fe2:	b08b      	sub	sp, #44	@ 0x2c
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	463c      	mov	r4, r7
 8001fe8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int min_x,max_x;

	if(former.x-former.r < player.x - player.r){
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	1ad2      	subs	r2, r2, r3
 8001ff2:	4b23      	ldr	r3, [pc, #140]	@ (8002080 <clear_former_vertical+0xa0>)
 8001ff4:	6819      	ldr	r1, [r3, #0]
 8001ff6:	4b22      	ldr	r3, [pc, #136]	@ (8002080 <clear_former_vertical+0xa0>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	1acb      	subs	r3, r1, r3
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	da0a      	bge.n	8002016 <clear_former_vertical+0x36>
		min_x = former.x-former.r;
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
		max_x = player.x-player.r;
 8002008:	4b1d      	ldr	r3, [pc, #116]	@ (8002080 <clear_former_vertical+0xa0>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <clear_former_vertical+0xa0>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	623b      	str	r3, [r7, #32]
 8002014:	e009      	b.n	800202a <clear_former_vertical+0x4a>
	} else{
		min_x = player.x+player.r;
 8002016:	4b1a      	ldr	r3, [pc, #104]	@ (8002080 <clear_former_vertical+0xa0>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <clear_former_vertical+0xa0>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	4413      	add	r3, r2
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
		max_x = former.x+former.r;
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	4413      	add	r3, r2
 8002028:	623b      	str	r3, [r7, #32]
	}

	int width = max_x-min_x;
 800202a:	6a3a      	ldr	r2, [r7, #32]
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	61bb      	str	r3, [r7, #24]
	int d_wh = 2*former.r;
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	617b      	str	r3, [r7, #20]

	lcd_set_window(min_x, former.y-former.r, width, d_wh);
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1ad1      	subs	r1, r2, r3
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002044:	f7ff fe76 	bl	8001d34 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 8002048:	202c      	movs	r0, #44	@ 0x2c
 800204a:	f7ff fd99 	bl	8001b80 <lcd_cmd>
	if(!spi5_acquire()){}
 800204e:	f000 fdad 	bl	8002bac <spi5_acquire>
	for(int i=0;i<d_wh*width;i++){
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
 8002056:	e005      	b.n	8002064 <clear_former_vertical+0x84>
		lcd_data16(BACKGROUND);
 8002058:	201f      	movs	r0, #31
 800205a:	f7ff fde9 	bl	8001c30 <lcd_data16>
	for(int i=0;i<d_wh*width;i++){
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3301      	adds	r3, #1
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	69fa      	ldr	r2, [r7, #28]
 800206e:	429a      	cmp	r2, r3
 8002070:	dbf2      	blt.n	8002058 <clear_former_vertical+0x78>
	}
	spi5_release();
 8002072:	f000 fdaf 	bl	8002bd4 <spi5_release>
}
 8002076:	bf00      	nop
 8002078:	372c      	adds	r7, #44	@ 0x2c
 800207a:	46bd      	mov	sp, r7
 800207c:	bd90      	pop	{r4, r7, pc}
 800207e:	bf00      	nop
 8002080:	200003d4 	.word	0x200003d4

08002084 <clear_former_circle>:
static void clear_former_circle(Circle former){
 8002084:	b590      	push	{r4, r7, lr}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	463c      	mov	r4, r7
 800208c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	clear_former_horizontal(former);
 8002090:	463b      	mov	r3, r7
 8002092:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002094:	f7ff ff52 	bl	8001f3c <clear_former_horizontal>
	clear_former_vertical(former);
 8002098:	463b      	mov	r3, r7
 800209a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800209c:	f7ff ffa0 	bl	8001fe0 <clear_former_vertical>
}
 80020a0:	bf00      	nop
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd90      	pop	{r4, r7, pc}

080020a8 <lcd_delta_circle>:
void lcd_delta_circle(int dx,int dy,int dradius){
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
	player.x += dx;
 80020b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	4413      	add	r3, r2
 80020bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020be:	6013      	str	r3, [r2, #0]
	player.y += dy;
 80020c0:	4b29      	ldr	r3, [pc, #164]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	4413      	add	r3, r2
 80020c8:	4a27      	ldr	r2, [pc, #156]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020ca:	6053      	str	r3, [r2, #4]
	player.r += dradius;
 80020cc:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	4a24      	ldr	r2, [pc, #144]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020d6:	6093      	str	r3, [r2, #8]

	if(player.r<0 || player.r > LCD_WIDTH/6 || player.r>LCD_HEIGHT/6)player.r = 5;
 80020d8:	4b23      	ldr	r3, [pc, #140]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	db07      	blt.n	80020f0 <lcd_delta_circle+0x48>
 80020e0:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	2b28      	cmp	r3, #40	@ 0x28
 80020e6:	dc03      	bgt.n	80020f0 <lcd_delta_circle+0x48>
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	2b35      	cmp	r3, #53	@ 0x35
 80020ee:	dd02      	ble.n	80020f6 <lcd_delta_circle+0x4e>
 80020f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020f2:	2205      	movs	r2, #5
 80020f4:	609a      	str	r2, [r3, #8]

	if (player.x-player.r < 0) player.x = player.r;
 80020f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <lcd_delta_circle+0xc0>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	da04      	bge.n	800210e <lcd_delta_circle+0x66>
 8002104:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	4a17      	ldr	r2, [pc, #92]	@ (8002168 <lcd_delta_circle+0xc0>)
 800210a:	6013      	str	r3, [r2, #0]
 800210c:	e00c      	b.n	8002128 <lcd_delta_circle+0x80>
	else if (player.x+player.r > LCD_WIDTH) player.x = LCD_WIDTH-player.r;
 800210e:	4b16      	ldr	r3, [pc, #88]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	4413      	add	r3, r2
 8002118:	2bf0      	cmp	r3, #240	@ 0xf0
 800211a:	dd05      	ble.n	8002128 <lcd_delta_circle+0x80>
 800211c:	4b12      	ldr	r3, [pc, #72]	@ (8002168 <lcd_delta_circle+0xc0>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8002124:	4a10      	ldr	r2, [pc, #64]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002126:	6013      	str	r3, [r2, #0]
	if (player.y-player.r < 0) player.y = player.r;
 8002128:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <lcd_delta_circle+0xc0>)
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <lcd_delta_circle+0xc0>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	da04      	bge.n	8002140 <lcd_delta_circle+0x98>
 8002136:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	4a0b      	ldr	r2, [pc, #44]	@ (8002168 <lcd_delta_circle+0xc0>)
 800213c:	6053      	str	r3, [r2, #4]
	else if (player.y+player.r > LCD_HEIGHT) player.y = LCD_HEIGHT-player.r;
}
 800213e:	e00d      	b.n	800215c <lcd_delta_circle+0xb4>
	else if (player.y+player.r > LCD_HEIGHT) player.y = LCD_HEIGHT-player.r;
 8002140:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	4413      	add	r3, r2
 800214a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800214e:	dd05      	ble.n	800215c <lcd_delta_circle+0xb4>
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <lcd_delta_circle+0xc0>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002158:	4a03      	ldr	r2, [pc, #12]	@ (8002168 <lcd_delta_circle+0xc0>)
 800215a:	6053      	str	r3, [r2, #4]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	200003d4 	.word	0x200003d4

0800216c <lcd_update_circle>:
void lcd_update_circle(int dx,int dy,int dradius){
 800216c:	b590      	push	{r4, r7, lr}
 800216e:	b089      	sub	sp, #36	@ 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
	Circle former = player;
 8002178:	4b0f      	ldr	r3, [pc, #60]	@ (80021b8 <lcd_update_circle+0x4c>)
 800217a:	f107 0410 	add.w	r4, r7, #16
 800217e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002180:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	lcd_delta_circle(dx, dy, dradius);
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68b9      	ldr	r1, [r7, #8]
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f7ff ff8d 	bl	80020a8 <lcd_delta_circle>
	if(dx!=0 ||  dy!=0)clear_former_circle(former);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <lcd_update_circle+0x2e>
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d004      	beq.n	80021a4 <lcd_update_circle+0x38>
 800219a:	f107 0310 	add.w	r3, r7, #16
 800219e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021a0:	f7ff ff70 	bl	8002084 <clear_former_circle>
	send_circle(player.color);
 80021a4:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <lcd_update_circle+0x4c>)
 80021a6:	899b      	ldrh	r3, [r3, #12]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff fe53 	bl	8001e54 <send_circle>
}
 80021ae:	bf00      	nop
 80021b0:	3724      	adds	r7, #36	@ 0x24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd90      	pop	{r4, r7, pc}
 80021b6:	bf00      	nop
 80021b8:	200003d4 	.word	0x200003d4

080021bc <lcd_put_pixel>:
void lcd_put_pixel(int x, int y, uint16_t color){
 80021bc:	b480      	push	{r7}
 80021be:	b087      	sub	sp, #28
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	4613      	mov	r3, r2
 80021c8:	80fb      	strh	r3, [r7, #6]
	screen_buffer[ (LCD_WIDTH*y) + x] = __REV16(color); //to make send most significant bit first
 80021ca:	88fb      	ldrh	r3, [r7, #6]
 80021cc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	ba5b      	rev16	r3, r3
 80021d2:	613b      	str	r3, [r7, #16]
  return result;
 80021d4:	6939      	ldr	r1, [r7, #16]
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	4613      	mov	r3, r2
 80021da:	011b      	lsls	r3, r3, #4
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	461a      	mov	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4413      	add	r3, r2
 80021e6:	b289      	uxth	r1, r1
 80021e8:	4a04      	ldr	r2, [pc, #16]	@ (80021fc <lcd_put_pixel+0x40>)
 80021ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 80021ee:	bf00      	nop
 80021f0:	371c      	adds	r7, #28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	200003e4 	.word	0x200003e4

08002200 <lcd_put_rect_to_buffer>:
static void lcd_put_rect_to_buffer(Rectangle rect){
 8002200:	b084      	sub	sp, #16
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	f107 0c10 	add.w	ip, r7, #16
 800220c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	for(int y=rect.y;y<rect.y+rect.height;y++){
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	e021      	b.n	800225a <lcd_put_rect_to_buffer+0x5a>
		for(int x=rect.x;x<rect.x+rect.width;x++){
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	e015      	b.n	8002248 <lcd_put_rect_to_buffer+0x48>
			if(x>=0 && x<LCD_WIDTH && y>=0 && y<LCD_HEIGHT){
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	db0f      	blt.n	8002242 <lcd_put_rect_to_buffer+0x42>
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	2bef      	cmp	r3, #239	@ 0xef
 8002226:	dc0c      	bgt.n	8002242 <lcd_put_rect_to_buffer+0x42>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	db09      	blt.n	8002242 <lcd_put_rect_to_buffer+0x42>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002234:	da05      	bge.n	8002242 <lcd_put_rect_to_buffer+0x42>
				lcd_put_pixel(x, y, rect.color);
 8002236:	8c3b      	ldrh	r3, [r7, #32]
 8002238:	461a      	mov	r2, r3
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	6838      	ldr	r0, [r7, #0]
 800223e:	f7ff ffbd 	bl	80021bc <lcd_put_pixel>
		for(int x=rect.x;x<rect.x+rect.width;x++){
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	3301      	adds	r3, #1
 8002246:	603b      	str	r3, [r7, #0]
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	4413      	add	r3, r2
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	dbe3      	blt.n	800221c <lcd_put_rect_to_buffer+0x1c>
	for(int y=rect.y;y<rect.y+rect.height;y++){
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3301      	adds	r3, #1
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	4413      	add	r3, r2
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	429a      	cmp	r2, r3
 8002264:	dbd7      	blt.n	8002216 <lcd_put_rect_to_buffer+0x16>
			}
		}
	}
}
 8002266:	bf00      	nop
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002272:	b004      	add	sp, #16
 8002274:	4770      	bx	lr

08002276 <lcd_put_circ_to_buffer>:
static void lcd_put_circ_to_buffer(Circle circle){
 8002276:	b590      	push	{r4, r7, lr}
 8002278:	b087      	sub	sp, #28
 800227a:	af00      	add	r7, sp, #0
 800227c:	463c      	mov	r4, r7
 800227e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	for(int y=circle.y-circle.r;y<circle.y+circle.r;y++){
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	e03a      	b.n	8002302 <lcd_put_circ_to_buffer+0x8c>
		for(int x=circle.x-circle.r;x<circle.x+circle.r;x++){
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	e02c      	b.n	80022f0 <lcd_put_circ_to_buffer+0x7a>
			if(x>=0 && x<LCD_WIDTH && y>=0 && y<LCD_HEIGHT){
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	2b00      	cmp	r3, #0
 800229a:	db26      	blt.n	80022ea <lcd_put_circ_to_buffer+0x74>
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	2bef      	cmp	r3, #239	@ 0xef
 80022a0:	dc23      	bgt.n	80022ea <lcd_put_circ_to_buffer+0x74>
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	db20      	blt.n	80022ea <lcd_put_circ_to_buffer+0x74>
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80022ae:	da1c      	bge.n	80022ea <lcd_put_circ_to_buffer+0x74>
				if( ( (x-circle.x)*(x-circle.x)+(y-circle.y)*(y-circle.y)) <= (circle.r*circle.r)){
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	6939      	ldr	r1, [r7, #16]
 80022ba:	1a8a      	subs	r2, r1, r2
 80022bc:	fb03 f202 	mul.w	r2, r3, r2
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6979      	ldr	r1, [r7, #20]
 80022c4:	1acb      	subs	r3, r1, r3
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	6978      	ldr	r0, [r7, #20]
 80022ca:	1a41      	subs	r1, r0, r1
 80022cc:	fb01 f303 	mul.w	r3, r1, r3
 80022d0:	441a      	add	r2, r3
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	68b9      	ldr	r1, [r7, #8]
 80022d6:	fb01 f303 	mul.w	r3, r1, r3
 80022da:	429a      	cmp	r2, r3
 80022dc:	dc05      	bgt.n	80022ea <lcd_put_circ_to_buffer+0x74>
					lcd_put_pixel(x, y, circle.color);
 80022de:	89bb      	ldrh	r3, [r7, #12]
 80022e0:	461a      	mov	r2, r3
 80022e2:	6979      	ldr	r1, [r7, #20]
 80022e4:	6938      	ldr	r0, [r7, #16]
 80022e6:	f7ff ff69 	bl	80021bc <lcd_put_pixel>
		for(int x=circle.x-circle.r;x<circle.x+circle.r;x++){
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	3301      	adds	r3, #1
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	4413      	add	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	dbcc      	blt.n	8002296 <lcd_put_circ_to_buffer+0x20>
	for(int y=circle.y-circle.r;y<circle.y+circle.r;y++){
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	3301      	adds	r3, #1
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4413      	add	r3, r2
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	429a      	cmp	r2, r3
 800230c:	dbbe      	blt.n	800228c <lcd_put_circ_to_buffer+0x16>
				}
			}
		}
	}
}
 800230e:	bf00      	nop
 8002310:	bf00      	nop
 8002312:	371c      	adds	r7, #28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd90      	pop	{r4, r7, pc}

08002318 <put_figures_to_buffer>:
static void put_figures_to_buffer(void){
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af02      	add	r7, sp, #8
	for(int i=0; i<LCD_WIDTH*LCD_HEIGHT;i++) {
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	e00d      	b.n	8002340 <put_figures_to_buffer+0x28>
 8002324:	231f      	movs	r3, #31
 8002326:	607b      	str	r3, [r7, #4]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	ba5b      	rev16	r3, r3
 800232c:	603b      	str	r3, [r7, #0]
  return result;
 800232e:	683b      	ldr	r3, [r7, #0]
		screen_buffer[i] = __REV16(BLUE);
 8002330:	b299      	uxth	r1, r3
 8002332:	4a14      	ldr	r2, [pc, #80]	@ (8002384 <put_figures_to_buffer+0x6c>)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i<LCD_WIDTH*LCD_HEIGHT;i++) {
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	3301      	adds	r3, #1
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8002346:	dbed      	blt.n	8002324 <put_figures_to_buffer+0xc>
	}

	for(int i=0;i<RECTS_AMOUNT;i++){
 8002348:	2300      	movs	r3, #0
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	e00e      	b.n	800236c <put_figures_to_buffer+0x54>
		lcd_put_rect_to_buffer(rects[i]);
 800234e:	490e      	ldr	r1, [pc, #56]	@ (8002388 <put_figures_to_buffer+0x70>)
 8002350:	68ba      	ldr	r2, [r7, #8]
 8002352:	4613      	mov	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	9200      	str	r2, [sp, #0]
 8002360:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002362:	f7ff ff4d 	bl	8002200 <lcd_put_rect_to_buffer>
	for(int i=0;i<RECTS_AMOUNT;i++){
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	3301      	adds	r3, #1
 800236a:	60bb      	str	r3, [r7, #8]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2b09      	cmp	r3, #9
 8002370:	dded      	ble.n	800234e <put_figures_to_buffer+0x36>
	}
	lcd_put_circ_to_buffer(player);
 8002372:	4b06      	ldr	r3, [pc, #24]	@ (800238c <put_figures_to_buffer+0x74>)
 8002374:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002376:	f7ff ff7e 	bl	8002276 <lcd_put_circ_to_buffer>
}
 800237a:	bf00      	nop
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	200003e4 	.word	0x200003e4
 8002388:	2000030c 	.word	0x2000030c
 800238c:	200003d4 	.word	0x200003d4

08002390 <lcd_update>:
void lcd_update(void){
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
	put_figures_to_buffer();
 8002394:	f7ff ffc0 	bl	8002318 <put_figures_to_buffer>

	current_chunk = 0;
 8002398:	4b20      	ldr	r3, [pc, #128]	@ (800241c <lcd_update+0x8c>)
 800239a:	2200      	movs	r2, #0
 800239c:	801a      	strh	r2, [r3, #0]
	lcd_set_window(0, current_chunk*y_per_chunk, LCD_WIDTH, LCD_HEIGHT/how_many_chunks);
 800239e:	4b1f      	ldr	r3, [pc, #124]	@ (800241c <lcd_update+0x8c>)
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <lcd_update+0x90>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	fb03 f102 	mul.w	r1, r3, r2
 80023ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002424 <lcd_update+0x94>)
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80023b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80023ba:	22f0      	movs	r2, #240	@ 0xf0
 80023bc:	2000      	movs	r0, #0
 80023be:	f7ff fcb9 	bl	8001d34 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 80023c2:	202c      	movs	r0, #44	@ 0x2c
 80023c4:	f7ff fbdc 	bl	8001b80 <lcd_cmd>
	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_SET);
 80023c8:	2201      	movs	r2, #1
 80023ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023ce:	4816      	ldr	r0, [pc, #88]	@ (8002428 <lcd_update+0x98>)
 80023d0:	f002 f844 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 80023d4:	2200      	movs	r2, #0
 80023d6:	2104      	movs	r1, #4
 80023d8:	4814      	ldr	r0, [pc, #80]	@ (800242c <lcd_update+0x9c>)
 80023da:	f002 f83f 	bl	800445c <HAL_GPIO_WritePin>

	if (!spi5_acquire()) return;
 80023de:	f000 fbe5 	bl	8002bac <spi5_acquire>
 80023e2:	4603      	mov	r3, r0
 80023e4:	f083 0301 	eor.w	r3, r3, #1
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d114      	bne.n	8002418 <lcd_update+0x88>

	HAL_SPI_Transmit_DMA(&hspi5, (uint8_t*)(screen_buffer + (current_chunk * chunk_size)), 2*chunk_size);
 80023ee:	4b0b      	ldr	r3, [pc, #44]	@ (800241c <lcd_update+0x8c>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	461a      	mov	r2, r3
 80023f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <lcd_update+0xa0>)
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	fb02 f303 	mul.w	r3, r2, r3
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002434 <lcd_update+0xa4>)
 8002400:	1899      	adds	r1, r3, r2
 8002402:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <lcd_update+0xa0>)
 8002404:	881b      	ldrh	r3, [r3, #0]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	b29b      	uxth	r3, r3
 800240a:	461a      	mov	r2, r3
 800240c:	480a      	ldr	r0, [pc, #40]	@ (8002438 <lcd_update+0xa8>)
 800240e:	f005 fe5b 	bl	80080c8 <HAL_SPI_Transmit_DMA>

	spi5_release();
 8002412:	f000 fbdf 	bl	8002bd4 <spi5_release>
 8002416:	e000      	b.n	800241a <lcd_update+0x8a>
	if (!spi5_acquire()) return;
 8002418:	bf00      	nop
}
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20025be4 	.word	0x20025be4
 8002420:	20025be8 	.word	0x20025be8
 8002424:	20000000 	.word	0x20000000
 8002428:	40020c00 	.word	0x40020c00
 800242c:	40020800 	.word	0x40020800
 8002430:	20025be6 	.word	0x20025be6
 8002434:	200003e4 	.word	0x200003e4
 8002438:	20025cb4 	.word	0x20025cb4

0800243c <lcd_transfer_done>:
void lcd_transfer_done(void){
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_SET);
 8002440:	2201      	movs	r2, #1
 8002442:	2104      	movs	r1, #4
 8002444:	4802      	ldr	r0, [pc, #8]	@ (8002450 <lcd_transfer_done+0x14>)
 8002446:	f002 f809 	bl	800445c <HAL_GPIO_WritePin>
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40020800 	.word	0x40020800

08002454 <send_next_chunk>:
bool lcd_is_busy(void){
	if (HAL_SPI_GetState(&hspi5) == HAL_SPI_STATE_BUSY) return true;
	else return false;
}
static void send_next_chunk(void){
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
	lcd_set_window(0, current_chunk*y_per_chunk, LCD_WIDTH, LCD_HEIGHT/how_many_chunks);
 8002458:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <send_next_chunk+0x88>)
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	4b20      	ldr	r3, [pc, #128]	@ (80024e0 <send_next_chunk+0x8c>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	fb03 f102 	mul.w	r1, r3, r2
 8002466:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <send_next_chunk+0x90>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	461a      	mov	r2, r3
 800246c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002470:	fb93 f3f2 	sdiv	r3, r3, r2
 8002474:	22f0      	movs	r2, #240	@ 0xf0
 8002476:	2000      	movs	r0, #0
 8002478:	f7ff fc5c 	bl	8001d34 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 800247c:	202c      	movs	r0, #44	@ 0x2c
 800247e:	f7ff fb7f 	bl	8001b80 <lcd_cmd>
	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_SET);
 8002482:	2201      	movs	r2, #1
 8002484:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002488:	4817      	ldr	r0, [pc, #92]	@ (80024e8 <send_next_chunk+0x94>)
 800248a:	f001 ffe7 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 800248e:	2200      	movs	r2, #0
 8002490:	2104      	movs	r1, #4
 8002492:	4816      	ldr	r0, [pc, #88]	@ (80024ec <send_next_chunk+0x98>)
 8002494:	f001 ffe2 	bl	800445c <HAL_GPIO_WritePin>
	lcd_ready = false;
 8002498:	4b15      	ldr	r3, [pc, #84]	@ (80024f0 <send_next_chunk+0x9c>)
 800249a:	2200      	movs	r2, #0
 800249c:	701a      	strb	r2, [r3, #0]
	if (!spi5_acquire()) return;
 800249e:	f000 fb85 	bl	8002bac <spi5_acquire>
 80024a2:	4603      	mov	r3, r0
 80024a4:	f083 0301 	eor.w	r3, r3, #1
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d114      	bne.n	80024d8 <send_next_chunk+0x84>
	HAL_SPI_Transmit_DMA(&hspi5, (uint8_t*)(screen_buffer + (current_chunk * chunk_size)), 2*chunk_size);
 80024ae:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <send_next_chunk+0x88>)
 80024b0:	881b      	ldrh	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <send_next_chunk+0xa0>)
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	fb02 f303 	mul.w	r3, r2, r3
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <send_next_chunk+0xa4>)
 80024c0:	1899      	adds	r1, r3, r2
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <send_next_chunk+0xa0>)
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	461a      	mov	r2, r3
 80024cc:	480b      	ldr	r0, [pc, #44]	@ (80024fc <send_next_chunk+0xa8>)
 80024ce:	f005 fdfb 	bl	80080c8 <HAL_SPI_Transmit_DMA>

	spi5_release();
 80024d2:	f000 fb7f 	bl	8002bd4 <spi5_release>
 80024d6:	e000      	b.n	80024da <send_next_chunk+0x86>
	if (!spi5_acquire()) return;
 80024d8:	bf00      	nop
}
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20025be4 	.word	0x20025be4
 80024e0:	20025be8 	.word	0x20025be8
 80024e4:	20000000 	.word	0x20000000
 80024e8:	40020c00 	.word	0x40020c00
 80024ec:	40020800 	.word	0x40020800
 80024f0:	20000002 	.word	0x20000002
 80024f4:	20025be6 	.word	0x20025be6
 80024f8:	200003e4 	.word	0x200003e4
 80024fc:	20025cb4 	.word	0x20025cb4

08002500 <go_for_next_chunk>:
void go_for_next_chunk(void){
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	current_chunk++;
 8002504:	4b0a      	ldr	r3, [pc, #40]	@ (8002530 <go_for_next_chunk+0x30>)
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	3301      	adds	r3, #1
 800250a:	b29a      	uxth	r2, r3
 800250c:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <go_for_next_chunk+0x30>)
 800250e:	801a      	strh	r2, [r3, #0]
	if (current_chunk < how_many_chunks) {
 8002510:	4b07      	ldr	r3, [pc, #28]	@ (8002530 <go_for_next_chunk+0x30>)
 8002512:	881a      	ldrh	r2, [r3, #0]
 8002514:	4b07      	ldr	r3, [pc, #28]	@ (8002534 <go_for_next_chunk+0x34>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d202      	bcs.n	8002522 <go_for_next_chunk+0x22>
		send_next_chunk();
 800251c:	f7ff ff9a 	bl	8002454 <send_next_chunk>
	}
	else {
		lcd_ready=true;
		lcd_transfer_done();
	}
}
 8002520:	e004      	b.n	800252c <go_for_next_chunk+0x2c>
		lcd_ready=true;
 8002522:	4b05      	ldr	r3, [pc, #20]	@ (8002538 <go_for_next_chunk+0x38>)
 8002524:	2201      	movs	r2, #1
 8002526:	701a      	strb	r2, [r3, #0]
		lcd_transfer_done();
 8002528:	f7ff ff88 	bl	800243c <lcd_transfer_done>
}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20025be4 	.word	0x20025be4
 8002534:	20000000 	.word	0x20000000
 8002538:	20000002 	.word	0x20000002

0800253c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08e      	sub	sp, #56	@ 0x38
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002542:	1d3b      	adds	r3, r7, #4
 8002544:	2234      	movs	r2, #52	@ 0x34
 8002546:	2100      	movs	r1, #0
 8002548:	4618      	mov	r0, r3
 800254a:	f009 fd97 	bl	800c07c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800254e:	4b39      	ldr	r3, [pc, #228]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002550:	4a39      	ldr	r2, [pc, #228]	@ (8002638 <MX_LTDC_Init+0xfc>)
 8002552:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002554:	4b37      	ldr	r3, [pc, #220]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002556:	2200      	movs	r2, #0
 8002558:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800255a:	4b36      	ldr	r3, [pc, #216]	@ (8002634 <MX_LTDC_Init+0xf8>)
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002560:	4b34      	ldr	r3, [pc, #208]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002562:	2200      	movs	r2, #0
 8002564:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002566:	4b33      	ldr	r3, [pc, #204]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002568:	2200      	movs	r2, #0
 800256a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800256c:	4b31      	ldr	r3, [pc, #196]	@ (8002634 <MX_LTDC_Init+0xf8>)
 800256e:	2209      	movs	r2, #9
 8002570:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8002572:	4b30      	ldr	r3, [pc, #192]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002574:	2201      	movs	r2, #1
 8002576:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8002578:	4b2e      	ldr	r3, [pc, #184]	@ (8002634 <MX_LTDC_Init+0xf8>)
 800257a:	221d      	movs	r2, #29
 800257c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800257e:	4b2d      	ldr	r3, [pc, #180]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002580:	2203      	movs	r2, #3
 8002582:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8002584:	4b2b      	ldr	r3, [pc, #172]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002586:	f240 120d 	movw	r2, #269	@ 0x10d
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800258c:	4b29      	ldr	r3, [pc, #164]	@ (8002634 <MX_LTDC_Init+0xf8>)
 800258e:	f240 1243 	movw	r2, #323	@ 0x143
 8002592:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8002594:	4b27      	ldr	r3, [pc, #156]	@ (8002634 <MX_LTDC_Init+0xf8>)
 8002596:	f240 1217 	movw	r2, #279	@ 0x117
 800259a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 800259c:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <MX_LTDC_Init+0xf8>)
 800259e:	f240 1247 	movw	r2, #327	@ 0x147
 80025a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80025a4:	4b23      	ldr	r3, [pc, #140]	@ (8002634 <MX_LTDC_Init+0xf8>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80025ac:	4b21      	ldr	r3, [pc, #132]	@ (8002634 <MX_LTDC_Init+0xf8>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80025b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002634 <MX_LTDC_Init+0xf8>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80025bc:	481d      	ldr	r0, [pc, #116]	@ (8002634 <MX_LTDC_Init+0xf8>)
 80025be:	f003 fecd 	bl	800635c <HAL_LTDC_Init>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80025c8:	f000 faea 	bl	8002ba0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80025d0:	23f0      	movs	r3, #240	@ 0xf0
 80025d2:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80025d8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80025dc:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80025de:	2302      	movs	r3, #2
 80025e0:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80025e2:	23ff      	movs	r3, #255	@ 0xff
 80025e4:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80025ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025ee:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80025f0:	2307      	movs	r3, #7
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80025f4:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 80025f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 80025fa:	23f0      	movs	r3, #240	@ 0xf0
 80025fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 80025fe:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002602:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8002604:	2300      	movs	r3, #0
 8002606:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8002610:	2300      	movs	r3, #0
 8002612:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	2200      	movs	r2, #0
 800261a:	4619      	mov	r1, r3
 800261c:	4805      	ldr	r0, [pc, #20]	@ (8002634 <MX_LTDC_Init+0xf8>)
 800261e:	f004 f82f 	bl	8006680 <HAL_LTDC_ConfigLayer>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8002628:	f000 faba 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800262c:	bf00      	nop
 800262e:	3738      	adds	r7, #56	@ 0x38
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20025bec 	.word	0x20025bec
 8002638:	40016800 	.word	0x40016800

0800263c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b09a      	sub	sp, #104	@ 0x68
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002644:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002658:	2230      	movs	r2, #48	@ 0x30
 800265a:	2100      	movs	r1, #0
 800265c:	4618      	mov	r0, r3
 800265e:	f009 fd0d 	bl	800c07c <memset>
  if(ltdcHandle->Instance==LTDC)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a85      	ldr	r2, [pc, #532]	@ (800287c <HAL_LTDC_MspInit+0x240>)
 8002668:	4293      	cmp	r3, r2
 800266a:	f040 8102 	bne.w	8002872 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800266e:	2308      	movs	r3, #8
 8002670:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8002672:	2332      	movs	r3, #50	@ 0x32
 8002674:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002676:	2302      	movs	r3, #2
 8002678:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800267a:	2300      	movs	r3, #0
 800267c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800267e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002682:	4618      	mov	r0, r3
 8002684:	f004 fe9c 	bl	80073c0 <HAL_RCCEx_PeriphCLKConfig>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800268e:	f000 fa87 	bl	8002ba0 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	623b      	str	r3, [r7, #32]
 8002696:	4b7a      	ldr	r3, [pc, #488]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269a:	4a79      	ldr	r2, [pc, #484]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 800269c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026a2:	4b77      	ldr	r3, [pc, #476]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026aa:	623b      	str	r3, [r7, #32]
 80026ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
 80026b2:	4b73      	ldr	r3, [pc, #460]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	4a72      	ldr	r2, [pc, #456]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026b8:	f043 0320 	orr.w	r3, r3, #32
 80026bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026be:	4b70      	ldr	r3, [pc, #448]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f003 0320 	and.w	r3, r3, #32
 80026c6:	61fb      	str	r3, [r7, #28]
 80026c8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	61bb      	str	r3, [r7, #24]
 80026ce:	4b6c      	ldr	r3, [pc, #432]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	4a6b      	ldr	r2, [pc, #428]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026d4:	f043 0301 	orr.w	r3, r3, #1
 80026d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026da:	4b69      	ldr	r3, [pc, #420]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	4b65      	ldr	r3, [pc, #404]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	4a64      	ldr	r2, [pc, #400]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026f0:	f043 0302 	orr.w	r3, r3, #2
 80026f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f6:	4b62      	ldr	r3, [pc, #392]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	4b5e      	ldr	r3, [pc, #376]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	4a5d      	ldr	r2, [pc, #372]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 800270c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002710:	6313      	str	r3, [r2, #48]	@ 0x30
 8002712:	4b5b      	ldr	r3, [pc, #364]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	4b57      	ldr	r3, [pc, #348]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	4a56      	ldr	r2, [pc, #344]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002728:	f043 0304 	orr.w	r3, r3, #4
 800272c:	6313      	str	r3, [r2, #48]	@ 0x30
 800272e:	4b54      	ldr	r3, [pc, #336]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	f003 0304 	and.w	r3, r3, #4
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	4b50      	ldr	r3, [pc, #320]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	4a4f      	ldr	r2, [pc, #316]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 8002744:	f043 0308 	orr.w	r3, r3, #8
 8002748:	6313      	str	r3, [r2, #48]	@ 0x30
 800274a:	4b4d      	ldr	r3, [pc, #308]	@ (8002880 <HAL_LTDC_MspInit+0x244>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	f003 0308 	and.w	r3, r3, #8
 8002752:	60bb      	str	r3, [r7, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800275a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002764:	2300      	movs	r3, #0
 8002766:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002768:	230e      	movs	r3, #14
 800276a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800276c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002770:	4619      	mov	r1, r3
 8002772:	4844      	ldr	r0, [pc, #272]	@ (8002884 <HAL_LTDC_MspInit+0x248>)
 8002774:	f001 fcc6 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002778:	f641 0358 	movw	r3, #6232	@ 0x1858
 800277c:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002782:	2300      	movs	r3, #0
 8002784:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002786:	2300      	movs	r3, #0
 8002788:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800278a:	230e      	movs	r3, #14
 800278c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002792:	4619      	mov	r1, r3
 8002794:	483c      	ldr	r0, [pc, #240]	@ (8002888 <HAL_LTDC_MspInit+0x24c>)
 8002796:	f001 fcb5 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800279a:	2303      	movs	r3, #3
 800279c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a6:	2300      	movs	r3, #0
 80027a8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80027aa:	2309      	movs	r3, #9
 80027ac:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80027b2:	4619      	mov	r1, r3
 80027b4:	4835      	ldr	r0, [pc, #212]	@ (800288c <HAL_LTDC_MspInit+0x250>)
 80027b6:	f001 fca5 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80027ba:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80027be:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c0:	2302      	movs	r3, #2
 80027c2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c8:	2300      	movs	r3, #0
 80027ca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80027cc:	230e      	movs	r3, #14
 80027ce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80027d4:	4619      	mov	r1, r3
 80027d6:	482d      	ldr	r0, [pc, #180]	@ (800288c <HAL_LTDC_MspInit+0x250>)
 80027d8:	f001 fc94 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80027dc:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80027e0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e2:	2302      	movs	r3, #2
 80027e4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	2300      	movs	r3, #0
 80027ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80027ee:	230e      	movs	r3, #14
 80027f0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80027f6:	4619      	mov	r1, r3
 80027f8:	4825      	ldr	r0, [pc, #148]	@ (8002890 <HAL_LTDC_MspInit+0x254>)
 80027fa:	f001 fc83 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80027fe:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002802:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002804:	2302      	movs	r3, #2
 8002806:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280c:	2300      	movs	r3, #0
 800280e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002810:	230e      	movs	r3, #14
 8002812:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002814:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002818:	4619      	mov	r1, r3
 800281a:	481e      	ldr	r0, [pc, #120]	@ (8002894 <HAL_LTDC_MspInit+0x258>)
 800281c:	f001 fc72 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2D6_Pin;
 8002820:	2348      	movs	r3, #72	@ 0x48
 8002822:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002824:	2302      	movs	r3, #2
 8002826:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2300      	movs	r3, #0
 800282e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002830:	230e      	movs	r3, #14
 8002832:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002834:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002838:	4619      	mov	r1, r3
 800283a:	4817      	ldr	r0, [pc, #92]	@ (8002898 <HAL_LTDC_MspInit+0x25c>)
 800283c:	f001 fc62 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002840:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002844:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002852:	2309      	movs	r3, #9
 8002854:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002856:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800285a:	4619      	mov	r1, r3
 800285c:	480c      	ldr	r0, [pc, #48]	@ (8002890 <HAL_LTDC_MspInit+0x254>)
 800285e:	f001 fc51 	bl	8004104 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	2105      	movs	r1, #5
 8002866:	2058      	movs	r0, #88	@ 0x58
 8002868:	f000 feaa 	bl	80035c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800286c:	2058      	movs	r0, #88	@ 0x58
 800286e:	f000 fec3 	bl	80035f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8002872:	bf00      	nop
 8002874:	3768      	adds	r7, #104	@ 0x68
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40016800 	.word	0x40016800
 8002880:	40023800 	.word	0x40023800
 8002884:	40021400 	.word	0x40021400
 8002888:	40020000 	.word	0x40020000
 800288c:	40020400 	.word	0x40020400
 8002890:	40021800 	.word	0x40021800
 8002894:	40020800 	.word	0x40020800
 8002898:	40020c00 	.word	0x40020c00

0800289c <ball_set_speed>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ball_set_speed(){
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
	int dx = (int)(gyro_scaled_data_s.x) - 13;
 80028a2:	4b23      	ldr	r3, [pc, #140]	@ (8002930 <ball_set_speed+0x94>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028ac:	ee17 3a90 	vmov	r3, s15
 80028b0:	3b0d      	subs	r3, #13
 80028b2:	607b      	str	r3, [r7, #4]
	int dy = (int)(gyro_scaled_data_s.y);
 80028b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002930 <ball_set_speed+0x94>)
 80028b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80028ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028be:	ee17 3a90 	vmov	r3, s15
 80028c2:	603b      	str	r3, [r7, #0]

	if (abs(dx) < 5) dx=0;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f113 0f04 	cmn.w	r3, #4
 80028ca:	db04      	blt.n	80028d6 <ball_set_speed+0x3a>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	dc01      	bgt.n	80028d6 <ball_set_speed+0x3a>
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]
	if (abs(dy) < 5) dy=0;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	f113 0f04 	cmn.w	r3, #4
 80028dc:	db04      	blt.n	80028e8 <ball_set_speed+0x4c>
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	2b04      	cmp	r3, #4
 80028e2:	dc01      	bgt.n	80028e8 <ball_set_speed+0x4c>
 80028e4:	2300      	movs	r3, #0
 80028e6:	603b      	str	r3, [r7, #0]
	if(dx==0 && dy==0)return;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d102      	bne.n	80028f4 <ball_set_speed+0x58>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d016      	beq.n	8002922 <ball_set_speed+0x86>

	speed_x -= dy;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002934 <ball_set_speed+0x98>)
 80028f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	b29b      	uxth	r3, r3
 8002904:	b21a      	sxth	r2, r3
 8002906:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <ball_set_speed+0x98>)
 8002908:	801a      	strh	r2, [r3, #0]
	speed_y -= dx;
 800290a:	4b0b      	ldr	r3, [pc, #44]	@ (8002938 <ball_set_speed+0x9c>)
 800290c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002910:	b29a      	uxth	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	b29b      	uxth	r3, r3
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	b29b      	uxth	r3, r3
 800291a:	b21a      	sxth	r2, r3
 800291c:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <ball_set_speed+0x9c>)
 800291e:	801a      	strh	r2, [r3, #0]
 8002920:	e000      	b.n	8002924 <ball_set_speed+0x88>
	if(dx==0 && dy==0)return;
 8002922:	bf00      	nop
//	else speed_y -= 10 * dy/dy;


//	speed_x = -3;
//	speed_y = -3;
}
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	20025c9c 	.word	0x20025c9c
 8002934:	20025cae 	.word	0x20025cae
 8002938:	20025cb0 	.word	0x20025cb0

0800293c <ball_move>:
void ball_move(){
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	lcd_update_circle(speed_x, speed_y, 0);
 8002940:	4b06      	ldr	r3, [pc, #24]	@ (800295c <ball_move+0x20>)
 8002942:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002946:	4618      	mov	r0, r3
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <ball_move+0x24>)
 800294a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800294e:	2200      	movs	r2, #0
 8002950:	4619      	mov	r1, r3
 8002952:	f7ff fc0b 	bl	800216c <lcd_update_circle>
	// odbicie -> lcd_update_circle(-0.5*speed_x, -0.5*speed_y, 0);
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20025cae 	.word	0x20025cae
 8002960:	20025cb0 	.word	0x20025cb0

08002964 <HAL_SPI_TxCpltCallback>:
	} else {
		clicked = 0;
	}
}

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi5) {
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <HAL_SPI_TxCpltCallback+0x1c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d101      	bne.n	8002978 <HAL_SPI_TxCpltCallback+0x14>
		go_for_next_chunk();
 8002974:	f7ff fdc4 	bl	8002500 <go_for_next_chunk>
//		if (lcd_ready) {
//			printf("LCD ready\r\n");
//			gyro_get_filtered_data(&gyro_raw_data_s);
//		}
	}
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20025cb4 	.word	0x20025cb4

08002984 <set_new_figs>:
void set_new_figs(void) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af02      	add	r7, sp, #8
	lcd_set_rectangle(0, 0, 0, 100, 100, RED);
 800298a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800298e:	9301      	str	r3, [sp, #4]
 8002990:	2364      	movs	r3, #100	@ 0x64
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2364      	movs	r3, #100	@ 0x64
 8002996:	2200      	movs	r2, #0
 8002998:	2100      	movs	r1, #0
 800299a:	2000      	movs	r0, #0
 800299c:	f7ff f9fc 	bl	8001d98 <lcd_set_rectangle>
	lcd_set_circle(LCD_WIDTH/2, LCD_HEIGHT/2, 20, GREEN);
 80029a0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80029a4:	2214      	movs	r2, #20
 80029a6:	21a0      	movs	r1, #160	@ 0xa0
 80029a8:	2078      	movs	r0, #120	@ 0x78
 80029aa:	f7ff fa37 	bl	8001e1c <lcd_set_circle>
}
 80029ae:	bf00      	nop
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029ba:	f000 fce3 	bl	8003384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029be:	f000 f869 	bl	8002a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029c2:	f7fe fc33 	bl	800122c <MX_GPIO_Init>
  MX_DMA_Init();
 80029c6:	f7fe facb 	bl	8000f60 <MX_DMA_Init>
  MX_CRC_Init();
 80029ca:	f7fe fa93 	bl	8000ef4 <MX_CRC_Init>
  MX_DMA2D_Init();
 80029ce:	f7fe fae7 	bl	8000fa0 <MX_DMA2D_Init>
  MX_FMC_Init();
 80029d2:	f7fe fb3f 	bl	8001054 <MX_FMC_Init>
  MX_I2C3_Init();
 80029d6:	f7ff f829 	bl	8001a2c <MX_I2C3_Init>
  MX_LTDC_Init();
 80029da:	f7ff fdaf 	bl	800253c <MX_LTDC_Init>
  MX_SPI5_Init();
 80029de:	f000 f905 	bl	8002bec <MX_SPI5_Init>
  MX_TIM1_Init();
 80029e2:	f000 fb6f 	bl	80030c4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80029e6:	f000 fc31 	bl	800324c <MX_USART1_UART_Init>
  MX_TIM7_Init();
 80029ea:	f000 fbbb 	bl	8003164 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	lcd_init();
 80029ee:	f7ff f94d 	bl	8001c8c <lcd_init>
	for (int y = 0; y < LCD_HEIGHT; y++) {
 80029f2:	2300      	movs	r3, #0
 80029f4:	607b      	str	r3, [r7, #4]
 80029f6:	e010      	b.n	8002a1a <main+0x66>
		for (int x = 0; x < LCD_WIDTH; x++) {
 80029f8:	2300      	movs	r3, #0
 80029fa:	603b      	str	r3, [r7, #0]
 80029fc:	e007      	b.n	8002a0e <main+0x5a>
			lcd_put_pixel(x, y, BLUE);
 80029fe:	221f      	movs	r2, #31
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	6838      	ldr	r0, [r7, #0]
 8002a04:	f7ff fbda 	bl	80021bc <lcd_put_pixel>
		for (int x = 0; x < LCD_WIDTH; x++) {
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	603b      	str	r3, [r7, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	2bef      	cmp	r3, #239	@ 0xef
 8002a12:	ddf4      	ble.n	80029fe <main+0x4a>
	for (int y = 0; y < LCD_HEIGHT; y++) {
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3301      	adds	r3, #1
 8002a18:	607b      	str	r3, [r7, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002a20:	dbea      	blt.n	80029f8 <main+0x44>
		}
	}
	set_new_figs();
 8002a22:	f7ff ffaf 	bl	8002984 <set_new_figs>
	lcd_update();
 8002a26:	f7ff fcb3 	bl	8002390 <lcd_update>


	HAL_Delay(300); //żeby LCD skończył swoje przesyłanie
 8002a2a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002a2e:	f000 fceb 	bl	8003408 <HAL_Delay>
	gyro_init();
 8002a32:	f7fe fd3b 	bl	80014ac <gyro_init>
	gyro_calculate_offset(&gyro_offset_s);
 8002a36:	4810      	ldr	r0, [pc, #64]	@ (8002a78 <main+0xc4>)
 8002a38:	f7fe ff02 	bl	8001840 <gyro_calculate_offset>

	HAL_TIM_Base_Start_IT(&htim7);
 8002a3c:	480f      	ldr	r0, [pc, #60]	@ (8002a7c <main+0xc8>)
 8002a3e:	f005 fe1d 	bl	800867c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
		gyro_get_filtered_data(&gyro_raw_data_s);
 8002a42:	480f      	ldr	r0, [pc, #60]	@ (8002a80 <main+0xcc>)
 8002a44:	f7fe fd8a 	bl	800155c <gyro_get_filtered_data>
		gyro_compensate_and_scale(&gyro_raw_data_s, &gyro_offset_s, &gyro_scaled_data_s);
 8002a48:	4a0e      	ldr	r2, [pc, #56]	@ (8002a84 <main+0xd0>)
 8002a4a:	490b      	ldr	r1, [pc, #44]	@ (8002a78 <main+0xc4>)
 8002a4c:	480c      	ldr	r0, [pc, #48]	@ (8002a80 <main+0xcc>)
 8002a4e:	f7fe ff69 	bl	8001924 <gyro_compensate_and_scale>
		ball_set_speed();
 8002a52:	f7ff ff23 	bl	800289c <ball_set_speed>
		printf("%d %d\r\n",speed_x, speed_y);
 8002a56:	4b0c      	ldr	r3, [pc, #48]	@ (8002a88 <main+0xd4>)
 8002a58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a8c <main+0xd8>)
 8002a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a64:	461a      	mov	r2, r3
 8002a66:	480a      	ldr	r0, [pc, #40]	@ (8002a90 <main+0xdc>)
 8002a68:	f009 f9c0 	bl	800bdec <iprintf>
//		lcd_update();
		HAL_Delay(100);
 8002a6c:	2064      	movs	r0, #100	@ 0x64
 8002a6e:	f000 fccb 	bl	8003408 <HAL_Delay>
		gyro_get_filtered_data(&gyro_raw_data_s);
 8002a72:	bf00      	nop
 8002a74:	e7e5      	b.n	8002a42 <main+0x8e>
 8002a76:	bf00      	nop
 8002a78:	20025ca8 	.word	0x20025ca8
 8002a7c:	20025e00 	.word	0x20025e00
 8002a80:	20025c94 	.word	0x20025c94
 8002a84:	20025c9c 	.word	0x20025c9c
 8002a88:	20025cae 	.word	0x20025cae
 8002a8c:	20025cb0 	.word	0x20025cb0
 8002a90:	0800dd20 	.word	0x0800dd20

08002a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b094      	sub	sp, #80	@ 0x50
 8002a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a9a:	f107 0320 	add.w	r3, r7, #32
 8002a9e:	2230      	movs	r2, #48	@ 0x30
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f009 faea 	bl	800c07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa8:	f107 030c 	add.w	r3, r7, #12
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab8:	2300      	movs	r3, #0
 8002aba:	60bb      	str	r3, [r7, #8]
 8002abc:	4b28      	ldr	r3, [pc, #160]	@ (8002b60 <SystemClock_Config+0xcc>)
 8002abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac0:	4a27      	ldr	r2, [pc, #156]	@ (8002b60 <SystemClock_Config+0xcc>)
 8002ac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac8:	4b25      	ldr	r3, [pc, #148]	@ (8002b60 <SystemClock_Config+0xcc>)
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	607b      	str	r3, [r7, #4]
 8002ad8:	4b22      	ldr	r3, [pc, #136]	@ (8002b64 <SystemClock_Config+0xd0>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ae0:	4a20      	ldr	r2, [pc, #128]	@ (8002b64 <SystemClock_Config+0xd0>)
 8002ae2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b64 <SystemClock_Config+0xd0>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002af0:	607b      	str	r3, [r7, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002af4:	2301      	movs	r3, #1
 8002af6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002af8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002afe:	2302      	movs	r3, #2
 8002b00:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b02:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002b08:	2304      	movs	r3, #4
 8002b0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002b0c:	2348      	movs	r3, #72	@ 0x48
 8002b0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b10:	2302      	movs	r3, #2
 8002b12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002b14:	2303      	movs	r3, #3
 8002b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b18:	f107 0320 	add.w	r3, r7, #32
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f003 ff85 	bl	8006a2c <HAL_RCC_OscConfig>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002b28:	f000 f83a 	bl	8002ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b2c:	230f      	movs	r3, #15
 8002b2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b30:	2302      	movs	r3, #2
 8002b32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b42:	f107 030c 	add.w	r3, r7, #12
 8002b46:	2102      	movs	r1, #2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f004 f9e7 	bl	8006f1c <HAL_RCC_ClockConfig>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002b54:	f000 f824 	bl	8002ba0 <Error_Handler>
  }
}
 8002b58:	bf00      	nop
 8002b5a:	3750      	adds	r7, #80	@ 0x50
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40007000 	.word	0x40007000

08002b68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a08      	ldr	r2, [pc, #32]	@ (8002b98 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d102      	bne.n	8002b80 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    HAL_IncTick();
 8002b7a:	f000 fc25 	bl	80033c8 <HAL_IncTick>
  /* USER CODE BEGIN Callback 1 */
  else if(htim->Instance == TIM7) {
	  ball_move();
  }
  /* USER CODE END Callback 1 */
}
 8002b7e:	e006      	b.n	8002b8e <HAL_TIM_PeriodElapsedCallback+0x26>
  else if(htim->Instance == TIM7) {
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d101      	bne.n	8002b8e <HAL_TIM_PeriodElapsedCallback+0x26>
	  ball_move();
 8002b8a:	f7ff fed7 	bl	800293c <ball_move>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40001000 	.word	0x40001000
 8002b9c:	40001400 	.word	0x40001400

08002ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ba4:	b672      	cpsid	i
}
 8002ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ba8:	bf00      	nop
 8002baa:	e7fd      	b.n	8002ba8 <Error_Handler+0x8>

08002bac <spi5_acquire>:
/* USER CODE BEGIN 0 */


static volatile bool spi5_busy = false;  //flaga informująca czy SPI5 jest zajęte

bool spi5_acquire(void) {  //zajmij SPI, gdy jest wolne
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0

	if (spi5_busy) return false;
 8002bb0:	4b07      	ldr	r3, [pc, #28]	@ (8002bd0 <spi5_acquire+0x24>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <spi5_acquire+0x12>
 8002bba:	2300      	movs	r3, #0
 8002bbc:	e003      	b.n	8002bc6 <spi5_acquire+0x1a>

    spi5_busy = true;
 8002bbe:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <spi5_acquire+0x24>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	701a      	strb	r2, [r3, #0]
    return true;
 8002bc4:	2301      	movs	r3, #1
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	20025cb2 	.word	0x20025cb2

08002bd4 <spi5_release>:

void spi5_release(void) { //zwolnij SPI
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
    spi5_busy = false;
 8002bd8:	4b03      	ldr	r3, [pc, #12]	@ (8002be8 <spi5_release+0x14>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
}
 8002bde:	bf00      	nop
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	20025cb2 	.word	0x20025cb2

08002bec <MX_SPI5_Init>:
SPI_HandleTypeDef hspi5;
DMA_HandleTypeDef hdma_spi5_tx;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8002bf0:	4b17      	ldr	r3, [pc, #92]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002bf2:	4a18      	ldr	r2, [pc, #96]	@ (8002c54 <MX_SPI5_Init+0x68>)
 8002bf4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002bf6:	4b16      	ldr	r3, [pc, #88]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002bf8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002bfc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002bfe:	4b14      	ldr	r3, [pc, #80]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c04:	4b12      	ldr	r3, [pc, #72]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c0a:	4b11      	ldr	r3, [pc, #68]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c10:	4b0f      	ldr	r3, [pc, #60]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002c16:	4b0e      	ldr	r3, [pc, #56]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c1c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c20:	2218      	movs	r2, #24
 8002c22:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c24:	4b0a      	ldr	r3, [pc, #40]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c2a:	4b09      	ldr	r3, [pc, #36]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c30:	4b07      	ldr	r3, [pc, #28]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002c36:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c38:	220a      	movs	r2, #10
 8002c3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002c3c:	4804      	ldr	r0, [pc, #16]	@ (8002c50 <MX_SPI5_Init+0x64>)
 8002c3e:	f004 fdb3 	bl	80077a8 <HAL_SPI_Init>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002c48:	f7ff ffaa 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002c4c:	bf00      	nop
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	20025cb4 	.word	0x20025cb4
 8002c54:	40015000 	.word	0x40015000

08002c58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08a      	sub	sp, #40	@ 0x28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c60:	f107 0314 	add.w	r3, r7, #20
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
 8002c6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a30      	ldr	r2, [pc, #192]	@ (8002d38 <HAL_SPI_MspInit+0xe0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d15a      	bne.n	8002d30 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	4b2f      	ldr	r3, [pc, #188]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	4a2e      	ldr	r2, [pc, #184]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
 8002c84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c8a:	4b2c      	ldr	r3, [pc, #176]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c92:	613b      	str	r3, [r7, #16]
 8002c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	4b28      	ldr	r3, [pc, #160]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9e:	4a27      	ldr	r2, [pc, #156]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
 8002ca0:	f043 0320 	orr.w	r3, r3, #32
 8002ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ca6:	4b25      	ldr	r3, [pc, #148]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	f003 0320 	and.w	r3, r3, #32
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002cb2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002cc4:	2305      	movs	r3, #5
 8002cc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002cc8:	f107 0314 	add.w	r3, r7, #20
 8002ccc:	4619      	mov	r1, r3
 8002cce:	481c      	ldr	r0, [pc, #112]	@ (8002d40 <HAL_SPI_MspInit+0xe8>)
 8002cd0:	f001 fa18 	bl	8004104 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002cd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002d48 <HAL_SPI_MspInit+0xf0>)
 8002cd8:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8002cda:	4b1a      	ldr	r3, [pc, #104]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002cdc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002ce0:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ce2:	4b18      	ldr	r3, [pc, #96]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002ce4:	2240      	movs	r2, #64	@ 0x40
 8002ce6:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ce8:	4b16      	ldr	r3, [pc, #88]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002cee:	4b15      	ldr	r3, [pc, #84]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002cf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf4:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cf6:	4b13      	ldr	r3, [pc, #76]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfc:	4b11      	ldr	r3, [pc, #68]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8002d02:	4b10      	ldr	r3, [pc, #64]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d08:	4b0e      	ldr	r3, [pc, #56]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8002d14:	480b      	ldr	r0, [pc, #44]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002d16:	f000 fc99 	bl	800364c <HAL_DMA_Init>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002d20:	f7ff ff3e 	bl	8002ba0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi5_tx);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a07      	ldr	r2, [pc, #28]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002d28:	649a      	str	r2, [r3, #72]	@ 0x48
 8002d2a:	4a06      	ldr	r2, [pc, #24]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8002d30:	bf00      	nop
 8002d32:	3728      	adds	r7, #40	@ 0x28
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40015000 	.word	0x40015000
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40021400 	.word	0x40021400
 8002d44:	20025d0c 	.word	0x20025d0c
 8002d48:	40026470 	.word	0x40026470

08002d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	4b12      	ldr	r3, [pc, #72]	@ (8002da0 <HAL_MspInit+0x54>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	4a11      	ldr	r2, [pc, #68]	@ (8002da0 <HAL_MspInit+0x54>)
 8002d5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d62:	4b0f      	ldr	r3, [pc, #60]	@ (8002da0 <HAL_MspInit+0x54>)
 8002d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d6a:	607b      	str	r3, [r7, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	603b      	str	r3, [r7, #0]
 8002d72:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <HAL_MspInit+0x54>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	4a0a      	ldr	r2, [pc, #40]	@ (8002da0 <HAL_MspInit+0x54>)
 8002d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d7e:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <HAL_MspInit+0x54>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	210f      	movs	r1, #15
 8002d8e:	f06f 0001 	mvn.w	r0, #1
 8002d92:	f000 fc15 	bl	80035c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d96:	bf00      	nop
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40023800 	.word	0x40023800

08002da4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08e      	sub	sp, #56	@ 0x38
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002db4:	2300      	movs	r3, #0
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	4b33      	ldr	r3, [pc, #204]	@ (8002e88 <HAL_InitTick+0xe4>)
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	4a32      	ldr	r2, [pc, #200]	@ (8002e88 <HAL_InitTick+0xe4>)
 8002dbe:	f043 0310 	orr.w	r3, r3, #16
 8002dc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dc4:	4b30      	ldr	r3, [pc, #192]	@ (8002e88 <HAL_InitTick+0xe4>)
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc8:	f003 0310 	and.w	r3, r3, #16
 8002dcc:	60fb      	str	r3, [r7, #12]
 8002dce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002dd0:	f107 0210 	add.w	r2, r7, #16
 8002dd4:	f107 0314 	add.w	r3, r7, #20
 8002dd8:	4611      	mov	r1, r2
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f004 fabe 	bl	800735c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002de0:	6a3b      	ldr	r3, [r7, #32]
 8002de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d103      	bne.n	8002df2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002dea:	f004 fa8f 	bl	800730c <HAL_RCC_GetPCLK1Freq>
 8002dee:	6378      	str	r0, [r7, #52]	@ 0x34
 8002df0:	e004      	b.n	8002dfc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002df2:	f004 fa8b 	bl	800730c <HAL_RCC_GetPCLK1Freq>
 8002df6:	4603      	mov	r3, r0
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dfe:	4a23      	ldr	r2, [pc, #140]	@ (8002e8c <HAL_InitTick+0xe8>)
 8002e00:	fba2 2303 	umull	r2, r3, r2, r3
 8002e04:	0c9b      	lsrs	r3, r3, #18
 8002e06:	3b01      	subs	r3, #1
 8002e08:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e0a:	4b21      	ldr	r3, [pc, #132]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e0c:	4a21      	ldr	r2, [pc, #132]	@ (8002e94 <HAL_InitTick+0xf0>)
 8002e0e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e10:	4b1f      	ldr	r3, [pc, #124]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e12:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e16:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e18:	4a1d      	ldr	r2, [pc, #116]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e24:	4b1a      	ldr	r3, [pc, #104]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e2a:	4b19      	ldr	r3, [pc, #100]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002e30:	4817      	ldr	r0, [pc, #92]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e32:	f005 fbd3 	bl	80085dc <HAL_TIM_Base_Init>
 8002e36:	4603      	mov	r3, r0
 8002e38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e3c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d11b      	bne.n	8002e7c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002e44:	4812      	ldr	r0, [pc, #72]	@ (8002e90 <HAL_InitTick+0xec>)
 8002e46:	f005 fc19 	bl	800867c <HAL_TIM_Base_Start_IT>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e50:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d111      	bne.n	8002e7c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e58:	2036      	movs	r0, #54	@ 0x36
 8002e5a:	f000 fbcd 	bl	80035f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b0f      	cmp	r3, #15
 8002e62:	d808      	bhi.n	8002e76 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002e64:	2200      	movs	r2, #0
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	2036      	movs	r0, #54	@ 0x36
 8002e6a:	f000 fba9 	bl	80035c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e98 <HAL_InitTick+0xf4>)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6013      	str	r3, [r2, #0]
 8002e74:	e002      	b.n	8002e7c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002e7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3738      	adds	r7, #56	@ 0x38
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	431bde83 	.word	0x431bde83
 8002e90:	20025d6c 	.word	0x20025d6c
 8002e94:	40001000 	.word	0x40001000
 8002e98:	20000008 	.word	0x20000008

08002e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ea0:	bf00      	nop
 8002ea2:	e7fd      	b.n	8002ea0 <NMI_Handler+0x4>

08002ea4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ea8:	bf00      	nop
 8002eaa:	e7fd      	b.n	8002ea8 <HardFault_Handler+0x4>

08002eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002eb0:	bf00      	nop
 8002eb2:	e7fd      	b.n	8002eb0 <MemManage_Handler+0x4>

08002eb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <BusFault_Handler+0x4>

08002ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <UsageFault_Handler+0x4>

08002ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ec8:	bf00      	nop
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
	...

08002ed4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ed8:	4802      	ldr	r0, [pc, #8]	@ (8002ee4 <TIM6_DAC_IRQHandler+0x10>)
 8002eda:	f005 fc3f 	bl	800875c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20025d6c 	.word	0x20025d6c

08002ee8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002eec:	4802      	ldr	r0, [pc, #8]	@ (8002ef8 <TIM7_IRQHandler+0x10>)
 8002eee:	f005 fc35 	bl	800875c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20025e00 	.word	0x20025e00

08002efc <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8002f00:	4802      	ldr	r0, [pc, #8]	@ (8002f0c <DMA2_Stream4_IRQHandler+0x10>)
 8002f02:	f000 fca9 	bl	8003858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002f06:	bf00      	nop
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	20025d0c 	.word	0x20025d0c

08002f10 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002f14:	4802      	ldr	r0, [pc, #8]	@ (8002f20 <OTG_HS_IRQHandler+0x10>)
 8002f16:	f001 faba 	bl	800448e <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20025f80 	.word	0x20025f80

08002f24 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002f28:	4802      	ldr	r0, [pc, #8]	@ (8002f34 <LTDC_IRQHandler+0x10>)
 8002f2a:	f003 fae7 	bl	80064fc <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20025bec 	.word	0x20025bec

08002f38 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002f3c:	4802      	ldr	r0, [pc, #8]	@ (8002f48 <DMA2D_IRQHandler+0x10>)
 8002f3e:	f000 ff3e 	bl	8003dbe <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000200 	.word	0x20000200

08002f4c <_getpid>:
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	2301      	movs	r3, #1
 8002f52:	4618      	mov	r0, r3
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <_kill>:
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
 8002f66:	f009 f8eb 	bl	800c140 <__errno>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2216      	movs	r2, #22
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <_exit>:
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7ff ffe7 	bl	8002f5c <_kill>
 8002f8e:	bf00      	nop
 8002f90:	e7fd      	b.n	8002f8e <_exit+0x12>

08002f92 <_read>:
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b086      	sub	sp, #24
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	e00a      	b.n	8002fba <_read+0x28>
 8002fa4:	f3af 8000 	nop.w
 8002fa8:	4601      	mov	r1, r0
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	60ba      	str	r2, [r7, #8]
 8002fb0:	b2ca      	uxtb	r2, r1
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	dbf0      	blt.n	8002fa4 <_read+0x12>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <_close>:
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fd8:	4618      	mov	r0, r3
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <_fstat>:
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ff4:	605a      	str	r2, [r3, #4]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <_isatty>:
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	2301      	movs	r3, #1
 800300e:	4618      	mov	r0, r3
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <_lseek>:
 800301a:	b480      	push	{r7}
 800301c:	b085      	sub	sp, #20
 800301e:	af00      	add	r7, sp, #0
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	2300      	movs	r3, #0
 8003028:	4618      	mov	r0, r3
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <_sbrk>:
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	4a14      	ldr	r2, [pc, #80]	@ (8003090 <_sbrk+0x5c>)
 800303e:	4b15      	ldr	r3, [pc, #84]	@ (8003094 <_sbrk+0x60>)
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	4b13      	ldr	r3, [pc, #76]	@ (8003098 <_sbrk+0x64>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d102      	bne.n	8003056 <_sbrk+0x22>
 8003050:	4b11      	ldr	r3, [pc, #68]	@ (8003098 <_sbrk+0x64>)
 8003052:	4a12      	ldr	r2, [pc, #72]	@ (800309c <_sbrk+0x68>)
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	4b10      	ldr	r3, [pc, #64]	@ (8003098 <_sbrk+0x64>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4413      	add	r3, r2
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	429a      	cmp	r2, r3
 8003062:	d207      	bcs.n	8003074 <_sbrk+0x40>
 8003064:	f009 f86c 	bl	800c140 <__errno>
 8003068:	4603      	mov	r3, r0
 800306a:	220c      	movs	r2, #12
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003072:	e009      	b.n	8003088 <_sbrk+0x54>
 8003074:	4b08      	ldr	r3, [pc, #32]	@ (8003098 <_sbrk+0x64>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	4b07      	ldr	r3, [pc, #28]	@ (8003098 <_sbrk+0x64>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4413      	add	r3, r2
 8003082:	4a05      	ldr	r2, [pc, #20]	@ (8003098 <_sbrk+0x64>)
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4618      	mov	r0, r3
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20030000 	.word	0x20030000
 8003094:	00000400 	.word	0x00000400
 8003098:	20025db4 	.word	0x20025db4
 800309c:	200264b0 	.word	0x200264b0

080030a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030a4:	4b06      	ldr	r3, [pc, #24]	@ (80030c0 <SystemInit+0x20>)
 80030a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030aa:	4a05      	ldr	r2, [pc, #20]	@ (80030c0 <SystemInit+0x20>)
 80030ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030ca:	f107 0308 	add.w	r3, r7, #8
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	605a      	str	r2, [r3, #4]
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030d8:	463b      	mov	r3, r7
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80030e0:	4b1e      	ldr	r3, [pc, #120]	@ (800315c <MX_TIM1_Init+0x98>)
 80030e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003160 <MX_TIM1_Init+0x9c>)
 80030e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80030e6:	4b1d      	ldr	r3, [pc, #116]	@ (800315c <MX_TIM1_Init+0x98>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ec:	4b1b      	ldr	r3, [pc, #108]	@ (800315c <MX_TIM1_Init+0x98>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80030f2:	4b1a      	ldr	r3, [pc, #104]	@ (800315c <MX_TIM1_Init+0x98>)
 80030f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030fa:	4b18      	ldr	r3, [pc, #96]	@ (800315c <MX_TIM1_Init+0x98>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003100:	4b16      	ldr	r3, [pc, #88]	@ (800315c <MX_TIM1_Init+0x98>)
 8003102:	2200      	movs	r2, #0
 8003104:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003106:	4b15      	ldr	r3, [pc, #84]	@ (800315c <MX_TIM1_Init+0x98>)
 8003108:	2200      	movs	r2, #0
 800310a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800310c:	4813      	ldr	r0, [pc, #76]	@ (800315c <MX_TIM1_Init+0x98>)
 800310e:	f005 fa65 	bl	80085dc <HAL_TIM_Base_Init>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003118:	f7ff fd42 	bl	8002ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800311c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003120:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003122:	f107 0308 	add.w	r3, r7, #8
 8003126:	4619      	mov	r1, r3
 8003128:	480c      	ldr	r0, [pc, #48]	@ (800315c <MX_TIM1_Init+0x98>)
 800312a:	f005 fc07 	bl	800893c <HAL_TIM_ConfigClockSource>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003134:	f7ff fd34 	bl	8002ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003138:	2300      	movs	r3, #0
 800313a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800313c:	2300      	movs	r3, #0
 800313e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003140:	463b      	mov	r3, r7
 8003142:	4619      	mov	r1, r3
 8003144:	4805      	ldr	r0, [pc, #20]	@ (800315c <MX_TIM1_Init+0x98>)
 8003146:	f005 fe2f 	bl	8008da8 <HAL_TIMEx_MasterConfigSynchronization>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003150:	f7ff fd26 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003154:	bf00      	nop
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20025db8 	.word	0x20025db8
 8003160:	40010000 	.word	0x40010000

08003164 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800316a:	463b      	mov	r3, r7
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003172:	4b15      	ldr	r3, [pc, #84]	@ (80031c8 <MX_TIM7_Init+0x64>)
 8003174:	4a15      	ldr	r2, [pc, #84]	@ (80031cc <MX_TIM7_Init+0x68>)
 8003176:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = TIM7_PRESCALER;
 8003178:	4b13      	ldr	r3, [pc, #76]	@ (80031c8 <MX_TIM7_Init+0x64>)
 800317a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800317e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003180:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <MX_TIM7_Init+0x64>)
 8003182:	2200      	movs	r2, #0
 8003184:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = TIM7_PERIOD;
 8003186:	4b10      	ldr	r3, [pc, #64]	@ (80031c8 <MX_TIM7_Init+0x64>)
 8003188:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800318c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800318e:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <MX_TIM7_Init+0x64>)
 8003190:	2200      	movs	r2, #0
 8003192:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003194:	480c      	ldr	r0, [pc, #48]	@ (80031c8 <MX_TIM7_Init+0x64>)
 8003196:	f005 fa21 	bl	80085dc <HAL_TIM_Base_Init>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80031a0:	f7ff fcfe 	bl	8002ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031a4:	2300      	movs	r3, #0
 80031a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031a8:	2300      	movs	r3, #0
 80031aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80031ac:	463b      	mov	r3, r7
 80031ae:	4619      	mov	r1, r3
 80031b0:	4805      	ldr	r0, [pc, #20]	@ (80031c8 <MX_TIM7_Init+0x64>)
 80031b2:	f005 fdf9 	bl	8008da8 <HAL_TIMEx_MasterConfigSynchronization>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80031bc:	f7ff fcf0 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80031c0:	bf00      	nop
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	20025e00 	.word	0x20025e00
 80031cc:	40001400 	.word	0x40001400

080031d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a18      	ldr	r2, [pc, #96]	@ (8003240 <HAL_TIM_Base_MspInit+0x70>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d10e      	bne.n	8003200 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	4b17      	ldr	r3, [pc, #92]	@ (8003244 <HAL_TIM_Base_MspInit+0x74>)
 80031e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ea:	4a16      	ldr	r2, [pc, #88]	@ (8003244 <HAL_TIM_Base_MspInit+0x74>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031f2:	4b14      	ldr	r3, [pc, #80]	@ (8003244 <HAL_TIM_Base_MspInit+0x74>)
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80031fe:	e01a      	b.n	8003236 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a10      	ldr	r2, [pc, #64]	@ (8003248 <HAL_TIM_Base_MspInit+0x78>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d115      	bne.n	8003236 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	4b0d      	ldr	r3, [pc, #52]	@ (8003244 <HAL_TIM_Base_MspInit+0x74>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	4a0c      	ldr	r2, [pc, #48]	@ (8003244 <HAL_TIM_Base_MspInit+0x74>)
 8003214:	f043 0320 	orr.w	r3, r3, #32
 8003218:	6413      	str	r3, [r2, #64]	@ 0x40
 800321a:	4b0a      	ldr	r3, [pc, #40]	@ (8003244 <HAL_TIM_Base_MspInit+0x74>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	60bb      	str	r3, [r7, #8]
 8003224:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8003226:	2200      	movs	r2, #0
 8003228:	2105      	movs	r1, #5
 800322a:	2037      	movs	r0, #55	@ 0x37
 800322c:	f000 f9c8 	bl	80035c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003230:	2037      	movs	r0, #55	@ 0x37
 8003232:	f000 f9e1 	bl	80035f8 <HAL_NVIC_EnableIRQ>
}
 8003236:	bf00      	nop
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	40010000 	.word	0x40010000
 8003244:	40023800 	.word	0x40023800
 8003248:	40001400 	.word	0x40001400

0800324c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003250:	4b11      	ldr	r3, [pc, #68]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003252:	4a12      	ldr	r2, [pc, #72]	@ (800329c <MX_USART1_UART_Init+0x50>)
 8003254:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003256:	4b10      	ldr	r3, [pc, #64]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003258:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800325c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800325e:	4b0e      	ldr	r3, [pc, #56]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003260:	2200      	movs	r2, #0
 8003262:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003264:	4b0c      	ldr	r3, [pc, #48]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003266:	2200      	movs	r2, #0
 8003268:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800326a:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 800326c:	2200      	movs	r2, #0
 800326e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003270:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003272:	220c      	movs	r2, #12
 8003274:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003276:	4b08      	ldr	r3, [pc, #32]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003278:	2200      	movs	r2, #0
 800327a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800327c:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 800327e:	2200      	movs	r2, #0
 8003280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003282:	4805      	ldr	r0, [pc, #20]	@ (8003298 <MX_USART1_UART_Init+0x4c>)
 8003284:	f005 fe20 	bl	8008ec8 <HAL_UART_Init>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800328e:	f7ff fc87 	bl	8002ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003292:	bf00      	nop
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20025e48 	.word	0x20025e48
 800329c:	40011000 	.word	0x40011000

080032a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08a      	sub	sp, #40	@ 0x28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a8:	f107 0314 	add.w	r3, r7, #20
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	605a      	str	r2, [r3, #4]
 80032b2:	609a      	str	r2, [r3, #8]
 80032b4:	60da      	str	r2, [r3, #12]
 80032b6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a19      	ldr	r2, [pc, #100]	@ (8003324 <HAL_UART_MspInit+0x84>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d12c      	bne.n	800331c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	4b18      	ldr	r3, [pc, #96]	@ (8003328 <HAL_UART_MspInit+0x88>)
 80032c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ca:	4a17      	ldr	r2, [pc, #92]	@ (8003328 <HAL_UART_MspInit+0x88>)
 80032cc:	f043 0310 	orr.w	r3, r3, #16
 80032d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80032d2:	4b15      	ldr	r3, [pc, #84]	@ (8003328 <HAL_UART_MspInit+0x88>)
 80032d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d6:	f003 0310 	and.w	r3, r3, #16
 80032da:	613b      	str	r3, [r7, #16]
 80032dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	4b11      	ldr	r3, [pc, #68]	@ (8003328 <HAL_UART_MspInit+0x88>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	4a10      	ldr	r2, [pc, #64]	@ (8003328 <HAL_UART_MspInit+0x88>)
 80032e8:	f043 0301 	orr.w	r3, r3, #1
 80032ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003328 <HAL_UART_MspInit+0x88>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80032fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80032fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003300:	2302      	movs	r3, #2
 8003302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003308:	2303      	movs	r3, #3
 800330a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800330c:	2307      	movs	r3, #7
 800330e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003310:	f107 0314 	add.w	r3, r7, #20
 8003314:	4619      	mov	r1, r3
 8003316:	4805      	ldr	r0, [pc, #20]	@ (800332c <HAL_UART_MspInit+0x8c>)
 8003318:	f000 fef4 	bl	8004104 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800331c:	bf00      	nop
 800331e:	3728      	adds	r7, #40	@ 0x28
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40011000 	.word	0x40011000
 8003328:	40023800 	.word	0x40023800
 800332c:	40020000 	.word	0x40020000

08003330 <Reset_Handler>:
 8003330:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003368 <LoopFillZerobss+0xe>
 8003334:	f7ff feb4 	bl	80030a0 <SystemInit>
 8003338:	480c      	ldr	r0, [pc, #48]	@ (800336c <LoopFillZerobss+0x12>)
 800333a:	490d      	ldr	r1, [pc, #52]	@ (8003370 <LoopFillZerobss+0x16>)
 800333c:	4a0d      	ldr	r2, [pc, #52]	@ (8003374 <LoopFillZerobss+0x1a>)
 800333e:	2300      	movs	r3, #0
 8003340:	e002      	b.n	8003348 <LoopCopyDataInit>

08003342 <CopyDataInit>:
 8003342:	58d4      	ldr	r4, [r2, r3]
 8003344:	50c4      	str	r4, [r0, r3]
 8003346:	3304      	adds	r3, #4

08003348 <LoopCopyDataInit>:
 8003348:	18c4      	adds	r4, r0, r3
 800334a:	428c      	cmp	r4, r1
 800334c:	d3f9      	bcc.n	8003342 <CopyDataInit>
 800334e:	4a0a      	ldr	r2, [pc, #40]	@ (8003378 <LoopFillZerobss+0x1e>)
 8003350:	4c0a      	ldr	r4, [pc, #40]	@ (800337c <LoopFillZerobss+0x22>)
 8003352:	2300      	movs	r3, #0
 8003354:	e001      	b.n	800335a <LoopFillZerobss>

08003356 <FillZerobss>:
 8003356:	6013      	str	r3, [r2, #0]
 8003358:	3204      	adds	r2, #4

0800335a <LoopFillZerobss>:
 800335a:	42a2      	cmp	r2, r4
 800335c:	d3fb      	bcc.n	8003356 <FillZerobss>
 800335e:	f008 fef5 	bl	800c14c <__libc_init_array>
 8003362:	f7ff fb27 	bl	80029b4 <main>
 8003366:	4770      	bx	lr
 8003368:	20030000 	.word	0x20030000
 800336c:	20000000 	.word	0x20000000
 8003370:	200001dc 	.word	0x200001dc
 8003374:	0800e13c 	.word	0x0800e13c
 8003378:	200001dc 	.word	0x200001dc
 800337c:	200264ac 	.word	0x200264ac

08003380 <ADC_IRQHandler>:
 8003380:	e7fe      	b.n	8003380 <ADC_IRQHandler>
	...

08003384 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003388:	4b0e      	ldr	r3, [pc, #56]	@ (80033c4 <HAL_Init+0x40>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a0d      	ldr	r2, [pc, #52]	@ (80033c4 <HAL_Init+0x40>)
 800338e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003392:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <HAL_Init+0x40>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a0a      	ldr	r2, [pc, #40]	@ (80033c4 <HAL_Init+0x40>)
 800339a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800339e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033a0:	4b08      	ldr	r3, [pc, #32]	@ (80033c4 <HAL_Init+0x40>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a07      	ldr	r2, [pc, #28]	@ (80033c4 <HAL_Init+0x40>)
 80033a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033ac:	2003      	movs	r0, #3
 80033ae:	f000 f8fc 	bl	80035aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033b2:	200f      	movs	r0, #15
 80033b4:	f7ff fcf6 	bl	8002da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033b8:	f7ff fcc8 	bl	8002d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40023c00 	.word	0x40023c00

080033c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033cc:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <HAL_IncTick+0x20>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	461a      	mov	r2, r3
 80033d2:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <HAL_IncTick+0x24>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4413      	add	r3, r2
 80033d8:	4a04      	ldr	r2, [pc, #16]	@ (80033ec <HAL_IncTick+0x24>)
 80033da:	6013      	str	r3, [r2, #0]
}
 80033dc:	bf00      	nop
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	2000000c 	.word	0x2000000c
 80033ec:	20025e90 	.word	0x20025e90

080033f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return uwTick;
 80033f4:	4b03      	ldr	r3, [pc, #12]	@ (8003404 <HAL_GetTick+0x14>)
 80033f6:	681b      	ldr	r3, [r3, #0]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	20025e90 	.word	0x20025e90

08003408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003410:	f7ff ffee 	bl	80033f0 <HAL_GetTick>
 8003414:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003420:	d005      	beq.n	800342e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003422:	4b0a      	ldr	r3, [pc, #40]	@ (800344c <HAL_Delay+0x44>)
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	461a      	mov	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4413      	add	r3, r2
 800342c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800342e:	bf00      	nop
 8003430:	f7ff ffde 	bl	80033f0 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	429a      	cmp	r2, r3
 800343e:	d8f7      	bhi.n	8003430 <HAL_Delay+0x28>
  {
  }
}
 8003440:	bf00      	nop
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	2000000c 	.word	0x2000000c

08003450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003460:	4b0c      	ldr	r3, [pc, #48]	@ (8003494 <__NVIC_SetPriorityGrouping+0x44>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800346c:	4013      	ands	r3, r2
 800346e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003478:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800347c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003482:	4a04      	ldr	r2, [pc, #16]	@ (8003494 <__NVIC_SetPriorityGrouping+0x44>)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	60d3      	str	r3, [r2, #12]
}
 8003488:	bf00      	nop
 800348a:	3714      	adds	r7, #20
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800349c:	4b04      	ldr	r3, [pc, #16]	@ (80034b0 <__NVIC_GetPriorityGrouping+0x18>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	0a1b      	lsrs	r3, r3, #8
 80034a2:	f003 0307 	and.w	r3, r3, #7
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	e000ed00 	.word	0xe000ed00

080034b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	db0b      	blt.n	80034de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034c6:	79fb      	ldrb	r3, [r7, #7]
 80034c8:	f003 021f 	and.w	r2, r3, #31
 80034cc:	4907      	ldr	r1, [pc, #28]	@ (80034ec <__NVIC_EnableIRQ+0x38>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	2001      	movs	r0, #1
 80034d6:	fa00 f202 	lsl.w	r2, r0, r2
 80034da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	e000e100 	.word	0xe000e100

080034f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	6039      	str	r1, [r7, #0]
 80034fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003500:	2b00      	cmp	r3, #0
 8003502:	db0a      	blt.n	800351a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	b2da      	uxtb	r2, r3
 8003508:	490c      	ldr	r1, [pc, #48]	@ (800353c <__NVIC_SetPriority+0x4c>)
 800350a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350e:	0112      	lsls	r2, r2, #4
 8003510:	b2d2      	uxtb	r2, r2
 8003512:	440b      	add	r3, r1
 8003514:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003518:	e00a      	b.n	8003530 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	b2da      	uxtb	r2, r3
 800351e:	4908      	ldr	r1, [pc, #32]	@ (8003540 <__NVIC_SetPriority+0x50>)
 8003520:	79fb      	ldrb	r3, [r7, #7]
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	3b04      	subs	r3, #4
 8003528:	0112      	lsls	r2, r2, #4
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	440b      	add	r3, r1
 800352e:	761a      	strb	r2, [r3, #24]
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	e000e100 	.word	0xe000e100
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003544:	b480      	push	{r7}
 8003546:	b089      	sub	sp, #36	@ 0x24
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f1c3 0307 	rsb	r3, r3, #7
 800355e:	2b04      	cmp	r3, #4
 8003560:	bf28      	it	cs
 8003562:	2304      	movcs	r3, #4
 8003564:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	3304      	adds	r3, #4
 800356a:	2b06      	cmp	r3, #6
 800356c:	d902      	bls.n	8003574 <NVIC_EncodePriority+0x30>
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	3b03      	subs	r3, #3
 8003572:	e000      	b.n	8003576 <NVIC_EncodePriority+0x32>
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43da      	mvns	r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	401a      	ands	r2, r3
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800358c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	fa01 f303 	lsl.w	r3, r1, r3
 8003596:	43d9      	mvns	r1, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800359c:	4313      	orrs	r3, r2
         );
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3724      	adds	r7, #36	@ 0x24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b082      	sub	sp, #8
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff ff4c 	bl	8003450 <__NVIC_SetPriorityGrouping>
}
 80035b8:	bf00      	nop
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035d2:	f7ff ff61 	bl	8003498 <__NVIC_GetPriorityGrouping>
 80035d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	68b9      	ldr	r1, [r7, #8]
 80035dc:	6978      	ldr	r0, [r7, #20]
 80035de:	f7ff ffb1 	bl	8003544 <NVIC_EncodePriority>
 80035e2:	4602      	mov	r2, r0
 80035e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff ff80 	bl	80034f0 <__NVIC_SetPriority>
}
 80035f0:	bf00      	nop
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff ff54 	bl	80034b4 <__NVIC_EnableIRQ>
}
 800360c:	bf00      	nop
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e00e      	b.n	8003644 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	795b      	ldrb	r3, [r3, #5]
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d105      	bne.n	800363c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7fd fc70 	bl	8000f1c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3708      	adds	r7, #8
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003658:	f7ff feca 	bl	80033f0 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e099      	b.n	800379c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2202      	movs	r2, #2
 800366c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 0201 	bic.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003688:	e00f      	b.n	80036aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800368a:	f7ff feb1 	bl	80033f0 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b05      	cmp	r3, #5
 8003696:	d908      	bls.n	80036aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2220      	movs	r2, #32
 800369c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2203      	movs	r2, #3
 80036a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e078      	b.n	800379c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1e8      	bne.n	800368a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	4b38      	ldr	r3, [pc, #224]	@ (80037a4 <HAL_DMA_Init+0x158>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003700:	2b04      	cmp	r3, #4
 8003702:	d107      	bne.n	8003714 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370c:	4313      	orrs	r3, r2
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	697a      	ldr	r2, [r7, #20]
 800371a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f023 0307 	bic.w	r3, r3, #7
 800372a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373a:	2b04      	cmp	r3, #4
 800373c:	d117      	bne.n	800376e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	4313      	orrs	r3, r2
 8003746:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00e      	beq.n	800376e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 fa6f 	bl	8003c34 <DMA_CheckFifoParam>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d008      	beq.n	800376e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2240      	movs	r2, #64	@ 0x40
 8003760:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800376a:	2301      	movs	r3, #1
 800376c:	e016      	b.n	800379c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 fa26 	bl	8003bc8 <DMA_CalcBaseAndBitshift>
 800377c:	4603      	mov	r3, r0
 800377e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003784:	223f      	movs	r2, #63	@ 0x3f
 8003786:	409a      	lsls	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3718      	adds	r7, #24
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	f010803f 	.word	0xf010803f

080037a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_DMA_Start_IT+0x26>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e040      	b.n	8003850 <HAL_DMA_Start_IT+0xa8>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d12f      	bne.n	8003842 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2202      	movs	r2, #2
 80037e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	68b9      	ldr	r1, [r7, #8]
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 f9b8 	bl	8003b6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003800:	223f      	movs	r2, #63	@ 0x3f
 8003802:	409a      	lsls	r2, r3
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0216 	orr.w	r2, r2, #22
 8003816:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381c:	2b00      	cmp	r3, #0
 800381e:	d007      	beq.n	8003830 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0208 	orr.w	r2, r2, #8
 800382e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	e005      	b.n	800384e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800384a:	2302      	movs	r3, #2
 800384c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800384e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003864:	4b8e      	ldr	r3, [pc, #568]	@ (8003aa0 <HAL_DMA_IRQHandler+0x248>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a8e      	ldr	r2, [pc, #568]	@ (8003aa4 <HAL_DMA_IRQHandler+0x24c>)
 800386a:	fba2 2303 	umull	r2, r3, r2, r3
 800386e:	0a9b      	lsrs	r3, r3, #10
 8003870:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003876:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003882:	2208      	movs	r2, #8
 8003884:	409a      	lsls	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d01a      	beq.n	80038c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d013      	beq.n	80038c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0204 	bic.w	r2, r2, #4
 80038aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b0:	2208      	movs	r2, #8
 80038b2:	409a      	lsls	r2, r3
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038bc:	f043 0201 	orr.w	r2, r3, #1
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c8:	2201      	movs	r2, #1
 80038ca:	409a      	lsls	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	4013      	ands	r3, r2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d012      	beq.n	80038fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00b      	beq.n	80038fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e6:	2201      	movs	r2, #1
 80038e8:	409a      	lsls	r2, r3
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f2:	f043 0202 	orr.w	r2, r3, #2
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fe:	2204      	movs	r2, #4
 8003900:	409a      	lsls	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d012      	beq.n	8003930 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00b      	beq.n	8003930 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391c:	2204      	movs	r2, #4
 800391e:	409a      	lsls	r2, r3
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003928:	f043 0204 	orr.w	r2, r3, #4
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003934:	2210      	movs	r2, #16
 8003936:	409a      	lsls	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d043      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d03c      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003952:	2210      	movs	r2, #16
 8003954:	409a      	lsls	r2, r3
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d018      	beq.n	800399a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d108      	bne.n	8003988 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397a:	2b00      	cmp	r3, #0
 800397c:	d024      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	4798      	blx	r3
 8003986:	e01f      	b.n	80039c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800398c:	2b00      	cmp	r3, #0
 800398e:	d01b      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	4798      	blx	r3
 8003998:	e016      	b.n	80039c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d107      	bne.n	80039b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0208 	bic.w	r2, r2, #8
 80039b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d003      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	2220      	movs	r2, #32
 80039ce:	409a      	lsls	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4013      	ands	r3, r2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 808f 	beq.w	8003af8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0310 	and.w	r3, r3, #16
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 8087 	beq.w	8003af8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ee:	2220      	movs	r2, #32
 80039f0:	409a      	lsls	r2, r3
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b05      	cmp	r3, #5
 8003a00:	d136      	bne.n	8003a70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0216 	bic.w	r2, r2, #22
 8003a10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695a      	ldr	r2, [r3, #20]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d103      	bne.n	8003a32 <HAL_DMA_IRQHandler+0x1da>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0208 	bic.w	r2, r2, #8
 8003a40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a46:	223f      	movs	r2, #63	@ 0x3f
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d07e      	beq.n	8003b64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	4798      	blx	r3
        }
        return;
 8003a6e:	e079      	b.n	8003b64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d01d      	beq.n	8003aba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10d      	bne.n	8003aa8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d031      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	4798      	blx	r3
 8003a9c:	e02c      	b.n	8003af8 <HAL_DMA_IRQHandler+0x2a0>
 8003a9e:	bf00      	nop
 8003aa0:	20000004 	.word	0x20000004
 8003aa4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d023      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	4798      	blx	r3
 8003ab8:	e01e      	b.n	8003af8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10f      	bne.n	8003ae8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0210 	bic.w	r2, r2, #16
 8003ad6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d032      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d022      	beq.n	8003b52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2205      	movs	r2, #5
 8003b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	3301      	adds	r3, #1
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d307      	bcc.n	8003b40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1f2      	bne.n	8003b24 <HAL_DMA_IRQHandler+0x2cc>
 8003b3e:	e000      	b.n	8003b42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d005      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	4798      	blx	r3
 8003b62:	e000      	b.n	8003b66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b64:	bf00      	nop
    }
  }
}
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
 8003b78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b40      	cmp	r3, #64	@ 0x40
 8003b98:	d108      	bne.n	8003bac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003baa:	e007      	b.n	8003bbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	60da      	str	r2, [r3, #12]
}
 8003bbc:	bf00      	nop
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	3b10      	subs	r3, #16
 8003bd8:	4a14      	ldr	r2, [pc, #80]	@ (8003c2c <DMA_CalcBaseAndBitshift+0x64>)
 8003bda:	fba2 2303 	umull	r2, r3, r2, r3
 8003bde:	091b      	lsrs	r3, r3, #4
 8003be0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003be2:	4a13      	ldr	r2, [pc, #76]	@ (8003c30 <DMA_CalcBaseAndBitshift+0x68>)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4413      	add	r3, r2
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	461a      	mov	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d909      	bls.n	8003c0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bfe:	f023 0303 	bic.w	r3, r3, #3
 8003c02:	1d1a      	adds	r2, r3, #4
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c08:	e007      	b.n	8003c1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c12:	f023 0303 	bic.w	r3, r3, #3
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	aaaaaaab 	.word	0xaaaaaaab
 8003c30:	0800ddac 	.word	0x0800ddac

08003c34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d11f      	bne.n	8003c8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	2b03      	cmp	r3, #3
 8003c52:	d856      	bhi.n	8003d02 <DMA_CheckFifoParam+0xce>
 8003c54:	a201      	add	r2, pc, #4	@ (adr r2, 8003c5c <DMA_CheckFifoParam+0x28>)
 8003c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c5a:	bf00      	nop
 8003c5c:	08003c6d 	.word	0x08003c6d
 8003c60:	08003c7f 	.word	0x08003c7f
 8003c64:	08003c6d 	.word	0x08003c6d
 8003c68:	08003d03 	.word	0x08003d03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d046      	beq.n	8003d06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c7c:	e043      	b.n	8003d06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c86:	d140      	bne.n	8003d0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c8c:	e03d      	b.n	8003d0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c96:	d121      	bne.n	8003cdc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b03      	cmp	r3, #3
 8003c9c:	d837      	bhi.n	8003d0e <DMA_CheckFifoParam+0xda>
 8003c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca4 <DMA_CheckFifoParam+0x70>)
 8003ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca4:	08003cb5 	.word	0x08003cb5
 8003ca8:	08003cbb 	.word	0x08003cbb
 8003cac:	08003cb5 	.word	0x08003cb5
 8003cb0:	08003ccd 	.word	0x08003ccd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003cb8:	e030      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d025      	beq.n	8003d12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cca:	e022      	b.n	8003d12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003cd4:	d11f      	bne.n	8003d16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cda:	e01c      	b.n	8003d16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d903      	bls.n	8003cea <DMA_CheckFifoParam+0xb6>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b03      	cmp	r3, #3
 8003ce6:	d003      	beq.n	8003cf0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ce8:	e018      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	73fb      	strb	r3, [r7, #15]
      break;
 8003cee:	e015      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00e      	beq.n	8003d1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8003d00:	e00b      	b.n	8003d1a <DMA_CheckFifoParam+0xe6>
      break;
 8003d02:	bf00      	nop
 8003d04:	e00a      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      break;
 8003d06:	bf00      	nop
 8003d08:	e008      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      break;
 8003d0a:	bf00      	nop
 8003d0c:	e006      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      break;
 8003d0e:	bf00      	nop
 8003d10:	e004      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      break;
 8003d12:	bf00      	nop
 8003d14:	e002      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      break;   
 8003d16:	bf00      	nop
 8003d18:	e000      	b.n	8003d1c <DMA_CheckFifoParam+0xe8>
      break;
 8003d1a:	bf00      	nop
    }
  } 
  
  return status; 
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop

08003d2c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e03b      	b.n	8003db6 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7fd f956 	bl	8001004 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d7c:	f023 0107 	bic.w	r1, r3, #7
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003d96:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	68d1      	ldr	r1, [r2, #12]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6812      	ldr	r2, [r2, #0]
 8003da2:	430b      	orrs	r3, r1
 8003da4:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3708      	adds	r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b084      	sub	sp, #16
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d026      	beq.n	8003e2e <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d021      	beq.n	8003e2e <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003df8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfe:	f043 0201 	orr.w	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2204      	movs	r2, #4
 8003e12:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f003 0320 	and.w	r3, r3, #32
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d026      	beq.n	8003e86 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d021      	beq.n	8003e86 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e50:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2220      	movs	r2, #32
 8003e58:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5e:	f043 0202 	orr.w	r2, r3, #2
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2204      	movs	r2, #4
 8003e6a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f003 0308 	and.w	r3, r3, #8
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d026      	beq.n	8003ede <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d021      	beq.n	8003ede <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ea8:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2208      	movs	r2, #8
 8003eb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb6:	f043 0204 	orr.w	r2, r3, #4
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2204      	movs	r2, #4
 8003ec2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f003 0304 	and.w	r3, r3, #4
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d013      	beq.n	8003f10 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00e      	beq.n	8003f10 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f00:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2204      	movs	r2, #4
 8003f08:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f853 	bl	8003fb6 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d024      	beq.n	8003f64 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d01f      	beq.n	8003f64 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003f32:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2202      	movs	r2, #2
 8003f3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f003 0310 	and.w	r3, r3, #16
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01f      	beq.n	8003fae <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01a      	beq.n	8003fae <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f86:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2210      	movs	r2, #16
 8003f8e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 f80e 	bl	8003fca <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8003fae:	bf00      	nop
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b083      	sub	sp, #12
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003fca:	b480      	push	{r7}
 8003fcc:	b083      	sub	sp, #12
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
	...

08003fe0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b087      	sub	sp, #28
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d101      	bne.n	8004000 <HAL_DMA2D_ConfigLayer+0x20>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e079      	b.n	80040f4 <HAL_DMA2D_ConfigLayer+0x114>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	3318      	adds	r3, #24
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	4413      	add	r3, r2
 800401a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	041b      	lsls	r3, r3, #16
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800402a:	4b35      	ldr	r3, [pc, #212]	@ (8004100 <HAL_DMA2D_ConfigLayer+0x120>)
 800402c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	2b0a      	cmp	r3, #10
 8004034:	d003      	beq.n	800403e <HAL_DMA2D_ConfigLayer+0x5e>
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b09      	cmp	r3, #9
 800403c:	d107      	bne.n	800404e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	e005      	b.n	800405a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	061b      	lsls	r3, r3, #24
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	4313      	orrs	r3, r2
 8004058:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d120      	bne.n	80040a2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	43db      	mvns	r3, r3
 800406a:	ea02 0103 	and.w	r1, r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	430a      	orrs	r2, r1
 8004076:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	6812      	ldr	r2, [r2, #0]
 8004080:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b0a      	cmp	r3, #10
 8004088:	d003      	beq.n	8004092 <HAL_DMA2D_ConfigLayer+0xb2>
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b09      	cmp	r3, #9
 8004090:	d127      	bne.n	80040e2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800409e:	629a      	str	r2, [r3, #40]	@ 0x28
 80040a0:	e01f      	b.n	80040e2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	69da      	ldr	r2, [r3, #28]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	43db      	mvns	r3, r3
 80040ac:	ea02 0103 	and.w	r1, r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	6812      	ldr	r2, [r2, #0]
 80040c2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b0a      	cmp	r3, #10
 80040ca:	d003      	beq.n	80040d4 <HAL_DMA2D_ConfigLayer+0xf4>
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	2b09      	cmp	r3, #9
 80040d2:	d106      	bne.n	80040e2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80040e0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	371c      	adds	r7, #28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	ff03000f 	.word	0xff03000f

08004104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004104:	b480      	push	{r7}
 8004106:	b089      	sub	sp, #36	@ 0x24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004112:	2300      	movs	r3, #0
 8004114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004116:	2300      	movs	r3, #0
 8004118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800411a:	2300      	movs	r3, #0
 800411c:	61fb      	str	r3, [r7, #28]
 800411e:	e177      	b.n	8004410 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004120:	2201      	movs	r2, #1
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4013      	ands	r3, r2
 8004132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	429a      	cmp	r2, r3
 800413a:	f040 8166 	bne.w	800440a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b01      	cmp	r3, #1
 8004148:	d005      	beq.n	8004156 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004152:	2b02      	cmp	r3, #2
 8004154:	d130      	bne.n	80041b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	2203      	movs	r2, #3
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43db      	mvns	r3, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4013      	ands	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	68da      	ldr	r2, [r3, #12]
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	fa02 f303 	lsl.w	r3, r2, r3
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	4313      	orrs	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800418c:	2201      	movs	r2, #1
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	43db      	mvns	r3, r3
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4013      	ands	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	091b      	lsrs	r3, r3, #4
 80041a2:	f003 0201 	and.w	r2, r3, #1
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f003 0303 	and.w	r3, r3, #3
 80041c0:	2b03      	cmp	r3, #3
 80041c2:	d017      	beq.n	80041f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	2203      	movs	r2, #3
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4013      	ands	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f003 0303 	and.w	r3, r3, #3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d123      	bne.n	8004248 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	08da      	lsrs	r2, r3, #3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3208      	adds	r2, #8
 8004208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800420c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	220f      	movs	r2, #15
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	43db      	mvns	r3, r3
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	691a      	ldr	r2, [r3, #16]
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	4313      	orrs	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	08da      	lsrs	r2, r3, #3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	3208      	adds	r2, #8
 8004242:	69b9      	ldr	r1, [r7, #24]
 8004244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	2203      	movs	r2, #3
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4013      	ands	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 0203 	and.w	r2, r3, #3
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4313      	orrs	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 80c0 	beq.w	800440a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	4b66      	ldr	r3, [pc, #408]	@ (8004428 <HAL_GPIO_Init+0x324>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	4a65      	ldr	r2, [pc, #404]	@ (8004428 <HAL_GPIO_Init+0x324>)
 8004294:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004298:	6453      	str	r3, [r2, #68]	@ 0x44
 800429a:	4b63      	ldr	r3, [pc, #396]	@ (8004428 <HAL_GPIO_Init+0x324>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042a6:	4a61      	ldr	r2, [pc, #388]	@ (800442c <HAL_GPIO_Init+0x328>)
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	089b      	lsrs	r3, r3, #2
 80042ac:	3302      	adds	r3, #2
 80042ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	220f      	movs	r2, #15
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	43db      	mvns	r3, r3
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4013      	ands	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a58      	ldr	r2, [pc, #352]	@ (8004430 <HAL_GPIO_Init+0x32c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d037      	beq.n	8004342 <HAL_GPIO_Init+0x23e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a57      	ldr	r2, [pc, #348]	@ (8004434 <HAL_GPIO_Init+0x330>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d031      	beq.n	800433e <HAL_GPIO_Init+0x23a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a56      	ldr	r2, [pc, #344]	@ (8004438 <HAL_GPIO_Init+0x334>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02b      	beq.n	800433a <HAL_GPIO_Init+0x236>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a55      	ldr	r2, [pc, #340]	@ (800443c <HAL_GPIO_Init+0x338>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d025      	beq.n	8004336 <HAL_GPIO_Init+0x232>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a54      	ldr	r2, [pc, #336]	@ (8004440 <HAL_GPIO_Init+0x33c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01f      	beq.n	8004332 <HAL_GPIO_Init+0x22e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a53      	ldr	r2, [pc, #332]	@ (8004444 <HAL_GPIO_Init+0x340>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d019      	beq.n	800432e <HAL_GPIO_Init+0x22a>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a52      	ldr	r2, [pc, #328]	@ (8004448 <HAL_GPIO_Init+0x344>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <HAL_GPIO_Init+0x226>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a51      	ldr	r2, [pc, #324]	@ (800444c <HAL_GPIO_Init+0x348>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00d      	beq.n	8004326 <HAL_GPIO_Init+0x222>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a50      	ldr	r2, [pc, #320]	@ (8004450 <HAL_GPIO_Init+0x34c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d007      	beq.n	8004322 <HAL_GPIO_Init+0x21e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a4f      	ldr	r2, [pc, #316]	@ (8004454 <HAL_GPIO_Init+0x350>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d101      	bne.n	800431e <HAL_GPIO_Init+0x21a>
 800431a:	2309      	movs	r3, #9
 800431c:	e012      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800431e:	230a      	movs	r3, #10
 8004320:	e010      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004322:	2308      	movs	r3, #8
 8004324:	e00e      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004326:	2307      	movs	r3, #7
 8004328:	e00c      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800432a:	2306      	movs	r3, #6
 800432c:	e00a      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800432e:	2305      	movs	r3, #5
 8004330:	e008      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004332:	2304      	movs	r3, #4
 8004334:	e006      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004336:	2303      	movs	r3, #3
 8004338:	e004      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800433a:	2302      	movs	r3, #2
 800433c:	e002      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800433e:	2301      	movs	r3, #1
 8004340:	e000      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004342:	2300      	movs	r3, #0
 8004344:	69fa      	ldr	r2, [r7, #28]
 8004346:	f002 0203 	and.w	r2, r2, #3
 800434a:	0092      	lsls	r2, r2, #2
 800434c:	4093      	lsls	r3, r2
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	4313      	orrs	r3, r2
 8004352:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004354:	4935      	ldr	r1, [pc, #212]	@ (800442c <HAL_GPIO_Init+0x328>)
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	089b      	lsrs	r3, r3, #2
 800435a:	3302      	adds	r3, #2
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004362:	4b3d      	ldr	r3, [pc, #244]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	43db      	mvns	r3, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4013      	ands	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004386:	4a34      	ldr	r2, [pc, #208]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800438c:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_GPIO_Init+0x354>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b0:	4a29      	ldr	r2, [pc, #164]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043b6:	4b28      	ldr	r3, [pc, #160]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	43db      	mvns	r3, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	4013      	ands	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043da:	4a1f      	ldr	r2, [pc, #124]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	43db      	mvns	r3, r3
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	4013      	ands	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3301      	adds	r3, #1
 800440e:	61fb      	str	r3, [r7, #28]
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b0f      	cmp	r3, #15
 8004414:	f67f ae84 	bls.w	8004120 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3724      	adds	r7, #36	@ 0x24
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	40013800 	.word	0x40013800
 8004430:	40020000 	.word	0x40020000
 8004434:	40020400 	.word	0x40020400
 8004438:	40020800 	.word	0x40020800
 800443c:	40020c00 	.word	0x40020c00
 8004440:	40021000 	.word	0x40021000
 8004444:	40021400 	.word	0x40021400
 8004448:	40021800 	.word	0x40021800
 800444c:	40021c00 	.word	0x40021c00
 8004450:	40022000 	.word	0x40022000
 8004454:	40022400 	.word	0x40022400
 8004458:	40013c00 	.word	0x40013c00

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	619a      	str	r2, [r3, #24]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b086      	sub	sp, #24
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4618      	mov	r0, r3
 80044a6:	f005 faef 	bl	8009a88 <USB_GetMode>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	f040 80fb 	bne.w	80046a8 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f005 fab2 	bl	8009a20 <USB_ReadInterrupts>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 80f1 	beq.w	80046a6 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f005 faa9 	bl	8009a20 <USB_ReadInterrupts>
 80044ce:	4603      	mov	r3, r0
 80044d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044d8:	d104      	bne.n	80044e4 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80044e2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f005 fa99 	bl	8009a20 <USB_ReadInterrupts>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044f8:	d104      	bne.n	8004504 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004502:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4618      	mov	r0, r3
 800450a:	f005 fa89 	bl	8009a20 <USB_ReadInterrupts>
 800450e:	4603      	mov	r3, r0
 8004510:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004514:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004518:	d104      	bne.n	8004524 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004522:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f005 fa79 	bl	8009a20 <USB_ReadInterrupts>
 800452e:	4603      	mov	r3, r0
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b02      	cmp	r3, #2
 8004536:	d103      	bne.n	8004540 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2202      	movs	r2, #2
 800453e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4618      	mov	r0, r3
 8004546:	f005 fa6b 	bl	8009a20 <USB_ReadInterrupts>
 800454a:	4603      	mov	r3, r0
 800454c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004550:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004554:	d120      	bne.n	8004598 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800455e:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0301 	and.w	r3, r3, #1
 800456c:	2b00      	cmp	r3, #0
 800456e:	d113      	bne.n	8004598 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004570:	2110      	movs	r1, #16
 8004572:	6938      	ldr	r0, [r7, #16]
 8004574:	f005 f99c 	bl	80098b0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004578:	6938      	ldr	r0, [r7, #16]
 800457a:	f005 f9cb 	bl	8009914 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	7a5b      	ldrb	r3, [r3, #9]
 8004582:	2b02      	cmp	r3, #2
 8004584:	d105      	bne.n	8004592 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2101      	movs	r1, #1
 800458c:	4618      	mov	r0, r3
 800458e:	f005 fa89 	bl	8009aa4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f006 fdd8 	bl	800b148 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f005 fa3f 	bl	8009a20 <USB_ReadInterrupts>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045ac:	d102      	bne.n	80045b4 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f001 fca1 	bl	8005ef6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f005 fa31 	bl	8009a20 <USB_ReadInterrupts>
 80045be:	4603      	mov	r3, r0
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d106      	bne.n	80045d6 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f006 fda1 	bl	800b110 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2208      	movs	r2, #8
 80045d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f005 fa20 	bl	8009a20 <USB_ReadInterrupts>
 80045e0:	4603      	mov	r3, r0
 80045e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045ea:	d139      	bne.n	8004660 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f005 fa94 	bl	8009b1e <USB_HC_ReadInterrupt>
 80045f6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]
 80045fc:	e025      	b.n	800464a <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	fa22 f303 	lsr.w	r3, r2, r3
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d018      	beq.n	8004644 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	4413      	add	r3, r2
 800461a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004628:	d106      	bne.n	8004638 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	b2db      	uxtb	r3, r3
 800462e:	4619      	mov	r1, r3
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 f859 	bl	80046e8 <HCD_HC_IN_IRQHandler>
 8004636:	e005      	b.n	8004644 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	b2db      	uxtb	r3, r3
 800463c:	4619      	mov	r1, r3
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 febb 	bl	80053ba <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	3301      	adds	r3, #1
 8004648:	617b      	str	r3, [r7, #20]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	795b      	ldrb	r3, [r3, #5]
 800464e:	461a      	mov	r2, r3
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	4293      	cmp	r3, r2
 8004654:	d3d3      	bcc.n	80045fe <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800465e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4618      	mov	r0, r3
 8004666:	f005 f9db 	bl	8009a20 <USB_ReadInterrupts>
 800466a:	4603      	mov	r3, r0
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b10      	cmp	r3, #16
 8004672:	d101      	bne.n	8004678 <HAL_HCD_IRQHandler+0x1ea>
 8004674:	2301      	movs	r3, #1
 8004676:	e000      	b.n	800467a <HAL_HCD_IRQHandler+0x1ec>
 8004678:	2300      	movs	r3, #0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d014      	beq.n	80046a8 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	699a      	ldr	r2, [r3, #24]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0210 	bic.w	r2, r2, #16
 800468c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f001 fb52 	bl	8005d38 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0210 	orr.w	r2, r2, #16
 80046a2:	619a      	str	r2, [r3, #24]
 80046a4:	e000      	b.n	80046a8 <HAL_HCD_IRQHandler+0x21a>
      return;
 80046a6:	bf00      	nop
    }
  }
}
 80046a8:	3718      	adds	r7, #24
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b082      	sub	sp, #8
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d101      	bne.n	80046c4 <HAL_HCD_Stop+0x16>
 80046c0:	2302      	movs	r3, #2
 80046c2:	e00d      	b.n	80046e0 <HAL_HCD_Stop+0x32>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f005 fb55 	bl	8009d80 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	460b      	mov	r3, r1
 80046f2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	78fa      	ldrb	r2, [r7, #3]
 8004704:	4611      	mov	r1, r2
 8004706:	4618      	mov	r0, r3
 8004708:	f005 f99d 	bl	8009a46 <USB_ReadChInterrupts>
 800470c:	4603      	mov	r3, r0
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b04      	cmp	r3, #4
 8004714:	d11a      	bne.n	800474c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004716:	78fb      	ldrb	r3, [r7, #3]
 8004718:	015a      	lsls	r2, r3, #5
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	4413      	add	r3, r2
 800471e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004722:	461a      	mov	r2, r3
 8004724:	2304      	movs	r3, #4
 8004726:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004728:	78fa      	ldrb	r2, [r7, #3]
 800472a:	6879      	ldr	r1, [r7, #4]
 800472c:	4613      	mov	r3, r2
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	1a9b      	subs	r3, r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	334d      	adds	r3, #77	@ 0x4d
 8004738:	2207      	movs	r2, #7
 800473a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	78fa      	ldrb	r2, [r7, #3]
 8004742:	4611      	mov	r1, r2
 8004744:	4618      	mov	r0, r3
 8004746:	f005 f9fb 	bl	8009b40 <USB_HC_Halt>
 800474a:	e09e      	b.n	800488a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	78fa      	ldrb	r2, [r7, #3]
 8004752:	4611      	mov	r1, r2
 8004754:	4618      	mov	r0, r3
 8004756:	f005 f976 	bl	8009a46 <USB_ReadChInterrupts>
 800475a:	4603      	mov	r3, r0
 800475c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004764:	d11b      	bne.n	800479e <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004766:	78fb      	ldrb	r3, [r7, #3]
 8004768:	015a      	lsls	r2, r3, #5
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	4413      	add	r3, r2
 800476e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004772:	461a      	mov	r2, r3
 8004774:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004778:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800477a:	78fa      	ldrb	r2, [r7, #3]
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	334d      	adds	r3, #77	@ 0x4d
 800478a:	2208      	movs	r2, #8
 800478c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	4611      	mov	r1, r2
 8004796:	4618      	mov	r0, r3
 8004798:	f005 f9d2 	bl	8009b40 <USB_HC_Halt>
 800479c:	e075      	b.n	800488a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	78fa      	ldrb	r2, [r7, #3]
 80047a4:	4611      	mov	r1, r2
 80047a6:	4618      	mov	r0, r3
 80047a8:	f005 f94d 	bl	8009a46 <USB_ReadChInterrupts>
 80047ac:	4603      	mov	r3, r0
 80047ae:	f003 0308 	and.w	r3, r3, #8
 80047b2:	2b08      	cmp	r3, #8
 80047b4:	d11a      	bne.n	80047ec <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80047b6:	78fb      	ldrb	r3, [r7, #3]
 80047b8:	015a      	lsls	r2, r3, #5
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	4413      	add	r3, r2
 80047be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047c2:	461a      	mov	r2, r3
 80047c4:	2308      	movs	r3, #8
 80047c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	334d      	adds	r3, #77	@ 0x4d
 80047d8:	2206      	movs	r2, #6
 80047da:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	78fa      	ldrb	r2, [r7, #3]
 80047e2:	4611      	mov	r1, r2
 80047e4:	4618      	mov	r0, r3
 80047e6:	f005 f9ab 	bl	8009b40 <USB_HC_Halt>
 80047ea:	e04e      	b.n	800488a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	78fa      	ldrb	r2, [r7, #3]
 80047f2:	4611      	mov	r1, r2
 80047f4:	4618      	mov	r0, r3
 80047f6:	f005 f926 	bl	8009a46 <USB_ReadChInterrupts>
 80047fa:	4603      	mov	r3, r0
 80047fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004804:	d11b      	bne.n	800483e <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004806:	78fb      	ldrb	r3, [r7, #3]
 8004808:	015a      	lsls	r2, r3, #5
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	4413      	add	r3, r2
 800480e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004812:	461a      	mov	r2, r3
 8004814:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004818:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800481a:	78fa      	ldrb	r2, [r7, #3]
 800481c:	6879      	ldr	r1, [r7, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	334d      	adds	r3, #77	@ 0x4d
 800482a:	2209      	movs	r2, #9
 800482c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	4611      	mov	r1, r2
 8004836:	4618      	mov	r0, r3
 8004838:	f005 f982 	bl	8009b40 <USB_HC_Halt>
 800483c:	e025      	b.n	800488a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	78fa      	ldrb	r2, [r7, #3]
 8004844:	4611      	mov	r1, r2
 8004846:	4618      	mov	r0, r3
 8004848:	f005 f8fd 	bl	8009a46 <USB_ReadChInterrupts>
 800484c:	4603      	mov	r3, r0
 800484e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004852:	2b80      	cmp	r3, #128	@ 0x80
 8004854:	d119      	bne.n	800488a <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004856:	78fb      	ldrb	r3, [r7, #3]
 8004858:	015a      	lsls	r2, r3, #5
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4413      	add	r3, r2
 800485e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004862:	461a      	mov	r2, r3
 8004864:	2380      	movs	r3, #128	@ 0x80
 8004866:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004868:	78fa      	ldrb	r2, [r7, #3]
 800486a:	6879      	ldr	r1, [r7, #4]
 800486c:	4613      	mov	r3, r2
 800486e:	011b      	lsls	r3, r3, #4
 8004870:	1a9b      	subs	r3, r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	440b      	add	r3, r1
 8004876:	334d      	adds	r3, #77	@ 0x4d
 8004878:	2207      	movs	r2, #7
 800487a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	78fa      	ldrb	r2, [r7, #3]
 8004882:	4611      	mov	r1, r2
 8004884:	4618      	mov	r0, r3
 8004886:	f005 f95b 	bl	8009b40 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	78fa      	ldrb	r2, [r7, #3]
 8004890:	4611      	mov	r1, r2
 8004892:	4618      	mov	r0, r3
 8004894:	f005 f8d7 	bl	8009a46 <USB_ReadChInterrupts>
 8004898:	4603      	mov	r3, r0
 800489a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800489e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048a2:	d112      	bne.n	80048ca <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	78fa      	ldrb	r2, [r7, #3]
 80048aa:	4611      	mov	r1, r2
 80048ac:	4618      	mov	r0, r3
 80048ae:	f005 f947 	bl	8009b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048be:	461a      	mov	r2, r3
 80048c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80048c4:	6093      	str	r3, [r2, #8]
 80048c6:	f000 bd75 	b.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	78fa      	ldrb	r2, [r7, #3]
 80048d0:	4611      	mov	r1, r2
 80048d2:	4618      	mov	r0, r3
 80048d4:	f005 f8b7 	bl	8009a46 <USB_ReadChInterrupts>
 80048d8:	4603      	mov	r3, r0
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b01      	cmp	r3, #1
 80048e0:	f040 8128 	bne.w	8004b34 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80048e4:	78fb      	ldrb	r3, [r7, #3]
 80048e6:	015a      	lsls	r2, r3, #5
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	4413      	add	r3, r2
 80048ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048f0:	461a      	mov	r2, r3
 80048f2:	2320      	movs	r3, #32
 80048f4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	011b      	lsls	r3, r3, #4
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	331b      	adds	r3, #27
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d119      	bne.n	8004940 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800490c:	78fa      	ldrb	r2, [r7, #3]
 800490e:	6879      	ldr	r1, [r7, #4]
 8004910:	4613      	mov	r3, r2
 8004912:	011b      	lsls	r3, r3, #4
 8004914:	1a9b      	subs	r3, r3, r2
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	440b      	add	r3, r1
 800491a:	331b      	adds	r3, #27
 800491c:	2200      	movs	r2, #0
 800491e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004920:	78fb      	ldrb	r3, [r7, #3]
 8004922:	015a      	lsls	r2, r3, #5
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	4413      	add	r3, r2
 8004928:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	78fa      	ldrb	r2, [r7, #3]
 8004930:	0151      	lsls	r1, r2, #5
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	440a      	add	r2, r1
 8004936:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800493a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800493e:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	799b      	ldrb	r3, [r3, #6]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d01b      	beq.n	8004980 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004948:	78fa      	ldrb	r2, [r7, #3]
 800494a:	6879      	ldr	r1, [r7, #4]
 800494c:	4613      	mov	r3, r2
 800494e:	011b      	lsls	r3, r3, #4
 8004950:	1a9b      	subs	r3, r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	440b      	add	r3, r1
 8004956:	3330      	adds	r3, #48	@ 0x30
 8004958:	6819      	ldr	r1, [r3, #0]
 800495a:	78fb      	ldrb	r3, [r7, #3]
 800495c:	015a      	lsls	r2, r3, #5
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	4413      	add	r3, r2
 8004962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800496c:	78fa      	ldrb	r2, [r7, #3]
 800496e:	1ac9      	subs	r1, r1, r3
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4613      	mov	r3, r2
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	1a9b      	subs	r3, r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4403      	add	r3, r0
 800497c:	3338      	adds	r3, #56	@ 0x38
 800497e:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004980:	78fa      	ldrb	r2, [r7, #3]
 8004982:	6879      	ldr	r1, [r7, #4]
 8004984:	4613      	mov	r3, r2
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	1a9b      	subs	r3, r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	440b      	add	r3, r1
 800498e:	334d      	adds	r3, #77	@ 0x4d
 8004990:	2201      	movs	r2, #1
 8004992:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004994:	78fa      	ldrb	r2, [r7, #3]
 8004996:	6879      	ldr	r1, [r7, #4]
 8004998:	4613      	mov	r3, r2
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	1a9b      	subs	r3, r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	440b      	add	r3, r1
 80049a2:	3344      	adds	r3, #68	@ 0x44
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80049a8:	78fb      	ldrb	r3, [r7, #3]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b4:	461a      	mov	r2, r3
 80049b6:	2301      	movs	r3, #1
 80049b8:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049ba:	78fa      	ldrb	r2, [r7, #3]
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	4613      	mov	r3, r2
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	1a9b      	subs	r3, r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	440b      	add	r3, r1
 80049c8:	3326      	adds	r3, #38	@ 0x26
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00a      	beq.n	80049e6 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80049d0:	78fa      	ldrb	r2, [r7, #3]
 80049d2:	6879      	ldr	r1, [r7, #4]
 80049d4:	4613      	mov	r3, r2
 80049d6:	011b      	lsls	r3, r3, #4
 80049d8:	1a9b      	subs	r3, r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	440b      	add	r3, r1
 80049de:	3326      	adds	r3, #38	@ 0x26
 80049e0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d110      	bne.n	8004a08 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	78fa      	ldrb	r2, [r7, #3]
 80049ec:	4611      	mov	r1, r2
 80049ee:	4618      	mov	r0, r3
 80049f0:	f005 f8a6 	bl	8009b40 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80049f4:	78fb      	ldrb	r3, [r7, #3]
 80049f6:	015a      	lsls	r2, r3, #5
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4413      	add	r3, r2
 80049fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a00:	461a      	mov	r2, r3
 8004a02:	2310      	movs	r3, #16
 8004a04:	6093      	str	r3, [r2, #8]
 8004a06:	e03d      	b.n	8004a84 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004a08:	78fa      	ldrb	r2, [r7, #3]
 8004a0a:	6879      	ldr	r1, [r7, #4]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	440b      	add	r3, r1
 8004a16:	3326      	adds	r3, #38	@ 0x26
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b03      	cmp	r3, #3
 8004a1c:	d00a      	beq.n	8004a34 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004a1e:	78fa      	ldrb	r2, [r7, #3]
 8004a20:	6879      	ldr	r1, [r7, #4]
 8004a22:	4613      	mov	r3, r2
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	3326      	adds	r3, #38	@ 0x26
 8004a2e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d127      	bne.n	8004a84 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	78fa      	ldrb	r2, [r7, #3]
 8004a44:	0151      	lsls	r1, r2, #5
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	440a      	add	r2, r1
 8004a4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a4e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a52:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	334c      	adds	r3, #76	@ 0x4c
 8004a64:	2201      	movs	r2, #1
 8004a66:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004a68:	78fa      	ldrb	r2, [r7, #3]
 8004a6a:	6879      	ldr	r1, [r7, #4]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	334c      	adds	r3, #76	@ 0x4c
 8004a78:	781a      	ldrb	r2, [r3, #0]
 8004a7a:	78fb      	ldrb	r3, [r7, #3]
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f006 fb70 	bl	800b164 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	799b      	ldrb	r3, [r3, #6]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d13b      	bne.n	8004b04 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004a8c:	78fa      	ldrb	r2, [r7, #3]
 8004a8e:	6879      	ldr	r1, [r7, #4]
 8004a90:	4613      	mov	r3, r2
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	1a9b      	subs	r3, r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	3338      	adds	r3, #56	@ 0x38
 8004a9c:	6819      	ldr	r1, [r3, #0]
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	1a9b      	subs	r3, r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4403      	add	r3, r0
 8004aac:	3328      	adds	r3, #40	@ 0x28
 8004aae:	881b      	ldrh	r3, [r3, #0]
 8004ab0:	440b      	add	r3, r1
 8004ab2:	1e59      	subs	r1, r3, #1
 8004ab4:	78fa      	ldrb	r2, [r7, #3]
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4403      	add	r3, r0
 8004ac2:	3328      	adds	r3, #40	@ 0x28
 8004ac4:	881b      	ldrh	r3, [r3, #0]
 8004ac6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004aca:	f003 0301 	and.w	r3, r3, #1
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f000 8470 	beq.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004ad4:	78fa      	ldrb	r2, [r7, #3]
 8004ad6:	6879      	ldr	r1, [r7, #4]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	333c      	adds	r3, #60	@ 0x3c
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	78fa      	ldrb	r2, [r7, #3]
 8004ae8:	f083 0301 	eor.w	r3, r3, #1
 8004aec:	b2d8      	uxtb	r0, r3
 8004aee:	6879      	ldr	r1, [r7, #4]
 8004af0:	4613      	mov	r3, r2
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	1a9b      	subs	r3, r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	333c      	adds	r3, #60	@ 0x3c
 8004afc:	4602      	mov	r2, r0
 8004afe:	701a      	strb	r2, [r3, #0]
 8004b00:	f000 bc58 	b.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	333c      	adds	r3, #60	@ 0x3c
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	78fa      	ldrb	r2, [r7, #3]
 8004b18:	f083 0301 	eor.w	r3, r3, #1
 8004b1c:	b2d8      	uxtb	r0, r3
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	333c      	adds	r3, #60	@ 0x3c
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	701a      	strb	r2, [r3, #0]
 8004b30:	f000 bc40 	b.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	78fa      	ldrb	r2, [r7, #3]
 8004b3a:	4611      	mov	r1, r2
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f004 ff82 	bl	8009a46 <USB_ReadChInterrupts>
 8004b42:	4603      	mov	r3, r0
 8004b44:	f003 0320 	and.w	r3, r3, #32
 8004b48:	2b20      	cmp	r3, #32
 8004b4a:	d131      	bne.n	8004bb0 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004b4c:	78fb      	ldrb	r3, [r7, #3]
 8004b4e:	015a      	lsls	r2, r3, #5
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4413      	add	r3, r2
 8004b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b58:	461a      	mov	r2, r3
 8004b5a:	2320      	movs	r3, #32
 8004b5c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004b5e:	78fa      	ldrb	r2, [r7, #3]
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	440b      	add	r3, r1
 8004b6c:	331a      	adds	r3, #26
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	f040 841f 	bne.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004b76:	78fa      	ldrb	r2, [r7, #3]
 8004b78:	6879      	ldr	r1, [r7, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	331b      	adds	r3, #27
 8004b86:	2201      	movs	r2, #1
 8004b88:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004b8a:	78fa      	ldrb	r2, [r7, #3]
 8004b8c:	6879      	ldr	r1, [r7, #4]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	1a9b      	subs	r3, r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	440b      	add	r3, r1
 8004b98:	334d      	adds	r3, #77	@ 0x4d
 8004b9a:	2203      	movs	r2, #3
 8004b9c:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	78fa      	ldrb	r2, [r7, #3]
 8004ba4:	4611      	mov	r1, r2
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f004 ffca 	bl	8009b40 <USB_HC_Halt>
 8004bac:	f000 bc02 	b.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	78fa      	ldrb	r2, [r7, #3]
 8004bb6:	4611      	mov	r1, r2
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f004 ff44 	bl	8009a46 <USB_ReadChInterrupts>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	f040 8305 	bne.w	80051d4 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004bca:	78fb      	ldrb	r3, [r7, #3]
 8004bcc:	015a      	lsls	r2, r3, #5
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	2302      	movs	r3, #2
 8004bda:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004bdc:	78fa      	ldrb	r2, [r7, #3]
 8004bde:	6879      	ldr	r1, [r7, #4]
 8004be0:	4613      	mov	r3, r2
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	440b      	add	r3, r1
 8004bea:	334d      	adds	r3, #77	@ 0x4d
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d114      	bne.n	8004c1c <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bf2:	78fa      	ldrb	r2, [r7, #3]
 8004bf4:	6879      	ldr	r1, [r7, #4]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	011b      	lsls	r3, r3, #4
 8004bfa:	1a9b      	subs	r3, r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	440b      	add	r3, r1
 8004c00:	334d      	adds	r3, #77	@ 0x4d
 8004c02:	2202      	movs	r2, #2
 8004c04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004c06:	78fa      	ldrb	r2, [r7, #3]
 8004c08:	6879      	ldr	r1, [r7, #4]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	011b      	lsls	r3, r3, #4
 8004c0e:	1a9b      	subs	r3, r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	440b      	add	r3, r1
 8004c14:	334c      	adds	r3, #76	@ 0x4c
 8004c16:	2201      	movs	r2, #1
 8004c18:	701a      	strb	r2, [r3, #0]
 8004c1a:	e2cc      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004c1c:	78fa      	ldrb	r2, [r7, #3]
 8004c1e:	6879      	ldr	r1, [r7, #4]
 8004c20:	4613      	mov	r3, r2
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	334d      	adds	r3, #77	@ 0x4d
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b06      	cmp	r3, #6
 8004c30:	d114      	bne.n	8004c5c <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c32:	78fa      	ldrb	r2, [r7, #3]
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	4613      	mov	r3, r2
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	1a9b      	subs	r3, r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	440b      	add	r3, r1
 8004c40:	334d      	adds	r3, #77	@ 0x4d
 8004c42:	2202      	movs	r2, #2
 8004c44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004c46:	78fa      	ldrb	r2, [r7, #3]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	1a9b      	subs	r3, r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	334c      	adds	r3, #76	@ 0x4c
 8004c56:	2205      	movs	r2, #5
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	e2ac      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	334d      	adds	r3, #77	@ 0x4d
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b07      	cmp	r3, #7
 8004c70:	d00b      	beq.n	8004c8a <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	440b      	add	r3, r1
 8004c80:	334d      	adds	r3, #77	@ 0x4d
 8004c82:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004c84:	2b09      	cmp	r3, #9
 8004c86:	f040 80a6 	bne.w	8004dd6 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c8a:	78fa      	ldrb	r2, [r7, #3]
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	1a9b      	subs	r3, r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	440b      	add	r3, r1
 8004c98:	334d      	adds	r3, #77	@ 0x4d
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004c9e:	78fa      	ldrb	r2, [r7, #3]
 8004ca0:	6879      	ldr	r1, [r7, #4]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	1a9b      	subs	r3, r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	440b      	add	r3, r1
 8004cac:	3344      	adds	r3, #68	@ 0x44
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	1c59      	adds	r1, r3, #1
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	1a9b      	subs	r3, r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	4403      	add	r3, r0
 8004cbe:	3344      	adds	r3, #68	@ 0x44
 8004cc0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004cc2:	78fa      	ldrb	r2, [r7, #3]
 8004cc4:	6879      	ldr	r1, [r7, #4]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	011b      	lsls	r3, r3, #4
 8004cca:	1a9b      	subs	r3, r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	440b      	add	r3, r1
 8004cd0:	3344      	adds	r3, #68	@ 0x44
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d943      	bls.n	8004d60 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004cd8:	78fa      	ldrb	r2, [r7, #3]
 8004cda:	6879      	ldr	r1, [r7, #4]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	1a9b      	subs	r3, r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	3344      	adds	r3, #68	@ 0x44
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004cec:	78fa      	ldrb	r2, [r7, #3]
 8004cee:	6879      	ldr	r1, [r7, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	331a      	adds	r3, #26
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d123      	bne.n	8004d4a <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004d02:	78fa      	ldrb	r2, [r7, #3]
 8004d04:	6879      	ldr	r1, [r7, #4]
 8004d06:	4613      	mov	r3, r2
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	1a9b      	subs	r3, r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	440b      	add	r3, r1
 8004d10:	331b      	adds	r3, #27
 8004d12:	2200      	movs	r2, #0
 8004d14:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004d16:	78fa      	ldrb	r2, [r7, #3]
 8004d18:	6879      	ldr	r1, [r7, #4]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	1a9b      	subs	r3, r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	440b      	add	r3, r1
 8004d24:	331c      	adds	r3, #28
 8004d26:	2200      	movs	r2, #0
 8004d28:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004d2a:	78fb      	ldrb	r3, [r7, #3]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	78fa      	ldrb	r2, [r7, #3]
 8004d3a:	0151      	lsls	r1, r2, #5
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	440a      	add	r2, r1
 8004d40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d48:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d4a:	78fa      	ldrb	r2, [r7, #3]
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	334c      	adds	r3, #76	@ 0x4c
 8004d5a:	2204      	movs	r2, #4
 8004d5c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d5e:	e229      	b.n	80051b4 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	6879      	ldr	r1, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	440b      	add	r3, r1
 8004d6e:	334c      	adds	r3, #76	@ 0x4c
 8004d70:	2202      	movs	r2, #2
 8004d72:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d74:	78fa      	ldrb	r2, [r7, #3]
 8004d76:	6879      	ldr	r1, [r7, #4]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	011b      	lsls	r3, r3, #4
 8004d7c:	1a9b      	subs	r3, r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	440b      	add	r3, r1
 8004d82:	3326      	adds	r3, #38	@ 0x26
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00b      	beq.n	8004da2 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004d8a:	78fa      	ldrb	r2, [r7, #3]
 8004d8c:	6879      	ldr	r1, [r7, #4]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	011b      	lsls	r3, r3, #4
 8004d92:	1a9b      	subs	r3, r3, r2
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	440b      	add	r3, r1
 8004d98:	3326      	adds	r3, #38	@ 0x26
 8004d9a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	f040 8209 	bne.w	80051b4 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004da2:	78fb      	ldrb	r3, [r7, #3]
 8004da4:	015a      	lsls	r2, r3, #5
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	4413      	add	r3, r2
 8004daa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004db8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004dc0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004dc2:	78fb      	ldrb	r3, [r7, #3]
 8004dc4:	015a      	lsls	r2, r3, #5
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4413      	add	r3, r2
 8004dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dce:	461a      	mov	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004dd4:	e1ee      	b.n	80051b4 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004dd6:	78fa      	ldrb	r2, [r7, #3]
 8004dd8:	6879      	ldr	r1, [r7, #4]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	1a9b      	subs	r3, r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	440b      	add	r3, r1
 8004de4:	334d      	adds	r3, #77	@ 0x4d
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	2b05      	cmp	r3, #5
 8004dea:	f040 80c8 	bne.w	8004f7e <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004dee:	78fa      	ldrb	r2, [r7, #3]
 8004df0:	6879      	ldr	r1, [r7, #4]
 8004df2:	4613      	mov	r3, r2
 8004df4:	011b      	lsls	r3, r3, #4
 8004df6:	1a9b      	subs	r3, r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	440b      	add	r3, r1
 8004dfc:	334d      	adds	r3, #77	@ 0x4d
 8004dfe:	2202      	movs	r2, #2
 8004e00:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004e02:	78fa      	ldrb	r2, [r7, #3]
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	4613      	mov	r3, r2
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	1a9b      	subs	r3, r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	440b      	add	r3, r1
 8004e10:	331b      	adds	r3, #27
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	f040 81ce 	bne.w	80051b6 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004e1a:	78fa      	ldrb	r2, [r7, #3]
 8004e1c:	6879      	ldr	r1, [r7, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	011b      	lsls	r3, r3, #4
 8004e22:	1a9b      	subs	r3, r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	3326      	adds	r3, #38	@ 0x26
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2b03      	cmp	r3, #3
 8004e2e:	d16b      	bne.n	8004f08 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004e30:	78fa      	ldrb	r2, [r7, #3]
 8004e32:	6879      	ldr	r1, [r7, #4]
 8004e34:	4613      	mov	r3, r2
 8004e36:	011b      	lsls	r3, r3, #4
 8004e38:	1a9b      	subs	r3, r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	440b      	add	r3, r1
 8004e3e:	3348      	adds	r3, #72	@ 0x48
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	1c59      	adds	r1, r3, #1
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	4613      	mov	r3, r2
 8004e48:	011b      	lsls	r3, r3, #4
 8004e4a:	1a9b      	subs	r3, r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4403      	add	r3, r0
 8004e50:	3348      	adds	r3, #72	@ 0x48
 8004e52:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004e54:	78fa      	ldrb	r2, [r7, #3]
 8004e56:	6879      	ldr	r1, [r7, #4]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	1a9b      	subs	r3, r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	440b      	add	r3, r1
 8004e62:	3348      	adds	r3, #72	@ 0x48
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d943      	bls.n	8004ef2 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004e6a:	78fa      	ldrb	r2, [r7, #3]
 8004e6c:	6879      	ldr	r1, [r7, #4]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	011b      	lsls	r3, r3, #4
 8004e72:	1a9b      	subs	r3, r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	440b      	add	r3, r1
 8004e78:	3348      	adds	r3, #72	@ 0x48
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004e7e:	78fa      	ldrb	r2, [r7, #3]
 8004e80:	6879      	ldr	r1, [r7, #4]
 8004e82:	4613      	mov	r3, r2
 8004e84:	011b      	lsls	r3, r3, #4
 8004e86:	1a9b      	subs	r3, r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	440b      	add	r3, r1
 8004e8c:	331b      	adds	r3, #27
 8004e8e:	2200      	movs	r2, #0
 8004e90:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004e92:	78fa      	ldrb	r2, [r7, #3]
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	4613      	mov	r3, r2
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	3344      	adds	r3, #68	@ 0x44
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d809      	bhi.n	8004ebc <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004ea8:	78fa      	ldrb	r2, [r7, #3]
 8004eaa:	6879      	ldr	r1, [r7, #4]
 8004eac:	4613      	mov	r3, r2
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	1a9b      	subs	r3, r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	440b      	add	r3, r1
 8004eb6:	331c      	adds	r3, #28
 8004eb8:	2201      	movs	r2, #1
 8004eba:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004ebc:	78fb      	ldrb	r3, [r7, #3]
 8004ebe:	015a      	lsls	r2, r3, #5
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	78fa      	ldrb	r2, [r7, #3]
 8004ecc:	0151      	lsls	r1, r2, #5
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	440a      	add	r2, r1
 8004ed2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eda:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004edc:	78fa      	ldrb	r2, [r7, #3]
 8004ede:	6879      	ldr	r1, [r7, #4]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	1a9b      	subs	r3, r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	334c      	adds	r3, #76	@ 0x4c
 8004eec:	2204      	movs	r2, #4
 8004eee:	701a      	strb	r2, [r3, #0]
 8004ef0:	e014      	b.n	8004f1c <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ef2:	78fa      	ldrb	r2, [r7, #3]
 8004ef4:	6879      	ldr	r1, [r7, #4]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	011b      	lsls	r3, r3, #4
 8004efa:	1a9b      	subs	r3, r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	440b      	add	r3, r1
 8004f00:	334c      	adds	r3, #76	@ 0x4c
 8004f02:	2202      	movs	r2, #2
 8004f04:	701a      	strb	r2, [r3, #0]
 8004f06:	e009      	b.n	8004f1c <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f08:	78fa      	ldrb	r2, [r7, #3]
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	334c      	adds	r3, #76	@ 0x4c
 8004f18:	2202      	movs	r2, #2
 8004f1a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f1c:	78fa      	ldrb	r2, [r7, #3]
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	4613      	mov	r3, r2
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	1a9b      	subs	r3, r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	3326      	adds	r3, #38	@ 0x26
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00b      	beq.n	8004f4a <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004f32:	78fa      	ldrb	r2, [r7, #3]
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	4613      	mov	r3, r2
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	440b      	add	r3, r1
 8004f40:	3326      	adds	r3, #38	@ 0x26
 8004f42:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	f040 8136 	bne.w	80051b6 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f4a:	78fb      	ldrb	r3, [r7, #3]
 8004f4c:	015a      	lsls	r2, r3, #5
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	4413      	add	r3, r2
 8004f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f60:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f68:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f6a:	78fb      	ldrb	r3, [r7, #3]
 8004f6c:	015a      	lsls	r2, r3, #5
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f76:	461a      	mov	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6013      	str	r3, [r2, #0]
 8004f7c:	e11b      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004f7e:	78fa      	ldrb	r2, [r7, #3]
 8004f80:	6879      	ldr	r1, [r7, #4]
 8004f82:	4613      	mov	r3, r2
 8004f84:	011b      	lsls	r3, r3, #4
 8004f86:	1a9b      	subs	r3, r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	440b      	add	r3, r1
 8004f8c:	334d      	adds	r3, #77	@ 0x4d
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	2b03      	cmp	r3, #3
 8004f92:	f040 8081 	bne.w	8005098 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004f96:	78fa      	ldrb	r2, [r7, #3]
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	1a9b      	subs	r3, r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	440b      	add	r3, r1
 8004fa4:	334d      	adds	r3, #77	@ 0x4d
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004faa:	78fa      	ldrb	r2, [r7, #3]
 8004fac:	6879      	ldr	r1, [r7, #4]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	1a9b      	subs	r3, r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	331b      	adds	r3, #27
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	f040 80fa 	bne.w	80051b6 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004fc2:	78fa      	ldrb	r2, [r7, #3]
 8004fc4:	6879      	ldr	r1, [r7, #4]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	011b      	lsls	r3, r3, #4
 8004fca:	1a9b      	subs	r3, r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	440b      	add	r3, r1
 8004fd0:	334c      	adds	r3, #76	@ 0x4c
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004fd6:	78fb      	ldrb	r3, [r7, #3]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	78fa      	ldrb	r2, [r7, #3]
 8004fe6:	0151      	lsls	r1, r2, #5
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	440a      	add	r2, r1
 8004fec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ff4:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004ff6:	78fb      	ldrb	r3, [r7, #3]
 8004ff8:	015a      	lsls	r2, r3, #5
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	78fa      	ldrb	r2, [r7, #3]
 8005006:	0151      	lsls	r1, r2, #5
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	440a      	add	r2, r1
 800500c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005014:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8005016:	78fb      	ldrb	r3, [r7, #3]
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4413      	add	r3, r2
 800501e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	0151      	lsls	r1, r2, #5
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	440a      	add	r2, r1
 800502c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005030:	f023 0320 	bic.w	r3, r3, #32
 8005034:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005036:	78fa      	ldrb	r2, [r7, #3]
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	4613      	mov	r3, r2
 800503c:	011b      	lsls	r3, r3, #4
 800503e:	1a9b      	subs	r3, r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	440b      	add	r3, r1
 8005044:	3326      	adds	r3, #38	@ 0x26
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00b      	beq.n	8005064 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800504c:	78fa      	ldrb	r2, [r7, #3]
 800504e:	6879      	ldr	r1, [r7, #4]
 8005050:	4613      	mov	r3, r2
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	1a9b      	subs	r3, r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	3326      	adds	r3, #38	@ 0x26
 800505c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800505e:	2b02      	cmp	r3, #2
 8005060:	f040 80a9 	bne.w	80051b6 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005064:	78fb      	ldrb	r3, [r7, #3]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800507a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005082:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005084:	78fb      	ldrb	r3, [r7, #3]
 8005086:	015a      	lsls	r2, r3, #5
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	4413      	add	r3, r2
 800508c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005090:	461a      	mov	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	e08e      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005098:	78fa      	ldrb	r2, [r7, #3]
 800509a:	6879      	ldr	r1, [r7, #4]
 800509c:	4613      	mov	r3, r2
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	1a9b      	subs	r3, r3, r2
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	440b      	add	r3, r1
 80050a6:	334d      	adds	r3, #77	@ 0x4d
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	2b04      	cmp	r3, #4
 80050ac:	d143      	bne.n	8005136 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80050ae:	78fa      	ldrb	r2, [r7, #3]
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	011b      	lsls	r3, r3, #4
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	440b      	add	r3, r1
 80050bc:	334d      	adds	r3, #77	@ 0x4d
 80050be:	2202      	movs	r2, #2
 80050c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80050c2:	78fa      	ldrb	r2, [r7, #3]
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	4613      	mov	r3, r2
 80050c8:	011b      	lsls	r3, r3, #4
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	440b      	add	r3, r1
 80050d0:	334c      	adds	r3, #76	@ 0x4c
 80050d2:	2202      	movs	r2, #2
 80050d4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050d6:	78fa      	ldrb	r2, [r7, #3]
 80050d8:	6879      	ldr	r1, [r7, #4]
 80050da:	4613      	mov	r3, r2
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	1a9b      	subs	r3, r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	440b      	add	r3, r1
 80050e4:	3326      	adds	r3, #38	@ 0x26
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00a      	beq.n	8005102 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80050ec:	78fa      	ldrb	r2, [r7, #3]
 80050ee:	6879      	ldr	r1, [r7, #4]
 80050f0:	4613      	mov	r3, r2
 80050f2:	011b      	lsls	r3, r3, #4
 80050f4:	1a9b      	subs	r3, r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	440b      	add	r3, r1
 80050fa:	3326      	adds	r3, #38	@ 0x26
 80050fc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d159      	bne.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005102:	78fb      	ldrb	r3, [r7, #3]
 8005104:	015a      	lsls	r2, r3, #5
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	4413      	add	r3, r2
 800510a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005118:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005120:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005122:	78fb      	ldrb	r3, [r7, #3]
 8005124:	015a      	lsls	r2, r3, #5
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	4413      	add	r3, r2
 800512a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800512e:	461a      	mov	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6013      	str	r3, [r2, #0]
 8005134:	e03f      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	1a9b      	subs	r3, r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	440b      	add	r3, r1
 8005144:	334d      	adds	r3, #77	@ 0x4d
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	2b08      	cmp	r3, #8
 800514a:	d126      	bne.n	800519a <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800514c:	78fa      	ldrb	r2, [r7, #3]
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	4613      	mov	r3, r2
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	1a9b      	subs	r3, r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	440b      	add	r3, r1
 800515a:	334d      	adds	r3, #77	@ 0x4d
 800515c:	2202      	movs	r2, #2
 800515e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005160:	78fa      	ldrb	r2, [r7, #3]
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	4613      	mov	r3, r2
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	1a9b      	subs	r3, r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	440b      	add	r3, r1
 800516e:	3344      	adds	r3, #68	@ 0x44
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	1c59      	adds	r1, r3, #1
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	4613      	mov	r3, r2
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	1a9b      	subs	r3, r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4403      	add	r3, r0
 8005180:	3344      	adds	r3, #68	@ 0x44
 8005182:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005184:	78fa      	ldrb	r2, [r7, #3]
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	4613      	mov	r3, r2
 800518a:	011b      	lsls	r3, r3, #4
 800518c:	1a9b      	subs	r3, r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	440b      	add	r3, r1
 8005192:	334c      	adds	r3, #76	@ 0x4c
 8005194:	2204      	movs	r2, #4
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	e00d      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800519a:	78fa      	ldrb	r2, [r7, #3]
 800519c:	6879      	ldr	r1, [r7, #4]
 800519e:	4613      	mov	r3, r2
 80051a0:	011b      	lsls	r3, r3, #4
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	440b      	add	r3, r1
 80051a8:	334d      	adds	r3, #77	@ 0x4d
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	f000 8100 	beq.w	80053b2 <HCD_HC_IN_IRQHandler+0xcca>
 80051b2:	e000      	b.n	80051b6 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051b4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80051b6:	78fa      	ldrb	r2, [r7, #3]
 80051b8:	6879      	ldr	r1, [r7, #4]
 80051ba:	4613      	mov	r3, r2
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	440b      	add	r3, r1
 80051c4:	334c      	adds	r3, #76	@ 0x4c
 80051c6:	781a      	ldrb	r2, [r3, #0]
 80051c8:	78fb      	ldrb	r3, [r7, #3]
 80051ca:	4619      	mov	r1, r3
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f005 ffc9 	bl	800b164 <HAL_HCD_HC_NotifyURBChange_Callback>
 80051d2:	e0ef      	b.n	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	78fa      	ldrb	r2, [r7, #3]
 80051da:	4611      	mov	r1, r2
 80051dc:	4618      	mov	r0, r3
 80051de:	f004 fc32 	bl	8009a46 <USB_ReadChInterrupts>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e8:	2b40      	cmp	r3, #64	@ 0x40
 80051ea:	d12f      	bne.n	800524c <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80051ec:	78fb      	ldrb	r3, [r7, #3]
 80051ee:	015a      	lsls	r2, r3, #5
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	4413      	add	r3, r2
 80051f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051f8:	461a      	mov	r2, r3
 80051fa:	2340      	movs	r3, #64	@ 0x40
 80051fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80051fe:	78fa      	ldrb	r2, [r7, #3]
 8005200:	6879      	ldr	r1, [r7, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	011b      	lsls	r3, r3, #4
 8005206:	1a9b      	subs	r3, r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	440b      	add	r3, r1
 800520c:	334d      	adds	r3, #77	@ 0x4d
 800520e:	2205      	movs	r2, #5
 8005210:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005212:	78fa      	ldrb	r2, [r7, #3]
 8005214:	6879      	ldr	r1, [r7, #4]
 8005216:	4613      	mov	r3, r2
 8005218:	011b      	lsls	r3, r3, #4
 800521a:	1a9b      	subs	r3, r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	440b      	add	r3, r1
 8005220:	331a      	adds	r3, #26
 8005222:	781b      	ldrb	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d109      	bne.n	800523c <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005228:	78fa      	ldrb	r2, [r7, #3]
 800522a:	6879      	ldr	r1, [r7, #4]
 800522c:	4613      	mov	r3, r2
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	1a9b      	subs	r3, r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	440b      	add	r3, r1
 8005236:	3344      	adds	r3, #68	@ 0x44
 8005238:	2200      	movs	r2, #0
 800523a:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	78fa      	ldrb	r2, [r7, #3]
 8005242:	4611      	mov	r1, r2
 8005244:	4618      	mov	r0, r3
 8005246:	f004 fc7b 	bl	8009b40 <USB_HC_Halt>
 800524a:	e0b3      	b.n	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	78fa      	ldrb	r2, [r7, #3]
 8005252:	4611      	mov	r1, r2
 8005254:	4618      	mov	r0, r3
 8005256:	f004 fbf6 	bl	8009a46 <USB_ReadChInterrupts>
 800525a:	4603      	mov	r3, r0
 800525c:	f003 0310 	and.w	r3, r3, #16
 8005260:	2b10      	cmp	r3, #16
 8005262:	f040 80a7 	bne.w	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005266:	78fa      	ldrb	r2, [r7, #3]
 8005268:	6879      	ldr	r1, [r7, #4]
 800526a:	4613      	mov	r3, r2
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	440b      	add	r3, r1
 8005274:	3326      	adds	r3, #38	@ 0x26
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	2b03      	cmp	r3, #3
 800527a:	d11b      	bne.n	80052b4 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800527c:	78fa      	ldrb	r2, [r7, #3]
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	4613      	mov	r3, r2
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	1a9b      	subs	r3, r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	3344      	adds	r3, #68	@ 0x44
 800528c:	2200      	movs	r2, #0
 800528e:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005290:	78fa      	ldrb	r2, [r7, #3]
 8005292:	6879      	ldr	r1, [r7, #4]
 8005294:	4613      	mov	r3, r2
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	1a9b      	subs	r3, r3, r2
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	440b      	add	r3, r1
 800529e:	334d      	adds	r3, #77	@ 0x4d
 80052a0:	2204      	movs	r2, #4
 80052a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	78fa      	ldrb	r2, [r7, #3]
 80052aa:	4611      	mov	r1, r2
 80052ac:	4618      	mov	r0, r3
 80052ae:	f004 fc47 	bl	8009b40 <USB_HC_Halt>
 80052b2:	e03f      	b.n	8005334 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80052b4:	78fa      	ldrb	r2, [r7, #3]
 80052b6:	6879      	ldr	r1, [r7, #4]
 80052b8:	4613      	mov	r3, r2
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	1a9b      	subs	r3, r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	440b      	add	r3, r1
 80052c2:	3326      	adds	r3, #38	@ 0x26
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00a      	beq.n	80052e0 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80052ca:	78fa      	ldrb	r2, [r7, #3]
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	4613      	mov	r3, r2
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	440b      	add	r3, r1
 80052d8:	3326      	adds	r3, #38	@ 0x26
 80052da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d129      	bne.n	8005334 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80052e0:	78fa      	ldrb	r2, [r7, #3]
 80052e2:	6879      	ldr	r1, [r7, #4]
 80052e4:	4613      	mov	r3, r2
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	1a9b      	subs	r3, r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	3344      	adds	r3, #68	@ 0x44
 80052f0:	2200      	movs	r2, #0
 80052f2:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	799b      	ldrb	r3, [r3, #6]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00a      	beq.n	8005312 <HCD_HC_IN_IRQHandler+0xc2a>
 80052fc:	78fa      	ldrb	r2, [r7, #3]
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	4613      	mov	r3, r2
 8005302:	011b      	lsls	r3, r3, #4
 8005304:	1a9b      	subs	r3, r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	440b      	add	r3, r1
 800530a:	331b      	adds	r3, #27
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d110      	bne.n	8005334 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005312:	78fa      	ldrb	r2, [r7, #3]
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	4613      	mov	r3, r2
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	1a9b      	subs	r3, r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	440b      	add	r3, r1
 8005320:	334d      	adds	r3, #77	@ 0x4d
 8005322:	2204      	movs	r2, #4
 8005324:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	78fa      	ldrb	r2, [r7, #3]
 800532c:	4611      	mov	r1, r2
 800532e:	4618      	mov	r0, r3
 8005330:	f004 fc06 	bl	8009b40 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005334:	78fa      	ldrb	r2, [r7, #3]
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	4613      	mov	r3, r2
 800533a:	011b      	lsls	r3, r3, #4
 800533c:	1a9b      	subs	r3, r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	440b      	add	r3, r1
 8005342:	331b      	adds	r3, #27
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d129      	bne.n	800539e <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800534a:	78fa      	ldrb	r2, [r7, #3]
 800534c:	6879      	ldr	r1, [r7, #4]
 800534e:	4613      	mov	r3, r2
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	440b      	add	r3, r1
 8005358:	331b      	adds	r3, #27
 800535a:	2200      	movs	r2, #0
 800535c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	4413      	add	r3, r2
 8005366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	78fa      	ldrb	r2, [r7, #3]
 800536e:	0151      	lsls	r1, r2, #5
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	440a      	add	r2, r1
 8005374:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005378:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800537c:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800537e:	78fb      	ldrb	r3, [r7, #3]
 8005380:	015a      	lsls	r2, r3, #5
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	4413      	add	r3, r2
 8005386:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	78fa      	ldrb	r2, [r7, #3]
 800538e:	0151      	lsls	r1, r2, #5
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	440a      	add	r2, r1
 8005394:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005398:	f043 0320 	orr.w	r3, r3, #32
 800539c:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800539e:	78fb      	ldrb	r3, [r7, #3]
 80053a0:	015a      	lsls	r2, r3, #5
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	4413      	add	r3, r2
 80053a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053aa:	461a      	mov	r2, r3
 80053ac:	2310      	movs	r3, #16
 80053ae:	6093      	str	r3, [r2, #8]
 80053b0:	e000      	b.n	80053b4 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80053b2:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b086      	sub	sp, #24
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
 80053c2:	460b      	mov	r3, r1
 80053c4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	78fa      	ldrb	r2, [r7, #3]
 80053d6:	4611      	mov	r1, r2
 80053d8:	4618      	mov	r0, r3
 80053da:	f004 fb34 	bl	8009a46 <USB_ReadChInterrupts>
 80053de:	4603      	mov	r3, r0
 80053e0:	f003 0304 	and.w	r3, r3, #4
 80053e4:	2b04      	cmp	r3, #4
 80053e6:	d11b      	bne.n	8005420 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80053e8:	78fb      	ldrb	r3, [r7, #3]
 80053ea:	015a      	lsls	r2, r3, #5
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	4413      	add	r3, r2
 80053f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053f4:	461a      	mov	r2, r3
 80053f6:	2304      	movs	r3, #4
 80053f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80053fa:	78fa      	ldrb	r2, [r7, #3]
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	4613      	mov	r3, r2
 8005400:	011b      	lsls	r3, r3, #4
 8005402:	1a9b      	subs	r3, r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	440b      	add	r3, r1
 8005408:	334d      	adds	r3, #77	@ 0x4d
 800540a:	2207      	movs	r2, #7
 800540c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	4611      	mov	r1, r2
 8005416:	4618      	mov	r0, r3
 8005418:	f004 fb92 	bl	8009b40 <USB_HC_Halt>
 800541c:	f000 bc89 	b.w	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	78fa      	ldrb	r2, [r7, #3]
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f004 fb0c 	bl	8009a46 <USB_ReadChInterrupts>
 800542e:	4603      	mov	r3, r0
 8005430:	f003 0320 	and.w	r3, r3, #32
 8005434:	2b20      	cmp	r3, #32
 8005436:	f040 8082 	bne.w	800553e <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800543a:	78fb      	ldrb	r3, [r7, #3]
 800543c:	015a      	lsls	r2, r3, #5
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	4413      	add	r3, r2
 8005442:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005446:	461a      	mov	r2, r3
 8005448:	2320      	movs	r3, #32
 800544a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800544c:	78fa      	ldrb	r2, [r7, #3]
 800544e:	6879      	ldr	r1, [r7, #4]
 8005450:	4613      	mov	r3, r2
 8005452:	011b      	lsls	r3, r3, #4
 8005454:	1a9b      	subs	r3, r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	440b      	add	r3, r1
 800545a:	3319      	adds	r3, #25
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	2b01      	cmp	r3, #1
 8005460:	d124      	bne.n	80054ac <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	1a9b      	subs	r3, r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	440b      	add	r3, r1
 8005470:	3319      	adds	r3, #25
 8005472:	2200      	movs	r2, #0
 8005474:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005476:	78fa      	ldrb	r2, [r7, #3]
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	4613      	mov	r3, r2
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	1a9b      	subs	r3, r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	440b      	add	r3, r1
 8005484:	334c      	adds	r3, #76	@ 0x4c
 8005486:	2202      	movs	r2, #2
 8005488:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800548a:	78fa      	ldrb	r2, [r7, #3]
 800548c:	6879      	ldr	r1, [r7, #4]
 800548e:	4613      	mov	r3, r2
 8005490:	011b      	lsls	r3, r3, #4
 8005492:	1a9b      	subs	r3, r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	440b      	add	r3, r1
 8005498:	334d      	adds	r3, #77	@ 0x4d
 800549a:	2203      	movs	r2, #3
 800549c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	78fa      	ldrb	r2, [r7, #3]
 80054a4:	4611      	mov	r1, r2
 80054a6:	4618      	mov	r0, r3
 80054a8:	f004 fb4a 	bl	8009b40 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80054ac:	78fa      	ldrb	r2, [r7, #3]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	1a9b      	subs	r3, r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	331a      	adds	r3, #26
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	f040 8437 	bne.w	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
 80054c4:	78fa      	ldrb	r2, [r7, #3]
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	331b      	adds	r3, #27
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f040 842b 	bne.w	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80054dc:	78fa      	ldrb	r2, [r7, #3]
 80054de:	6879      	ldr	r1, [r7, #4]
 80054e0:	4613      	mov	r3, r2
 80054e2:	011b      	lsls	r3, r3, #4
 80054e4:	1a9b      	subs	r3, r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	440b      	add	r3, r1
 80054ea:	3326      	adds	r3, #38	@ 0x26
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d009      	beq.n	8005506 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80054f2:	78fa      	ldrb	r2, [r7, #3]
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	4613      	mov	r3, r2
 80054f8:	011b      	lsls	r3, r3, #4
 80054fa:	1a9b      	subs	r3, r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	440b      	add	r3, r1
 8005500:	331b      	adds	r3, #27
 8005502:	2201      	movs	r2, #1
 8005504:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005506:	78fa      	ldrb	r2, [r7, #3]
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	4613      	mov	r3, r2
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	1a9b      	subs	r3, r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	440b      	add	r3, r1
 8005514:	334d      	adds	r3, #77	@ 0x4d
 8005516:	2203      	movs	r2, #3
 8005518:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	78fa      	ldrb	r2, [r7, #3]
 8005520:	4611      	mov	r1, r2
 8005522:	4618      	mov	r0, r3
 8005524:	f004 fb0c 	bl	8009b40 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8005528:	78fa      	ldrb	r2, [r7, #3]
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	4613      	mov	r3, r2
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	1a9b      	subs	r3, r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	440b      	add	r3, r1
 8005536:	3344      	adds	r3, #68	@ 0x44
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	e3f9      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	78fa      	ldrb	r2, [r7, #3]
 8005544:	4611      	mov	r1, r2
 8005546:	4618      	mov	r0, r3
 8005548:	f004 fa7d 	bl	8009a46 <USB_ReadChInterrupts>
 800554c:	4603      	mov	r3, r0
 800554e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005552:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005556:	d111      	bne.n	800557c <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005558:	78fb      	ldrb	r3, [r7, #3]
 800555a:	015a      	lsls	r2, r3, #5
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	4413      	add	r3, r2
 8005560:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005564:	461a      	mov	r2, r3
 8005566:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800556a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	78fa      	ldrb	r2, [r7, #3]
 8005572:	4611      	mov	r1, r2
 8005574:	4618      	mov	r0, r3
 8005576:	f004 fae3 	bl	8009b40 <USB_HC_Halt>
 800557a:	e3da      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	78fa      	ldrb	r2, [r7, #3]
 8005582:	4611      	mov	r1, r2
 8005584:	4618      	mov	r0, r3
 8005586:	f004 fa5e 	bl	8009a46 <USB_ReadChInterrupts>
 800558a:	4603      	mov	r3, r0
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b01      	cmp	r3, #1
 8005592:	d168      	bne.n	8005666 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005594:	78fa      	ldrb	r2, [r7, #3]
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	4613      	mov	r3, r2
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	1a9b      	subs	r3, r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	3344      	adds	r3, #68	@ 0x44
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	78fa      	ldrb	r2, [r7, #3]
 80055ae:	4611      	mov	r1, r2
 80055b0:	4618      	mov	r0, r3
 80055b2:	f004 fa48 	bl	8009a46 <USB_ReadChInterrupts>
 80055b6:	4603      	mov	r3, r0
 80055b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055bc:	2b40      	cmp	r3, #64	@ 0x40
 80055be:	d112      	bne.n	80055e6 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80055c0:	78fa      	ldrb	r2, [r7, #3]
 80055c2:	6879      	ldr	r1, [r7, #4]
 80055c4:	4613      	mov	r3, r2
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	1a9b      	subs	r3, r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	440b      	add	r3, r1
 80055ce:	3319      	adds	r3, #25
 80055d0:	2201      	movs	r2, #1
 80055d2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80055d4:	78fb      	ldrb	r3, [r7, #3]
 80055d6:	015a      	lsls	r2, r3, #5
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	4413      	add	r3, r2
 80055dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055e0:	461a      	mov	r2, r3
 80055e2:	2340      	movs	r3, #64	@ 0x40
 80055e4:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80055e6:	78fa      	ldrb	r2, [r7, #3]
 80055e8:	6879      	ldr	r1, [r7, #4]
 80055ea:	4613      	mov	r3, r2
 80055ec:	011b      	lsls	r3, r3, #4
 80055ee:	1a9b      	subs	r3, r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	440b      	add	r3, r1
 80055f4:	331b      	adds	r3, #27
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d019      	beq.n	8005630 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80055fc:	78fa      	ldrb	r2, [r7, #3]
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	4613      	mov	r3, r2
 8005602:	011b      	lsls	r3, r3, #4
 8005604:	1a9b      	subs	r3, r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	440b      	add	r3, r1
 800560a:	331b      	adds	r3, #27
 800560c:	2200      	movs	r2, #0
 800560e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005610:	78fb      	ldrb	r3, [r7, #3]
 8005612:	015a      	lsls	r2, r3, #5
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	4413      	add	r3, r2
 8005618:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	78fa      	ldrb	r2, [r7, #3]
 8005620:	0151      	lsls	r1, r2, #5
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	440a      	add	r2, r1
 8005626:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800562a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800562e:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	015a      	lsls	r2, r3, #5
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	4413      	add	r3, r2
 8005638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800563c:	461a      	mov	r2, r3
 800563e:	2301      	movs	r3, #1
 8005640:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005642:	78fa      	ldrb	r2, [r7, #3]
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	4613      	mov	r3, r2
 8005648:	011b      	lsls	r3, r3, #4
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	440b      	add	r3, r1
 8005650:	334d      	adds	r3, #77	@ 0x4d
 8005652:	2201      	movs	r2, #1
 8005654:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	78fa      	ldrb	r2, [r7, #3]
 800565c:	4611      	mov	r1, r2
 800565e:	4618      	mov	r0, r3
 8005660:	f004 fa6e 	bl	8009b40 <USB_HC_Halt>
 8005664:	e365      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	78fa      	ldrb	r2, [r7, #3]
 800566c:	4611      	mov	r1, r2
 800566e:	4618      	mov	r0, r3
 8005670:	f004 f9e9 	bl	8009a46 <USB_ReadChInterrupts>
 8005674:	4603      	mov	r3, r0
 8005676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567a:	2b40      	cmp	r3, #64	@ 0x40
 800567c:	d139      	bne.n	80056f2 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800567e:	78fa      	ldrb	r2, [r7, #3]
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	4613      	mov	r3, r2
 8005684:	011b      	lsls	r3, r3, #4
 8005686:	1a9b      	subs	r3, r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	440b      	add	r3, r1
 800568c:	334d      	adds	r3, #77	@ 0x4d
 800568e:	2205      	movs	r2, #5
 8005690:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005692:	78fa      	ldrb	r2, [r7, #3]
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	4613      	mov	r3, r2
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	1a9b      	subs	r3, r3, r2
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	440b      	add	r3, r1
 80056a0:	331a      	adds	r3, #26
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d109      	bne.n	80056bc <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80056a8:	78fa      	ldrb	r2, [r7, #3]
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	4613      	mov	r3, r2
 80056ae:	011b      	lsls	r3, r3, #4
 80056b0:	1a9b      	subs	r3, r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	440b      	add	r3, r1
 80056b6:	3319      	adds	r3, #25
 80056b8:	2201      	movs	r2, #1
 80056ba:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80056bc:	78fa      	ldrb	r2, [r7, #3]
 80056be:	6879      	ldr	r1, [r7, #4]
 80056c0:	4613      	mov	r3, r2
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	1a9b      	subs	r3, r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	440b      	add	r3, r1
 80056ca:	3344      	adds	r3, #68	@ 0x44
 80056cc:	2200      	movs	r2, #0
 80056ce:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	78fa      	ldrb	r2, [r7, #3]
 80056d6:	4611      	mov	r1, r2
 80056d8:	4618      	mov	r0, r3
 80056da:	f004 fa31 	bl	8009b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80056de:	78fb      	ldrb	r3, [r7, #3]
 80056e0:	015a      	lsls	r2, r3, #5
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	4413      	add	r3, r2
 80056e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ea:	461a      	mov	r2, r3
 80056ec:	2340      	movs	r3, #64	@ 0x40
 80056ee:	6093      	str	r3, [r2, #8]
 80056f0:	e31f      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	78fa      	ldrb	r2, [r7, #3]
 80056f8:	4611      	mov	r1, r2
 80056fa:	4618      	mov	r0, r3
 80056fc:	f004 f9a3 	bl	8009a46 <USB_ReadChInterrupts>
 8005700:	4603      	mov	r3, r0
 8005702:	f003 0308 	and.w	r3, r3, #8
 8005706:	2b08      	cmp	r3, #8
 8005708:	d11a      	bne.n	8005740 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800570a:	78fb      	ldrb	r3, [r7, #3]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	4413      	add	r3, r2
 8005712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005716:	461a      	mov	r2, r3
 8005718:	2308      	movs	r3, #8
 800571a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800571c:	78fa      	ldrb	r2, [r7, #3]
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	4613      	mov	r3, r2
 8005722:	011b      	lsls	r3, r3, #4
 8005724:	1a9b      	subs	r3, r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	440b      	add	r3, r1
 800572a:	334d      	adds	r3, #77	@ 0x4d
 800572c:	2206      	movs	r2, #6
 800572e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	78fa      	ldrb	r2, [r7, #3]
 8005736:	4611      	mov	r1, r2
 8005738:	4618      	mov	r0, r3
 800573a:	f004 fa01 	bl	8009b40 <USB_HC_Halt>
 800573e:	e2f8      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	78fa      	ldrb	r2, [r7, #3]
 8005746:	4611      	mov	r1, r2
 8005748:	4618      	mov	r0, r3
 800574a:	f004 f97c 	bl	8009a46 <USB_ReadChInterrupts>
 800574e:	4603      	mov	r3, r0
 8005750:	f003 0310 	and.w	r3, r3, #16
 8005754:	2b10      	cmp	r3, #16
 8005756:	d144      	bne.n	80057e2 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005758:	78fa      	ldrb	r2, [r7, #3]
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	4613      	mov	r3, r2
 800575e:	011b      	lsls	r3, r3, #4
 8005760:	1a9b      	subs	r3, r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	3344      	adds	r3, #68	@ 0x44
 8005768:	2200      	movs	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800576c:	78fa      	ldrb	r2, [r7, #3]
 800576e:	6879      	ldr	r1, [r7, #4]
 8005770:	4613      	mov	r3, r2
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	1a9b      	subs	r3, r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	334d      	adds	r3, #77	@ 0x4d
 800577c:	2204      	movs	r2, #4
 800577e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005780:	78fa      	ldrb	r2, [r7, #3]
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	4613      	mov	r3, r2
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	1a9b      	subs	r3, r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	440b      	add	r3, r1
 800578e:	3319      	adds	r3, #25
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d114      	bne.n	80057c0 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005796:	78fa      	ldrb	r2, [r7, #3]
 8005798:	6879      	ldr	r1, [r7, #4]
 800579a:	4613      	mov	r3, r2
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	1a9b      	subs	r3, r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	440b      	add	r3, r1
 80057a4:	3318      	adds	r3, #24
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d109      	bne.n	80057c0 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80057ac:	78fa      	ldrb	r2, [r7, #3]
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	4613      	mov	r3, r2
 80057b2:	011b      	lsls	r3, r3, #4
 80057b4:	1a9b      	subs	r3, r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	440b      	add	r3, r1
 80057ba:	3319      	adds	r3, #25
 80057bc:	2201      	movs	r2, #1
 80057be:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	78fa      	ldrb	r2, [r7, #3]
 80057c6:	4611      	mov	r1, r2
 80057c8:	4618      	mov	r0, r3
 80057ca:	f004 f9b9 	bl	8009b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80057ce:	78fb      	ldrb	r3, [r7, #3]
 80057d0:	015a      	lsls	r2, r3, #5
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	4413      	add	r3, r2
 80057d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057da:	461a      	mov	r2, r3
 80057dc:	2310      	movs	r3, #16
 80057de:	6093      	str	r3, [r2, #8]
 80057e0:	e2a7      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	78fa      	ldrb	r2, [r7, #3]
 80057e8:	4611      	mov	r1, r2
 80057ea:	4618      	mov	r0, r3
 80057ec:	f004 f92b 	bl	8009a46 <USB_ReadChInterrupts>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057f6:	2b80      	cmp	r3, #128	@ 0x80
 80057f8:	f040 8083 	bne.w	8005902 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	799b      	ldrb	r3, [r3, #6]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d111      	bne.n	8005828 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005804:	78fa      	ldrb	r2, [r7, #3]
 8005806:	6879      	ldr	r1, [r7, #4]
 8005808:	4613      	mov	r3, r2
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	1a9b      	subs	r3, r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	334d      	adds	r3, #77	@ 0x4d
 8005814:	2207      	movs	r2, #7
 8005816:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	78fa      	ldrb	r2, [r7, #3]
 800581e:	4611      	mov	r1, r2
 8005820:	4618      	mov	r0, r3
 8005822:	f004 f98d 	bl	8009b40 <USB_HC_Halt>
 8005826:	e062      	b.n	80058ee <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005828:	78fa      	ldrb	r2, [r7, #3]
 800582a:	6879      	ldr	r1, [r7, #4]
 800582c:	4613      	mov	r3, r2
 800582e:	011b      	lsls	r3, r3, #4
 8005830:	1a9b      	subs	r3, r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	440b      	add	r3, r1
 8005836:	3344      	adds	r3, #68	@ 0x44
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	1c59      	adds	r1, r3, #1
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	4613      	mov	r3, r2
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	1a9b      	subs	r3, r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4403      	add	r3, r0
 8005848:	3344      	adds	r3, #68	@ 0x44
 800584a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800584c:	78fa      	ldrb	r2, [r7, #3]
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	4613      	mov	r3, r2
 8005852:	011b      	lsls	r3, r3, #4
 8005854:	1a9b      	subs	r3, r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	440b      	add	r3, r1
 800585a:	3344      	adds	r3, #68	@ 0x44
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2b02      	cmp	r3, #2
 8005860:	d922      	bls.n	80058a8 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005862:	78fa      	ldrb	r2, [r7, #3]
 8005864:	6879      	ldr	r1, [r7, #4]
 8005866:	4613      	mov	r3, r2
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	1a9b      	subs	r3, r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	440b      	add	r3, r1
 8005870:	3344      	adds	r3, #68	@ 0x44
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005876:	78fa      	ldrb	r2, [r7, #3]
 8005878:	6879      	ldr	r1, [r7, #4]
 800587a:	4613      	mov	r3, r2
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	1a9b      	subs	r3, r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	440b      	add	r3, r1
 8005884:	334c      	adds	r3, #76	@ 0x4c
 8005886:	2204      	movs	r2, #4
 8005888:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800588a:	78fa      	ldrb	r2, [r7, #3]
 800588c:	6879      	ldr	r1, [r7, #4]
 800588e:	4613      	mov	r3, r2
 8005890:	011b      	lsls	r3, r3, #4
 8005892:	1a9b      	subs	r3, r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	440b      	add	r3, r1
 8005898:	334c      	adds	r3, #76	@ 0x4c
 800589a:	781a      	ldrb	r2, [r3, #0]
 800589c:	78fb      	ldrb	r3, [r7, #3]
 800589e:	4619      	mov	r1, r3
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f005 fc5f 	bl	800b164 <HAL_HCD_HC_NotifyURBChange_Callback>
 80058a6:	e022      	b.n	80058ee <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80058a8:	78fa      	ldrb	r2, [r7, #3]
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	4613      	mov	r3, r2
 80058ae:	011b      	lsls	r3, r3, #4
 80058b0:	1a9b      	subs	r3, r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	440b      	add	r3, r1
 80058b6:	334c      	adds	r3, #76	@ 0x4c
 80058b8:	2202      	movs	r2, #2
 80058ba:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80058bc:	78fb      	ldrb	r3, [r7, #3]
 80058be:	015a      	lsls	r2, r3, #5
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80058d2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80058da:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80058dc:	78fb      	ldrb	r3, [r7, #3]
 80058de:	015a      	lsls	r2, r3, #5
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058e8:	461a      	mov	r2, r3
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80058ee:	78fb      	ldrb	r3, [r7, #3]
 80058f0:	015a      	lsls	r2, r3, #5
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	4413      	add	r3, r2
 80058f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058fa:	461a      	mov	r2, r3
 80058fc:	2380      	movs	r3, #128	@ 0x80
 80058fe:	6093      	str	r3, [r2, #8]
 8005900:	e217      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	78fa      	ldrb	r2, [r7, #3]
 8005908:	4611      	mov	r1, r2
 800590a:	4618      	mov	r0, r3
 800590c:	f004 f89b 	bl	8009a46 <USB_ReadChInterrupts>
 8005910:	4603      	mov	r3, r0
 8005912:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800591a:	d11b      	bne.n	8005954 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800591c:	78fa      	ldrb	r2, [r7, #3]
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	011b      	lsls	r3, r3, #4
 8005924:	1a9b      	subs	r3, r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	334d      	adds	r3, #77	@ 0x4d
 800592c:	2209      	movs	r2, #9
 800592e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	78fa      	ldrb	r2, [r7, #3]
 8005936:	4611      	mov	r1, r2
 8005938:	4618      	mov	r0, r3
 800593a:	f004 f901 	bl	8009b40 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800593e:	78fb      	ldrb	r3, [r7, #3]
 8005940:	015a      	lsls	r2, r3, #5
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	4413      	add	r3, r2
 8005946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800594a:	461a      	mov	r2, r3
 800594c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005950:	6093      	str	r3, [r2, #8]
 8005952:	e1ee      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	78fa      	ldrb	r2, [r7, #3]
 800595a:	4611      	mov	r1, r2
 800595c:	4618      	mov	r0, r3
 800595e:	f004 f872 	bl	8009a46 <USB_ReadChInterrupts>
 8005962:	4603      	mov	r3, r0
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b02      	cmp	r3, #2
 800596a:	f040 81df 	bne.w	8005d2c <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800596e:	78fb      	ldrb	r3, [r7, #3]
 8005970:	015a      	lsls	r2, r3, #5
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	4413      	add	r3, r2
 8005976:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800597a:	461a      	mov	r2, r3
 800597c:	2302      	movs	r3, #2
 800597e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005980:	78fa      	ldrb	r2, [r7, #3]
 8005982:	6879      	ldr	r1, [r7, #4]
 8005984:	4613      	mov	r3, r2
 8005986:	011b      	lsls	r3, r3, #4
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	440b      	add	r3, r1
 800598e:	334d      	adds	r3, #77	@ 0x4d
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	2b01      	cmp	r3, #1
 8005994:	f040 8093 	bne.w	8005abe <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005998:	78fa      	ldrb	r2, [r7, #3]
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	4613      	mov	r3, r2
 800599e:	011b      	lsls	r3, r3, #4
 80059a0:	1a9b      	subs	r3, r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	334d      	adds	r3, #77	@ 0x4d
 80059a8:	2202      	movs	r2, #2
 80059aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80059ac:	78fa      	ldrb	r2, [r7, #3]
 80059ae:	6879      	ldr	r1, [r7, #4]
 80059b0:	4613      	mov	r3, r2
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	1a9b      	subs	r3, r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	334c      	adds	r3, #76	@ 0x4c
 80059bc:	2201      	movs	r2, #1
 80059be:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80059c0:	78fa      	ldrb	r2, [r7, #3]
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	4613      	mov	r3, r2
 80059c6:	011b      	lsls	r3, r3, #4
 80059c8:	1a9b      	subs	r3, r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	3326      	adds	r3, #38	@ 0x26
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d00b      	beq.n	80059ee <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80059d6:	78fa      	ldrb	r2, [r7, #3]
 80059d8:	6879      	ldr	r1, [r7, #4]
 80059da:	4613      	mov	r3, r2
 80059dc:	011b      	lsls	r3, r3, #4
 80059de:	1a9b      	subs	r3, r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	440b      	add	r3, r1
 80059e4:	3326      	adds	r3, #38	@ 0x26
 80059e6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80059e8:	2b03      	cmp	r3, #3
 80059ea:	f040 8190 	bne.w	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	799b      	ldrb	r3, [r3, #6]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d115      	bne.n	8005a22 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80059f6:	78fa      	ldrb	r2, [r7, #3]
 80059f8:	6879      	ldr	r1, [r7, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	011b      	lsls	r3, r3, #4
 80059fe:	1a9b      	subs	r3, r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	440b      	add	r3, r1
 8005a04:	333d      	adds	r3, #61	@ 0x3d
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	78fa      	ldrb	r2, [r7, #3]
 8005a0a:	f083 0301 	eor.w	r3, r3, #1
 8005a0e:	b2d8      	uxtb	r0, r3
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	4613      	mov	r3, r2
 8005a14:	011b      	lsls	r3, r3, #4
 8005a16:	1a9b      	subs	r3, r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	440b      	add	r3, r1
 8005a1c:	333d      	adds	r3, #61	@ 0x3d
 8005a1e:	4602      	mov	r2, r0
 8005a20:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	799b      	ldrb	r3, [r3, #6]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	f040 8171 	bne.w	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
 8005a2c:	78fa      	ldrb	r2, [r7, #3]
 8005a2e:	6879      	ldr	r1, [r7, #4]
 8005a30:	4613      	mov	r3, r2
 8005a32:	011b      	lsls	r3, r3, #4
 8005a34:	1a9b      	subs	r3, r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	440b      	add	r3, r1
 8005a3a:	3334      	adds	r3, #52	@ 0x34
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 8165 	beq.w	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005a44:	78fa      	ldrb	r2, [r7, #3]
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	1a9b      	subs	r3, r3, r2
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	440b      	add	r3, r1
 8005a52:	3334      	adds	r3, #52	@ 0x34
 8005a54:	6819      	ldr	r1, [r3, #0]
 8005a56:	78fa      	ldrb	r2, [r7, #3]
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	011b      	lsls	r3, r3, #4
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4403      	add	r3, r0
 8005a64:	3328      	adds	r3, #40	@ 0x28
 8005a66:	881b      	ldrh	r3, [r3, #0]
 8005a68:	440b      	add	r3, r1
 8005a6a:	1e59      	subs	r1, r3, #1
 8005a6c:	78fa      	ldrb	r2, [r7, #3]
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	4613      	mov	r3, r2
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	1a9b      	subs	r3, r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	4403      	add	r3, r0
 8005a7a:	3328      	adds	r3, #40	@ 0x28
 8005a7c:	881b      	ldrh	r3, [r3, #0]
 8005a7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a82:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 813f 	beq.w	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005a90:	78fa      	ldrb	r2, [r7, #3]
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	4613      	mov	r3, r2
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	1a9b      	subs	r3, r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	440b      	add	r3, r1
 8005a9e:	333d      	adds	r3, #61	@ 0x3d
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	78fa      	ldrb	r2, [r7, #3]
 8005aa4:	f083 0301 	eor.w	r3, r3, #1
 8005aa8:	b2d8      	uxtb	r0, r3
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	4613      	mov	r3, r2
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	1a9b      	subs	r3, r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	333d      	adds	r3, #61	@ 0x3d
 8005ab8:	4602      	mov	r2, r0
 8005aba:	701a      	strb	r2, [r3, #0]
 8005abc:	e127      	b.n	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005abe:	78fa      	ldrb	r2, [r7, #3]
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	1a9b      	subs	r3, r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	334d      	adds	r3, #77	@ 0x4d
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	2b03      	cmp	r3, #3
 8005ad2:	d120      	bne.n	8005b16 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005ad4:	78fa      	ldrb	r2, [r7, #3]
 8005ad6:	6879      	ldr	r1, [r7, #4]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	011b      	lsls	r3, r3, #4
 8005adc:	1a9b      	subs	r3, r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	440b      	add	r3, r1
 8005ae2:	334d      	adds	r3, #77	@ 0x4d
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005ae8:	78fa      	ldrb	r2, [r7, #3]
 8005aea:	6879      	ldr	r1, [r7, #4]
 8005aec:	4613      	mov	r3, r2
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	440b      	add	r3, r1
 8005af6:	331b      	adds	r3, #27
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	f040 8107 	bne.w	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b00:	78fa      	ldrb	r2, [r7, #3]
 8005b02:	6879      	ldr	r1, [r7, #4]
 8005b04:	4613      	mov	r3, r2
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	1a9b      	subs	r3, r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	440b      	add	r3, r1
 8005b0e:	334c      	adds	r3, #76	@ 0x4c
 8005b10:	2202      	movs	r2, #2
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	e0fb      	b.n	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005b16:	78fa      	ldrb	r2, [r7, #3]
 8005b18:	6879      	ldr	r1, [r7, #4]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	1a9b      	subs	r3, r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	440b      	add	r3, r1
 8005b24:	334d      	adds	r3, #77	@ 0x4d
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	2b04      	cmp	r3, #4
 8005b2a:	d13a      	bne.n	8005ba2 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005b2c:	78fa      	ldrb	r2, [r7, #3]
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	4613      	mov	r3, r2
 8005b32:	011b      	lsls	r3, r3, #4
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	440b      	add	r3, r1
 8005b3a:	334d      	adds	r3, #77	@ 0x4d
 8005b3c:	2202      	movs	r2, #2
 8005b3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b40:	78fa      	ldrb	r2, [r7, #3]
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	4613      	mov	r3, r2
 8005b46:	011b      	lsls	r3, r3, #4
 8005b48:	1a9b      	subs	r3, r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	334c      	adds	r3, #76	@ 0x4c
 8005b50:	2202      	movs	r2, #2
 8005b52:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005b54:	78fa      	ldrb	r2, [r7, #3]
 8005b56:	6879      	ldr	r1, [r7, #4]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	1a9b      	subs	r3, r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	440b      	add	r3, r1
 8005b62:	331b      	adds	r3, #27
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	f040 80d1 	bne.w	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005b6c:	78fa      	ldrb	r2, [r7, #3]
 8005b6e:	6879      	ldr	r1, [r7, #4]
 8005b70:	4613      	mov	r3, r2
 8005b72:	011b      	lsls	r3, r3, #4
 8005b74:	1a9b      	subs	r3, r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	440b      	add	r3, r1
 8005b7a:	331b      	adds	r3, #27
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005b80:	78fb      	ldrb	r3, [r7, #3]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	78fa      	ldrb	r2, [r7, #3]
 8005b90:	0151      	lsls	r1, r2, #5
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	440a      	add	r2, r1
 8005b96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b9e:	6053      	str	r3, [r2, #4]
 8005ba0:	e0b5      	b.n	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005ba2:	78fa      	ldrb	r2, [r7, #3]
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	011b      	lsls	r3, r3, #4
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	440b      	add	r3, r1
 8005bb0:	334d      	adds	r3, #77	@ 0x4d
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	2b05      	cmp	r3, #5
 8005bb6:	d114      	bne.n	8005be2 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005bb8:	78fa      	ldrb	r2, [r7, #3]
 8005bba:	6879      	ldr	r1, [r7, #4]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	011b      	lsls	r3, r3, #4
 8005bc0:	1a9b      	subs	r3, r3, r2
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	440b      	add	r3, r1
 8005bc6:	334d      	adds	r3, #77	@ 0x4d
 8005bc8:	2202      	movs	r2, #2
 8005bca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005bcc:	78fa      	ldrb	r2, [r7, #3]
 8005bce:	6879      	ldr	r1, [r7, #4]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	011b      	lsls	r3, r3, #4
 8005bd4:	1a9b      	subs	r3, r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	440b      	add	r3, r1
 8005bda:	334c      	adds	r3, #76	@ 0x4c
 8005bdc:	2202      	movs	r2, #2
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	e095      	b.n	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005be2:	78fa      	ldrb	r2, [r7, #3]
 8005be4:	6879      	ldr	r1, [r7, #4]
 8005be6:	4613      	mov	r3, r2
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	440b      	add	r3, r1
 8005bf0:	334d      	adds	r3, #77	@ 0x4d
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	2b06      	cmp	r3, #6
 8005bf6:	d114      	bne.n	8005c22 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005bf8:	78fa      	ldrb	r2, [r7, #3]
 8005bfa:	6879      	ldr	r1, [r7, #4]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	011b      	lsls	r3, r3, #4
 8005c00:	1a9b      	subs	r3, r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	440b      	add	r3, r1
 8005c06:	334d      	adds	r3, #77	@ 0x4d
 8005c08:	2202      	movs	r2, #2
 8005c0a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005c0c:	78fa      	ldrb	r2, [r7, #3]
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	4613      	mov	r3, r2
 8005c12:	011b      	lsls	r3, r3, #4
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	440b      	add	r3, r1
 8005c1a:	334c      	adds	r3, #76	@ 0x4c
 8005c1c:	2205      	movs	r2, #5
 8005c1e:	701a      	strb	r2, [r3, #0]
 8005c20:	e075      	b.n	8005d0e <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005c22:	78fa      	ldrb	r2, [r7, #3]
 8005c24:	6879      	ldr	r1, [r7, #4]
 8005c26:	4613      	mov	r3, r2
 8005c28:	011b      	lsls	r3, r3, #4
 8005c2a:	1a9b      	subs	r3, r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	440b      	add	r3, r1
 8005c30:	334d      	adds	r3, #77	@ 0x4d
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	2b07      	cmp	r3, #7
 8005c36:	d00a      	beq.n	8005c4e <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005c38:	78fa      	ldrb	r2, [r7, #3]
 8005c3a:	6879      	ldr	r1, [r7, #4]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	1a9b      	subs	r3, r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	440b      	add	r3, r1
 8005c46:	334d      	adds	r3, #77	@ 0x4d
 8005c48:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005c4a:	2b09      	cmp	r3, #9
 8005c4c:	d170      	bne.n	8005d30 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c4e:	78fa      	ldrb	r2, [r7, #3]
 8005c50:	6879      	ldr	r1, [r7, #4]
 8005c52:	4613      	mov	r3, r2
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	1a9b      	subs	r3, r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	440b      	add	r3, r1
 8005c5c:	334d      	adds	r3, #77	@ 0x4d
 8005c5e:	2202      	movs	r2, #2
 8005c60:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005c62:	78fa      	ldrb	r2, [r7, #3]
 8005c64:	6879      	ldr	r1, [r7, #4]
 8005c66:	4613      	mov	r3, r2
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	1a9b      	subs	r3, r3, r2
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	440b      	add	r3, r1
 8005c70:	3344      	adds	r3, #68	@ 0x44
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	1c59      	adds	r1, r3, #1
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	1a9b      	subs	r3, r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4403      	add	r3, r0
 8005c82:	3344      	adds	r3, #68	@ 0x44
 8005c84:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005c86:	78fa      	ldrb	r2, [r7, #3]
 8005c88:	6879      	ldr	r1, [r7, #4]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	1a9b      	subs	r3, r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	440b      	add	r3, r1
 8005c94:	3344      	adds	r3, #68	@ 0x44
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d914      	bls.n	8005cc6 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005c9c:	78fa      	ldrb	r2, [r7, #3]
 8005c9e:	6879      	ldr	r1, [r7, #4]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	011b      	lsls	r3, r3, #4
 8005ca4:	1a9b      	subs	r3, r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	440b      	add	r3, r1
 8005caa:	3344      	adds	r3, #68	@ 0x44
 8005cac:	2200      	movs	r2, #0
 8005cae:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005cb0:	78fa      	ldrb	r2, [r7, #3]
 8005cb2:	6879      	ldr	r1, [r7, #4]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	011b      	lsls	r3, r3, #4
 8005cb8:	1a9b      	subs	r3, r3, r2
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	440b      	add	r3, r1
 8005cbe:	334c      	adds	r3, #76	@ 0x4c
 8005cc0:	2204      	movs	r2, #4
 8005cc2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005cc4:	e022      	b.n	8005d0c <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005cc6:	78fa      	ldrb	r2, [r7, #3]
 8005cc8:	6879      	ldr	r1, [r7, #4]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	011b      	lsls	r3, r3, #4
 8005cce:	1a9b      	subs	r3, r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	440b      	add	r3, r1
 8005cd4:	334c      	adds	r3, #76	@ 0x4c
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005cda:	78fb      	ldrb	r3, [r7, #3]
 8005cdc:	015a      	lsls	r2, r3, #5
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005cf0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005cf8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005cfa:	78fb      	ldrb	r3, [r7, #3]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d06:	461a      	mov	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d0c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005d0e:	78fa      	ldrb	r2, [r7, #3]
 8005d10:	6879      	ldr	r1, [r7, #4]
 8005d12:	4613      	mov	r3, r2
 8005d14:	011b      	lsls	r3, r3, #4
 8005d16:	1a9b      	subs	r3, r3, r2
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	440b      	add	r3, r1
 8005d1c:	334c      	adds	r3, #76	@ 0x4c
 8005d1e:	781a      	ldrb	r2, [r3, #0]
 8005d20:	78fb      	ldrb	r3, [r7, #3]
 8005d22:	4619      	mov	r1, r3
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f005 fa1d 	bl	800b164 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005d2a:	e002      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005d2c:	bf00      	nop
 8005d2e:	e000      	b.n	8005d32 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005d30:	bf00      	nop
  }
}
 8005d32:	3718      	adds	r7, #24
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b08a      	sub	sp, #40	@ 0x28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d48:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	f003 030f 	and.w	r3, r3, #15
 8005d58:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	0c5b      	lsrs	r3, r3, #17
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	091b      	lsrs	r3, r3, #4
 8005d68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d6c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d004      	beq.n	8005d7e <HCD_RXQLVL_IRQHandler+0x46>
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	2b05      	cmp	r3, #5
 8005d78:	f000 80b6 	beq.w	8005ee8 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005d7c:	e0b7      	b.n	8005eee <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80b3 	beq.w	8005eec <HCD_RXQLVL_IRQHandler+0x1b4>
 8005d86:	6879      	ldr	r1, [r7, #4]
 8005d88:	69ba      	ldr	r2, [r7, #24]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	1a9b      	subs	r3, r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	440b      	add	r3, r1
 8005d94:	332c      	adds	r3, #44	@ 0x2c
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 80a7 	beq.w	8005eec <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005d9e:	6879      	ldr	r1, [r7, #4]
 8005da0:	69ba      	ldr	r2, [r7, #24]
 8005da2:	4613      	mov	r3, r2
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	1a9b      	subs	r3, r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	440b      	add	r3, r1
 8005dac:	3338      	adds	r3, #56	@ 0x38
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	18d1      	adds	r1, r2, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	4613      	mov	r3, r2
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	1a9b      	subs	r3, r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4403      	add	r3, r0
 8005dc2:	3334      	adds	r3, #52	@ 0x34
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4299      	cmp	r1, r3
 8005dc8:	f200 8083 	bhi.w	8005ed2 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6818      	ldr	r0, [r3, #0]
 8005dd0:	6879      	ldr	r1, [r7, #4]
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	1a9b      	subs	r3, r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	440b      	add	r3, r1
 8005dde:	332c      	adds	r3, #44	@ 0x2c
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	b292      	uxth	r2, r2
 8005de6:	4619      	mov	r1, r3
 8005de8:	f003 fdc2 	bl	8009970 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005dec:	6879      	ldr	r1, [r7, #4]
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	4613      	mov	r3, r2
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	1a9b      	subs	r3, r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	440b      	add	r3, r1
 8005dfa:	332c      	adds	r3, #44	@ 0x2c
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	18d1      	adds	r1, r2, r3
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	69ba      	ldr	r2, [r7, #24]
 8005e06:	4613      	mov	r3, r2
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	1a9b      	subs	r3, r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4403      	add	r3, r0
 8005e10:	332c      	adds	r3, #44	@ 0x2c
 8005e12:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	011b      	lsls	r3, r3, #4
 8005e1c:	1a9b      	subs	r3, r3, r2
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	440b      	add	r3, r1
 8005e22:	3338      	adds	r3, #56	@ 0x38
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	18d1      	adds	r1, r2, r3
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	69ba      	ldr	r2, [r7, #24]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	1a9b      	subs	r3, r3, r2
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	4403      	add	r3, r0
 8005e38:	3338      	adds	r3, #56	@ 0x38
 8005e3a:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	015a      	lsls	r2, r3, #5
 8005e40:	6a3b      	ldr	r3, [r7, #32]
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	0cdb      	lsrs	r3, r3, #19
 8005e4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e50:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005e52:	6879      	ldr	r1, [r7, #4]
 8005e54:	69ba      	ldr	r2, [r7, #24]
 8005e56:	4613      	mov	r3, r2
 8005e58:	011b      	lsls	r3, r3, #4
 8005e5a:	1a9b      	subs	r3, r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	440b      	add	r3, r1
 8005e60:	3328      	adds	r3, #40	@ 0x28
 8005e62:	881b      	ldrh	r3, [r3, #0]
 8005e64:	461a      	mov	r2, r3
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d13f      	bne.n	8005eec <HCD_RXQLVL_IRQHandler+0x1b4>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d03c      	beq.n	8005eec <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	6a3b      	ldr	r3, [r7, #32]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005e88:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005e90:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	015a      	lsls	r2, r3, #5
 8005e96:	6a3b      	ldr	r3, [r7, #32]
 8005e98:	4413      	add	r3, r2
 8005e9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005ea4:	6879      	ldr	r1, [r7, #4]
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	1a9b      	subs	r3, r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	440b      	add	r3, r1
 8005eb2:	333c      	adds	r3, #60	@ 0x3c
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	f083 0301 	eor.w	r3, r3, #1
 8005eba:	b2d8      	uxtb	r0, r3
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	1a9b      	subs	r3, r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	440b      	add	r3, r1
 8005eca:	333c      	adds	r3, #60	@ 0x3c
 8005ecc:	4602      	mov	r2, r0
 8005ece:	701a      	strb	r2, [r3, #0]
      break;
 8005ed0:	e00c      	b.n	8005eec <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005ed2:	6879      	ldr	r1, [r7, #4]
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	1a9b      	subs	r3, r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	440b      	add	r3, r1
 8005ee0:	334c      	adds	r3, #76	@ 0x4c
 8005ee2:	2204      	movs	r2, #4
 8005ee4:	701a      	strb	r2, [r3, #0]
      break;
 8005ee6:	e001      	b.n	8005eec <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005ee8:	bf00      	nop
 8005eea:	e000      	b.n	8005eee <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005eec:	bf00      	nop
  }
}
 8005eee:	bf00      	nop
 8005ef0:	3728      	adds	r7, #40	@ 0x28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b086      	sub	sp, #24
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005f22:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d10b      	bne.n	8005f46 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d102      	bne.n	8005f3e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f005 f8f7 	bl	800b12c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f043 0302 	orr.w	r3, r3, #2
 8005f44:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d132      	bne.n	8005fb6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f043 0308 	orr.w	r3, r3, #8
 8005f56:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d126      	bne.n	8005fb0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	7a5b      	ldrb	r3, [r3, #9]
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d113      	bne.n	8005f92 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005f70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f74:	d106      	bne.n	8005f84 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2102      	movs	r1, #2
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f003 fd91 	bl	8009aa4 <USB_InitFSLSPClkSel>
 8005f82:	e011      	b.n	8005fa8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2101      	movs	r1, #1
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f003 fd8a 	bl	8009aa4 <USB_InitFSLSPClkSel>
 8005f90:	e00a      	b.n	8005fa8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	79db      	ldrb	r3, [r3, #7]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d106      	bne.n	8005fa8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005fa6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f005 f8ed 	bl	800b188 <HAL_HCD_PortEnabled_Callback>
 8005fae:	e002      	b.n	8005fb6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f005 f8f7 	bl	800b1a4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f003 0320 	and.w	r3, r3, #32
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d103      	bne.n	8005fc8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f043 0320 	orr.w	r3, r3, #32
 8005fc6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fce:	461a      	mov	r2, r3
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	6013      	str	r3, [r2, #0]
}
 8005fd4:	bf00      	nop
 8005fd6:	3718      	adds	r7, #24
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e12b      	b.n	8006246 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d106      	bne.n	8006008 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7fb fd52 	bl	8001aac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2224      	movs	r2, #36	@ 0x24
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f022 0201 	bic.w	r2, r2, #1
 800601e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800602e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800603e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006040:	f001 f964 	bl	800730c <HAL_RCC_GetPCLK1Freq>
 8006044:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	4a81      	ldr	r2, [pc, #516]	@ (8006250 <HAL_I2C_Init+0x274>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d807      	bhi.n	8006060 <HAL_I2C_Init+0x84>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	4a80      	ldr	r2, [pc, #512]	@ (8006254 <HAL_I2C_Init+0x278>)
 8006054:	4293      	cmp	r3, r2
 8006056:	bf94      	ite	ls
 8006058:	2301      	movls	r3, #1
 800605a:	2300      	movhi	r3, #0
 800605c:	b2db      	uxtb	r3, r3
 800605e:	e006      	b.n	800606e <HAL_I2C_Init+0x92>
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4a7d      	ldr	r2, [pc, #500]	@ (8006258 <HAL_I2C_Init+0x27c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	bf94      	ite	ls
 8006068:	2301      	movls	r3, #1
 800606a:	2300      	movhi	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e0e7      	b.n	8006246 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	4a78      	ldr	r2, [pc, #480]	@ (800625c <HAL_I2C_Init+0x280>)
 800607a:	fba2 2303 	umull	r2, r3, r2, r3
 800607e:	0c9b      	lsrs	r3, r3, #18
 8006080:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	430a      	orrs	r2, r1
 8006094:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6a1b      	ldr	r3, [r3, #32]
 800609c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	4a6a      	ldr	r2, [pc, #424]	@ (8006250 <HAL_I2C_Init+0x274>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d802      	bhi.n	80060b0 <HAL_I2C_Init+0xd4>
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	3301      	adds	r3, #1
 80060ae:	e009      	b.n	80060c4 <HAL_I2C_Init+0xe8>
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80060b6:	fb02 f303 	mul.w	r3, r2, r3
 80060ba:	4a69      	ldr	r2, [pc, #420]	@ (8006260 <HAL_I2C_Init+0x284>)
 80060bc:	fba2 2303 	umull	r2, r3, r2, r3
 80060c0:	099b      	lsrs	r3, r3, #6
 80060c2:	3301      	adds	r3, #1
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	6812      	ldr	r2, [r2, #0]
 80060c8:	430b      	orrs	r3, r1
 80060ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	69db      	ldr	r3, [r3, #28]
 80060d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80060d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	495c      	ldr	r1, [pc, #368]	@ (8006250 <HAL_I2C_Init+0x274>)
 80060e0:	428b      	cmp	r3, r1
 80060e2:	d819      	bhi.n	8006118 <HAL_I2C_Init+0x13c>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	1e59      	subs	r1, r3, #1
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	005b      	lsls	r3, r3, #1
 80060ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80060f8:	400b      	ands	r3, r1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <HAL_I2C_Init+0x138>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	1e59      	subs	r1, r3, #1
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	fbb1 f3f3 	udiv	r3, r1, r3
 800610c:	3301      	adds	r3, #1
 800610e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006112:	e051      	b.n	80061b8 <HAL_I2C_Init+0x1dc>
 8006114:	2304      	movs	r3, #4
 8006116:	e04f      	b.n	80061b8 <HAL_I2C_Init+0x1dc>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d111      	bne.n	8006144 <HAL_I2C_Init+0x168>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	1e58      	subs	r0, r3, #1
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6859      	ldr	r1, [r3, #4]
 8006128:	460b      	mov	r3, r1
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	440b      	add	r3, r1
 800612e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006132:	3301      	adds	r3, #1
 8006134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006138:	2b00      	cmp	r3, #0
 800613a:	bf0c      	ite	eq
 800613c:	2301      	moveq	r3, #1
 800613e:	2300      	movne	r3, #0
 8006140:	b2db      	uxtb	r3, r3
 8006142:	e012      	b.n	800616a <HAL_I2C_Init+0x18e>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	1e58      	subs	r0, r3, #1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6859      	ldr	r1, [r3, #4]
 800614c:	460b      	mov	r3, r1
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	440b      	add	r3, r1
 8006152:	0099      	lsls	r1, r3, #2
 8006154:	440b      	add	r3, r1
 8006156:	fbb0 f3f3 	udiv	r3, r0, r3
 800615a:	3301      	adds	r3, #1
 800615c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006160:	2b00      	cmp	r3, #0
 8006162:	bf0c      	ite	eq
 8006164:	2301      	moveq	r3, #1
 8006166:	2300      	movne	r3, #0
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d001      	beq.n	8006172 <HAL_I2C_Init+0x196>
 800616e:	2301      	movs	r3, #1
 8006170:	e022      	b.n	80061b8 <HAL_I2C_Init+0x1dc>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10e      	bne.n	8006198 <HAL_I2C_Init+0x1bc>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	1e58      	subs	r0, r3, #1
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6859      	ldr	r1, [r3, #4]
 8006182:	460b      	mov	r3, r1
 8006184:	005b      	lsls	r3, r3, #1
 8006186:	440b      	add	r3, r1
 8006188:	fbb0 f3f3 	udiv	r3, r0, r3
 800618c:	3301      	adds	r3, #1
 800618e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006196:	e00f      	b.n	80061b8 <HAL_I2C_Init+0x1dc>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	1e58      	subs	r0, r3, #1
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6859      	ldr	r1, [r3, #4]
 80061a0:	460b      	mov	r3, r1
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	440b      	add	r3, r1
 80061a6:	0099      	lsls	r1, r3, #2
 80061a8:	440b      	add	r3, r1
 80061aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80061ae:	3301      	adds	r3, #1
 80061b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80061b8:	6879      	ldr	r1, [r7, #4]
 80061ba:	6809      	ldr	r1, [r1, #0]
 80061bc:	4313      	orrs	r3, r2
 80061be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	69da      	ldr	r2, [r3, #28]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	430a      	orrs	r2, r1
 80061da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80061e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6911      	ldr	r1, [r2, #16]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	68d2      	ldr	r2, [r2, #12]
 80061f2:	4311      	orrs	r1, r2
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	6812      	ldr	r2, [r2, #0]
 80061f8:	430b      	orrs	r3, r1
 80061fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	695a      	ldr	r2, [r3, #20]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	431a      	orrs	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f042 0201 	orr.w	r2, r2, #1
 8006226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2220      	movs	r2, #32
 8006232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	000186a0 	.word	0x000186a0
 8006254:	001e847f 	.word	0x001e847f
 8006258:	003d08ff 	.word	0x003d08ff
 800625c:	431bde83 	.word	0x431bde83
 8006260:	10624dd3 	.word	0x10624dd3

08006264 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006274:	b2db      	uxtb	r3, r3
 8006276:	2b20      	cmp	r3, #32
 8006278:	d129      	bne.n	80062ce <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2224      	movs	r2, #36	@ 0x24
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0201 	bic.w	r2, r2, #1
 8006290:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0210 	bic.w	r2, r2, #16
 80062a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	430a      	orrs	r2, r1
 80062b0:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f042 0201 	orr.w	r2, r2, #1
 80062c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80062ca:	2300      	movs	r3, #0
 80062cc:	e000      	b.n	80062d0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80062ce:	2302      	movs	r3, #2
  }
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80062e6:	2300      	movs	r3, #0
 80062e8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b20      	cmp	r3, #32
 80062f4:	d12a      	bne.n	800634c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2224      	movs	r2, #36	@ 0x24
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0201 	bic.w	r2, r2, #1
 800630c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006314:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006316:	89fb      	ldrh	r3, [r7, #14]
 8006318:	f023 030f 	bic.w	r3, r3, #15
 800631c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	b29a      	uxth	r2, r3
 8006322:	89fb      	ldrh	r3, [r7, #14]
 8006324:	4313      	orrs	r3, r2
 8006326:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	89fa      	ldrh	r2, [r7, #14]
 800632e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2220      	movs	r2, #32
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006348:	2300      	movs	r3, #0
 800634a:	e000      	b.n	800634e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800634c:	2302      	movs	r3, #2
  }
}
 800634e:	4618      	mov	r0, r3
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
	...

0800635c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e0bf      	b.n	80064ee <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d106      	bne.n	8006388 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7fc f95a 	bl	800263c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2202      	movs	r2, #2
 800638c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	699a      	ldr	r2, [r3, #24]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800639e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	6999      	ldr	r1, [r3, #24]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80063b4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	6899      	ldr	r1, [r3, #8]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	4b4a      	ldr	r3, [pc, #296]	@ (80064f8 <HAL_LTDC_Init+0x19c>)
 80063d0:	400b      	ands	r3, r1
 80063d2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	041b      	lsls	r3, r3, #16
 80063da:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6899      	ldr	r1, [r3, #8]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	699a      	ldr	r2, [r3, #24]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	431a      	orrs	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68d9      	ldr	r1, [r3, #12]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	4b3e      	ldr	r3, [pc, #248]	@ (80064f8 <HAL_LTDC_Init+0x19c>)
 80063fe:	400b      	ands	r3, r1
 8006400:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	041b      	lsls	r3, r3, #16
 8006408:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68d9      	ldr	r1, [r3, #12]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a1a      	ldr	r2, [r3, #32]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	431a      	orrs	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	430a      	orrs	r2, r1
 800641e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	6919      	ldr	r1, [r3, #16]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	4b33      	ldr	r3, [pc, #204]	@ (80064f8 <HAL_LTDC_Init+0x19c>)
 800642c:	400b      	ands	r3, r1
 800642e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006434:	041b      	lsls	r3, r3, #16
 8006436:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6919      	ldr	r1, [r3, #16]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	431a      	orrs	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	6959      	ldr	r1, [r3, #20]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	4b27      	ldr	r3, [pc, #156]	@ (80064f8 <HAL_LTDC_Init+0x19c>)
 800645a:	400b      	ands	r3, r1
 800645c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006462:	041b      	lsls	r3, r3, #16
 8006464:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	6959      	ldr	r1, [r3, #20]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	431a      	orrs	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006482:	021b      	lsls	r3, r3, #8
 8006484:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800648c:	041b      	lsls	r3, r3, #16
 800648e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800649e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80064a6:	68ba      	ldr	r2, [r7, #8]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	687a      	ldr	r2, [r7, #4]
 80064ae:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80064b2:	431a      	orrs	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	430a      	orrs	r2, r1
 80064ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f042 0206 	orr.w	r2, r2, #6
 80064ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699a      	ldr	r2, [r3, #24]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0201 	orr.w	r2, r2, #1
 80064da:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	f000f800 	.word	0xf000f800

080064fc <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006512:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f003 0304 	and.w	r3, r3, #4
 800651a:	2b00      	cmp	r3, #0
 800651c:	d023      	beq.n	8006566 <HAL_LTDC_IRQHandler+0x6a>
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	f003 0304 	and.w	r3, r3, #4
 8006524:	2b00      	cmp	r3, #0
 8006526:	d01e      	beq.n	8006566 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0204 	bic.w	r2, r2, #4
 8006536:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2204      	movs	r2, #4
 800653e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006546:	f043 0201 	orr.w	r2, r3, #1
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2204      	movs	r2, #4
 8006554:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 f86f 	bl	8006644 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d023      	beq.n	80065b8 <HAL_LTDC_IRQHandler+0xbc>
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d01e      	beq.n	80065b8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 0202 	bic.w	r2, r2, #2
 8006588:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2202      	movs	r2, #2
 8006590:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006598:	f043 0202 	orr.w	r2, r3, #2
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2204      	movs	r2, #4
 80065a6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f846 	bl	8006644 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f003 0301 	and.w	r3, r3, #1
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d01b      	beq.n	80065fa <HAL_LTDC_IRQHandler+0xfe>
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d016      	beq.n	80065fa <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f022 0201 	bic.w	r2, r2, #1
 80065da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2201      	movs	r2, #1
 80065e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f82f 	bl	8006658 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f003 0308 	and.w	r3, r3, #8
 8006600:	2b00      	cmp	r3, #0
 8006602:	d01b      	beq.n	800663c <HAL_LTDC_IRQHandler+0x140>
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f003 0308 	and.w	r3, r3, #8
 800660a:	2b00      	cmp	r3, #0
 800660c:	d016      	beq.n	800663c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f022 0208 	bic.w	r2, r2, #8
 800661c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2208      	movs	r2, #8
 8006624:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f818 	bl	800666c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800663c:	bf00      	nop
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006680:	b5b0      	push	{r4, r5, r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006692:	2b01      	cmp	r3, #1
 8006694:	d101      	bne.n	800669a <HAL_LTDC_ConfigLayer+0x1a>
 8006696:	2302      	movs	r3, #2
 8006698:	e02c      	b.n	80066f4 <HAL_LTDC_ConfigLayer+0x74>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2202      	movs	r2, #2
 80066a6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2134      	movs	r1, #52	@ 0x34
 80066b0:	fb01 f303 	mul.w	r3, r1, r3
 80066b4:	4413      	add	r3, r2
 80066b6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	4614      	mov	r4, r2
 80066be:	461d      	mov	r5, r3
 80066c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f000 f811 	bl	80066fc <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2201      	movs	r2, #1
 80066e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bdb0      	pop	{r4, r5, r7, pc}

080066fc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b089      	sub	sp, #36	@ 0x24
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	0c1b      	lsrs	r3, r3, #16
 8006714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006718:	4413      	add	r3, r2
 800671a:	041b      	lsls	r3, r3, #16
 800671c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	01db      	lsls	r3, r3, #7
 8006728:	4413      	add	r3, r2
 800672a:	3384      	adds	r3, #132	@ 0x84
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	6812      	ldr	r2, [r2, #0]
 8006732:	4611      	mov	r1, r2
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	01d2      	lsls	r2, r2, #7
 8006738:	440a      	add	r2, r1
 800673a:	3284      	adds	r2, #132	@ 0x84
 800673c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006740:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006752:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006754:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4619      	mov	r1, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	01db      	lsls	r3, r3, #7
 8006760:	440b      	add	r3, r1
 8006762:	3384      	adds	r3, #132	@ 0x84
 8006764:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800676a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	68da      	ldr	r2, [r3, #12]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800677a:	4413      	add	r3, r2
 800677c:	041b      	lsls	r3, r3, #16
 800677e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	461a      	mov	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	01db      	lsls	r3, r3, #7
 800678a:	4413      	add	r3, r2
 800678c:	3384      	adds	r3, #132	@ 0x84
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	6812      	ldr	r2, [r2, #0]
 8006794:	4611      	mov	r1, r2
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	01d2      	lsls	r2, r2, #7
 800679a:	440a      	add	r2, r1
 800679c:	3284      	adds	r2, #132	@ 0x84
 800679e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80067a2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067b2:	4413      	add	r3, r2
 80067b4:	1c5a      	adds	r2, r3, #1
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4619      	mov	r1, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	01db      	lsls	r3, r3, #7
 80067c0:	440b      	add	r3, r1
 80067c2:	3384      	adds	r3, #132	@ 0x84
 80067c4:	4619      	mov	r1, r3
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	461a      	mov	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	01db      	lsls	r3, r3, #7
 80067d6:	4413      	add	r3, r2
 80067d8:	3384      	adds	r3, #132	@ 0x84
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	6812      	ldr	r2, [r2, #0]
 80067e0:	4611      	mov	r1, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	01d2      	lsls	r2, r2, #7
 80067e6:	440a      	add	r2, r1
 80067e8:	3284      	adds	r2, #132	@ 0x84
 80067ea:	f023 0307 	bic.w	r3, r3, #7
 80067ee:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	461a      	mov	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	01db      	lsls	r3, r3, #7
 80067fa:	4413      	add	r3, r2
 80067fc:	3384      	adds	r3, #132	@ 0x84
 80067fe:	461a      	mov	r2, r3
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	691b      	ldr	r3, [r3, #16]
 8006804:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800680c:	021b      	lsls	r3, r3, #8
 800680e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006816:	041b      	lsls	r3, r3, #16
 8006818:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	061b      	lsls	r3, r3, #24
 8006820:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	01db      	lsls	r3, r3, #7
 800682c:	4413      	add	r3, r2
 800682e:	3384      	adds	r3, #132	@ 0x84
 8006830:	699b      	ldr	r3, [r3, #24]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	461a      	mov	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	01db      	lsls	r3, r3, #7
 800683c:	4413      	add	r3, r2
 800683e:	3384      	adds	r3, #132	@ 0x84
 8006840:	461a      	mov	r2, r3
 8006842:	2300      	movs	r3, #0
 8006844:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800684c:	461a      	mov	r2, r3
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	431a      	orrs	r2, r3
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	431a      	orrs	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4619      	mov	r1, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	01db      	lsls	r3, r3, #7
 8006860:	440b      	add	r3, r1
 8006862:	3384      	adds	r3, #132	@ 0x84
 8006864:	4619      	mov	r1, r3
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	4313      	orrs	r3, r2
 800686a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	461a      	mov	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	01db      	lsls	r3, r3, #7
 8006876:	4413      	add	r3, r2
 8006878:	3384      	adds	r3, #132	@ 0x84
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	6812      	ldr	r2, [r2, #0]
 8006880:	4611      	mov	r1, r2
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	01d2      	lsls	r2, r2, #7
 8006886:	440a      	add	r2, r1
 8006888:	3284      	adds	r2, #132	@ 0x84
 800688a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800688e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	01db      	lsls	r3, r3, #7
 800689a:	4413      	add	r3, r2
 800689c:	3384      	adds	r3, #132	@ 0x84
 800689e:	461a      	mov	r2, r3
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	695b      	ldr	r3, [r3, #20]
 80068a4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	01db      	lsls	r3, r3, #7
 80068b0:	4413      	add	r3, r2
 80068b2:	3384      	adds	r3, #132	@ 0x84
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	6812      	ldr	r2, [r2, #0]
 80068ba:	4611      	mov	r1, r2
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	01d2      	lsls	r2, r2, #7
 80068c0:	440a      	add	r2, r1
 80068c2:	3284      	adds	r2, #132	@ 0x84
 80068c4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80068c8:	f023 0307 	bic.w	r3, r3, #7
 80068cc:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	69da      	ldr	r2, [r3, #28]
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	68f9      	ldr	r1, [r7, #12]
 80068d8:	6809      	ldr	r1, [r1, #0]
 80068da:	4608      	mov	r0, r1
 80068dc:	6879      	ldr	r1, [r7, #4]
 80068de:	01c9      	lsls	r1, r1, #7
 80068e0:	4401      	add	r1, r0
 80068e2:	3184      	adds	r1, #132	@ 0x84
 80068e4:	4313      	orrs	r3, r2
 80068e6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	461a      	mov	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	01db      	lsls	r3, r3, #7
 80068f2:	4413      	add	r3, r2
 80068f4:	3384      	adds	r3, #132	@ 0x84
 80068f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	461a      	mov	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	01db      	lsls	r3, r3, #7
 8006902:	4413      	add	r3, r2
 8006904:	3384      	adds	r3, #132	@ 0x84
 8006906:	461a      	mov	r2, r3
 8006908:	2300      	movs	r3, #0
 800690a:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	461a      	mov	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	01db      	lsls	r3, r3, #7
 8006916:	4413      	add	r3, r2
 8006918:	3384      	adds	r3, #132	@ 0x84
 800691a:	461a      	mov	r2, r3
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006920:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d102      	bne.n	8006930 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800692a:	2304      	movs	r3, #4
 800692c:	61fb      	str	r3, [r7, #28]
 800692e:	e01b      	b.n	8006968 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d102      	bne.n	800693e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006938:	2303      	movs	r3, #3
 800693a:	61fb      	str	r3, [r7, #28]
 800693c:	e014      	b.n	8006968 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	2b04      	cmp	r3, #4
 8006944:	d00b      	beq.n	800695e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800694a:	2b02      	cmp	r3, #2
 800694c:	d007      	beq.n	800695e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006952:	2b03      	cmp	r3, #3
 8006954:	d003      	beq.n	800695e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800695a:	2b07      	cmp	r3, #7
 800695c:	d102      	bne.n	8006964 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800695e:	2302      	movs	r3, #2
 8006960:	61fb      	str	r3, [r7, #28]
 8006962:	e001      	b.n	8006968 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006964:	2301      	movs	r3, #1
 8006966:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	01db      	lsls	r3, r3, #7
 8006972:	4413      	add	r3, r2
 8006974:	3384      	adds	r3, #132	@ 0x84
 8006976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	6812      	ldr	r2, [r2, #0]
 800697c:	4611      	mov	r1, r2
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	01d2      	lsls	r2, r2, #7
 8006982:	440a      	add	r2, r1
 8006984:	3284      	adds	r2, #132	@ 0x84
 8006986:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800698a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006990:	69fa      	ldr	r2, [r7, #28]
 8006992:	fb02 f303 	mul.w	r3, r2, r3
 8006996:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	6859      	ldr	r1, [r3, #4]
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	1acb      	subs	r3, r1, r3
 80069a2:	69f9      	ldr	r1, [r7, #28]
 80069a4:	fb01 f303 	mul.w	r3, r1, r3
 80069a8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80069aa:	68f9      	ldr	r1, [r7, #12]
 80069ac:	6809      	ldr	r1, [r1, #0]
 80069ae:	4608      	mov	r0, r1
 80069b0:	6879      	ldr	r1, [r7, #4]
 80069b2:	01c9      	lsls	r1, r1, #7
 80069b4:	4401      	add	r1, r0
 80069b6:	3184      	adds	r1, #132	@ 0x84
 80069b8:	4313      	orrs	r3, r2
 80069ba:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	461a      	mov	r2, r3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	01db      	lsls	r3, r3, #7
 80069c6:	4413      	add	r3, r2
 80069c8:	3384      	adds	r3, #132	@ 0x84
 80069ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	6812      	ldr	r2, [r2, #0]
 80069d0:	4611      	mov	r1, r2
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	01d2      	lsls	r2, r2, #7
 80069d6:	440a      	add	r2, r1
 80069d8:	3284      	adds	r2, #132	@ 0x84
 80069da:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80069de:	f023 0307 	bic.w	r3, r3, #7
 80069e2:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	461a      	mov	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	01db      	lsls	r3, r3, #7
 80069ee:	4413      	add	r3, r2
 80069f0:	3384      	adds	r3, #132	@ 0x84
 80069f2:	461a      	mov	r2, r3
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	461a      	mov	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	01db      	lsls	r3, r3, #7
 8006a04:	4413      	add	r3, r2
 8006a06:	3384      	adds	r3, #132	@ 0x84
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	6812      	ldr	r2, [r2, #0]
 8006a0e:	4611      	mov	r1, r2
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	01d2      	lsls	r2, r2, #7
 8006a14:	440a      	add	r2, r1
 8006a16:	3284      	adds	r2, #132	@ 0x84
 8006a18:	f043 0301 	orr.w	r3, r3, #1
 8006a1c:	6013      	str	r3, [r2, #0]
}
 8006a1e:	bf00      	nop
 8006a20:	3724      	adds	r7, #36	@ 0x24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
	...

08006a2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b086      	sub	sp, #24
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e267      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d075      	beq.n	8006b36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006a4a:	4b88      	ldr	r3, [pc, #544]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f003 030c 	and.w	r3, r3, #12
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	d00c      	beq.n	8006a70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a56:	4b85      	ldr	r3, [pc, #532]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006a5e:	2b08      	cmp	r3, #8
 8006a60:	d112      	bne.n	8006a88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a62:	4b82      	ldr	r3, [pc, #520]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a6e:	d10b      	bne.n	8006a88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a70:	4b7e      	ldr	r3, [pc, #504]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d05b      	beq.n	8006b34 <HAL_RCC_OscConfig+0x108>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d157      	bne.n	8006b34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e242      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a90:	d106      	bne.n	8006aa0 <HAL_RCC_OscConfig+0x74>
 8006a92:	4b76      	ldr	r3, [pc, #472]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a75      	ldr	r2, [pc, #468]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a9c:	6013      	str	r3, [r2, #0]
 8006a9e:	e01d      	b.n	8006adc <HAL_RCC_OscConfig+0xb0>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006aa8:	d10c      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x98>
 8006aaa:	4b70      	ldr	r3, [pc, #448]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a6f      	ldr	r2, [pc, #444]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006ab0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ab4:	6013      	str	r3, [r2, #0]
 8006ab6:	4b6d      	ldr	r3, [pc, #436]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a6c      	ldr	r2, [pc, #432]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ac0:	6013      	str	r3, [r2, #0]
 8006ac2:	e00b      	b.n	8006adc <HAL_RCC_OscConfig+0xb0>
 8006ac4:	4b69      	ldr	r3, [pc, #420]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a68      	ldr	r2, [pc, #416]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	4b66      	ldr	r3, [pc, #408]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a65      	ldr	r2, [pc, #404]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d013      	beq.n	8006b0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae4:	f7fc fc84 	bl	80033f0 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aea:	e008      	b.n	8006afe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006aec:	f7fc fc80 	bl	80033f0 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b64      	cmp	r3, #100	@ 0x64
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e207      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006afe:	4b5b      	ldr	r3, [pc, #364]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0f0      	beq.n	8006aec <HAL_RCC_OscConfig+0xc0>
 8006b0a:	e014      	b.n	8006b36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0c:	f7fc fc70 	bl	80033f0 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b12:	e008      	b.n	8006b26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b14:	f7fc fc6c 	bl	80033f0 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b64      	cmp	r3, #100	@ 0x64
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e1f3      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b26:	4b51      	ldr	r3, [pc, #324]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1f0      	bne.n	8006b14 <HAL_RCC_OscConfig+0xe8>
 8006b32:	e000      	b.n	8006b36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0302 	and.w	r3, r3, #2
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d063      	beq.n	8006c0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006b42:	4b4a      	ldr	r3, [pc, #296]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f003 030c 	and.w	r3, r3, #12
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00b      	beq.n	8006b66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b4e:	4b47      	ldr	r3, [pc, #284]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d11c      	bne.n	8006b94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b5a:	4b44      	ldr	r3, [pc, #272]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d116      	bne.n	8006b94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b66:	4b41      	ldr	r3, [pc, #260]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0302 	and.w	r3, r3, #2
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d005      	beq.n	8006b7e <HAL_RCC_OscConfig+0x152>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d001      	beq.n	8006b7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e1c7      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	00db      	lsls	r3, r3, #3
 8006b8c:	4937      	ldr	r1, [pc, #220]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b92:	e03a      	b.n	8006c0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d020      	beq.n	8006bde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b9c:	4b34      	ldr	r3, [pc, #208]	@ (8006c70 <HAL_RCC_OscConfig+0x244>)
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba2:	f7fc fc25 	bl	80033f0 <HAL_GetTick>
 8006ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ba8:	e008      	b.n	8006bbc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006baa:	f7fc fc21 	bl	80033f0 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d901      	bls.n	8006bbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e1a8      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d0f0      	beq.n	8006baa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bc8:	4b28      	ldr	r3, [pc, #160]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	00db      	lsls	r3, r3, #3
 8006bd6:	4925      	ldr	r1, [pc, #148]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	600b      	str	r3, [r1, #0]
 8006bdc:	e015      	b.n	8006c0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bde:	4b24      	ldr	r3, [pc, #144]	@ (8006c70 <HAL_RCC_OscConfig+0x244>)
 8006be0:	2200      	movs	r2, #0
 8006be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be4:	f7fc fc04 	bl	80033f0 <HAL_GetTick>
 8006be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bea:	e008      	b.n	8006bfe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bec:	f7fc fc00 	bl	80033f0 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	2b02      	cmp	r3, #2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e187      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 0302 	and.w	r3, r3, #2
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1f0      	bne.n	8006bec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0308 	and.w	r3, r3, #8
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d036      	beq.n	8006c84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d016      	beq.n	8006c4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c1e:	4b15      	ldr	r3, [pc, #84]	@ (8006c74 <HAL_RCC_OscConfig+0x248>)
 8006c20:	2201      	movs	r2, #1
 8006c22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c24:	f7fc fbe4 	bl	80033f0 <HAL_GetTick>
 8006c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c2c:	f7fc fbe0 	bl	80033f0 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e167      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c6c <HAL_RCC_OscConfig+0x240>)
 8006c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c42:	f003 0302 	and.w	r3, r3, #2
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d0f0      	beq.n	8006c2c <HAL_RCC_OscConfig+0x200>
 8006c4a:	e01b      	b.n	8006c84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c4c:	4b09      	ldr	r3, [pc, #36]	@ (8006c74 <HAL_RCC_OscConfig+0x248>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c52:	f7fc fbcd 	bl	80033f0 <HAL_GetTick>
 8006c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c58:	e00e      	b.n	8006c78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c5a:	f7fc fbc9 	bl	80033f0 <HAL_GetTick>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	1ad3      	subs	r3, r2, r3
 8006c64:	2b02      	cmp	r3, #2
 8006c66:	d907      	bls.n	8006c78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	e150      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
 8006c6c:	40023800 	.word	0x40023800
 8006c70:	42470000 	.word	0x42470000
 8006c74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c78:	4b88      	ldr	r3, [pc, #544]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1ea      	bne.n	8006c5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 8097 	beq.w	8006dc0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c92:	2300      	movs	r3, #0
 8006c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c96:	4b81      	ldr	r3, [pc, #516]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10f      	bne.n	8006cc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60bb      	str	r3, [r7, #8]
 8006ca6:	4b7d      	ldr	r3, [pc, #500]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006caa:	4a7c      	ldr	r2, [pc, #496]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cb2:	4b7a      	ldr	r3, [pc, #488]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cba:	60bb      	str	r3, [r7, #8]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cc2:	4b77      	ldr	r3, [pc, #476]	@ (8006ea0 <HAL_RCC_OscConfig+0x474>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d118      	bne.n	8006d00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006cce:	4b74      	ldr	r3, [pc, #464]	@ (8006ea0 <HAL_RCC_OscConfig+0x474>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a73      	ldr	r2, [pc, #460]	@ (8006ea0 <HAL_RCC_OscConfig+0x474>)
 8006cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006cda:	f7fc fb89 	bl	80033f0 <HAL_GetTick>
 8006cde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ce2:	f7fc fb85 	bl	80033f0 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e10c      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8006ea0 <HAL_RCC_OscConfig+0x474>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0f0      	beq.n	8006ce2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d106      	bne.n	8006d16 <HAL_RCC_OscConfig+0x2ea>
 8006d08:	4b64      	ldr	r3, [pc, #400]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d0c:	4a63      	ldr	r2, [pc, #396]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d0e:	f043 0301 	orr.w	r3, r3, #1
 8006d12:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d14:	e01c      	b.n	8006d50 <HAL_RCC_OscConfig+0x324>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	2b05      	cmp	r3, #5
 8006d1c:	d10c      	bne.n	8006d38 <HAL_RCC_OscConfig+0x30c>
 8006d1e:	4b5f      	ldr	r3, [pc, #380]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d22:	4a5e      	ldr	r2, [pc, #376]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d24:	f043 0304 	orr.w	r3, r3, #4
 8006d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d2a:	4b5c      	ldr	r3, [pc, #368]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d2e:	4a5b      	ldr	r2, [pc, #364]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d30:	f043 0301 	orr.w	r3, r3, #1
 8006d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d36:	e00b      	b.n	8006d50 <HAL_RCC_OscConfig+0x324>
 8006d38:	4b58      	ldr	r3, [pc, #352]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d3c:	4a57      	ldr	r2, [pc, #348]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d3e:	f023 0301 	bic.w	r3, r3, #1
 8006d42:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d44:	4b55      	ldr	r3, [pc, #340]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d48:	4a54      	ldr	r2, [pc, #336]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d4a:	f023 0304 	bic.w	r3, r3, #4
 8006d4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d015      	beq.n	8006d84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d58:	f7fc fb4a 	bl	80033f0 <HAL_GetTick>
 8006d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d5e:	e00a      	b.n	8006d76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d60:	f7fc fb46 	bl	80033f0 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e0cb      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d76:	4b49      	ldr	r3, [pc, #292]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0ee      	beq.n	8006d60 <HAL_RCC_OscConfig+0x334>
 8006d82:	e014      	b.n	8006dae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d84:	f7fc fb34 	bl	80033f0 <HAL_GetTick>
 8006d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d8a:	e00a      	b.n	8006da2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d8c:	f7fc fb30 	bl	80033f0 <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d901      	bls.n	8006da2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e0b5      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006da2:	4b3e      	ldr	r3, [pc, #248]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006da4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1ee      	bne.n	8006d8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006dae:	7dfb      	ldrb	r3, [r7, #23]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d105      	bne.n	8006dc0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006db4:	4b39      	ldr	r3, [pc, #228]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db8:	4a38      	ldr	r2, [pc, #224]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006dbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 80a1 	beq.w	8006f0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006dca:	4b34      	ldr	r3, [pc, #208]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f003 030c 	and.w	r3, r3, #12
 8006dd2:	2b08      	cmp	r3, #8
 8006dd4:	d05c      	beq.n	8006e90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d141      	bne.n	8006e62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dde:	4b31      	ldr	r3, [pc, #196]	@ (8006ea4 <HAL_RCC_OscConfig+0x478>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006de4:	f7fc fb04 	bl	80033f0 <HAL_GetTick>
 8006de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dea:	e008      	b.n	8006dfe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dec:	f7fc fb00 	bl	80033f0 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d901      	bls.n	8006dfe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e087      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dfe:	4b27      	ldr	r3, [pc, #156]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1f0      	bne.n	8006dec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	69da      	ldr	r2, [r3, #28]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a1b      	ldr	r3, [r3, #32]
 8006e12:	431a      	orrs	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e18:	019b      	lsls	r3, r3, #6
 8006e1a:	431a      	orrs	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e20:	085b      	lsrs	r3, r3, #1
 8006e22:	3b01      	subs	r3, #1
 8006e24:	041b      	lsls	r3, r3, #16
 8006e26:	431a      	orrs	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2c:	061b      	lsls	r3, r3, #24
 8006e2e:	491b      	ldr	r1, [pc, #108]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006e30:	4313      	orrs	r3, r2
 8006e32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e34:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea4 <HAL_RCC_OscConfig+0x478>)
 8006e36:	2201      	movs	r2, #1
 8006e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e3a:	f7fc fad9 	bl	80033f0 <HAL_GetTick>
 8006e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e40:	e008      	b.n	8006e54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e42:	f7fc fad5 	bl	80033f0 <HAL_GetTick>
 8006e46:	4602      	mov	r2, r0
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	1ad3      	subs	r3, r2, r3
 8006e4c:	2b02      	cmp	r3, #2
 8006e4e:	d901      	bls.n	8006e54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	e05c      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e54:	4b11      	ldr	r3, [pc, #68]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d0f0      	beq.n	8006e42 <HAL_RCC_OscConfig+0x416>
 8006e60:	e054      	b.n	8006f0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e62:	4b10      	ldr	r3, [pc, #64]	@ (8006ea4 <HAL_RCC_OscConfig+0x478>)
 8006e64:	2200      	movs	r2, #0
 8006e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e68:	f7fc fac2 	bl	80033f0 <HAL_GetTick>
 8006e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e6e:	e008      	b.n	8006e82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e70:	f7fc fabe 	bl	80033f0 <HAL_GetTick>
 8006e74:	4602      	mov	r2, r0
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	2b02      	cmp	r3, #2
 8006e7c:	d901      	bls.n	8006e82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e045      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e82:	4b06      	ldr	r3, [pc, #24]	@ (8006e9c <HAL_RCC_OscConfig+0x470>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1f0      	bne.n	8006e70 <HAL_RCC_OscConfig+0x444>
 8006e8e:	e03d      	b.n	8006f0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d107      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e038      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
 8006e9c:	40023800 	.word	0x40023800
 8006ea0:	40007000 	.word	0x40007000
 8006ea4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8006f18 <HAL_RCC_OscConfig+0x4ec>)
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d028      	beq.n	8006f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d121      	bne.n	8006f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d11a      	bne.n	8006f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ed8:	4013      	ands	r3, r2
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ede:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d111      	bne.n	8006f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eee:	085b      	lsrs	r3, r3, #1
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d107      	bne.n	8006f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d001      	beq.n	8006f0c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e000      	b.n	8006f0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3718      	adds	r7, #24
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	40023800 	.word	0x40023800

08006f1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e0cc      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f30:	4b68      	ldr	r3, [pc, #416]	@ (80070d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 030f 	and.w	r3, r3, #15
 8006f38:	683a      	ldr	r2, [r7, #0]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d90c      	bls.n	8006f58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f3e:	4b65      	ldr	r3, [pc, #404]	@ (80070d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	b2d2      	uxtb	r2, r2
 8006f44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f46:	4b63      	ldr	r3, [pc, #396]	@ (80070d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 030f 	and.w	r3, r3, #15
 8006f4e:	683a      	ldr	r2, [r7, #0]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d001      	beq.n	8006f58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e0b8      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0302 	and.w	r3, r3, #2
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d020      	beq.n	8006fa6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0304 	and.w	r3, r3, #4
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d005      	beq.n	8006f7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f70:	4b59      	ldr	r3, [pc, #356]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	4a58      	ldr	r2, [pc, #352]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006f7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0308 	and.w	r3, r3, #8
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d005      	beq.n	8006f94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f88:	4b53      	ldr	r3, [pc, #332]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	4a52      	ldr	r2, [pc, #328]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006f92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f94:	4b50      	ldr	r3, [pc, #320]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	494d      	ldr	r1, [pc, #308]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0301 	and.w	r3, r3, #1
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d044      	beq.n	800703c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d107      	bne.n	8006fca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fba:	4b47      	ldr	r3, [pc, #284]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d119      	bne.n	8006ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e07f      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d003      	beq.n	8006fda <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006fd6:	2b03      	cmp	r3, #3
 8006fd8:	d107      	bne.n	8006fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fda:	4b3f      	ldr	r3, [pc, #252]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d109      	bne.n	8006ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e06f      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fea:	4b3b      	ldr	r3, [pc, #236]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e067      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ffa:	4b37      	ldr	r3, [pc, #220]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f023 0203 	bic.w	r2, r3, #3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	4934      	ldr	r1, [pc, #208]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8007008:	4313      	orrs	r3, r2
 800700a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800700c:	f7fc f9f0 	bl	80033f0 <HAL_GetTick>
 8007010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007012:	e00a      	b.n	800702a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007014:	f7fc f9ec 	bl	80033f0 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007022:	4293      	cmp	r3, r2
 8007024:	d901      	bls.n	800702a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e04f      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800702a:	4b2b      	ldr	r3, [pc, #172]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f003 020c 	and.w	r2, r3, #12
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	429a      	cmp	r2, r3
 800703a:	d1eb      	bne.n	8007014 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800703c:	4b25      	ldr	r3, [pc, #148]	@ (80070d4 <HAL_RCC_ClockConfig+0x1b8>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 030f 	and.w	r3, r3, #15
 8007044:	683a      	ldr	r2, [r7, #0]
 8007046:	429a      	cmp	r2, r3
 8007048:	d20c      	bcs.n	8007064 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800704a:	4b22      	ldr	r3, [pc, #136]	@ (80070d4 <HAL_RCC_ClockConfig+0x1b8>)
 800704c:	683a      	ldr	r2, [r7, #0]
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007052:	4b20      	ldr	r3, [pc, #128]	@ (80070d4 <HAL_RCC_ClockConfig+0x1b8>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 030f 	and.w	r3, r3, #15
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	429a      	cmp	r2, r3
 800705e:	d001      	beq.n	8007064 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e032      	b.n	80070ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 0304 	and.w	r3, r3, #4
 800706c:	2b00      	cmp	r3, #0
 800706e:	d008      	beq.n	8007082 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007070:	4b19      	ldr	r3, [pc, #100]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	4916      	ldr	r1, [pc, #88]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 800707e:	4313      	orrs	r3, r2
 8007080:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0308 	and.w	r3, r3, #8
 800708a:	2b00      	cmp	r3, #0
 800708c:	d009      	beq.n	80070a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800708e:	4b12      	ldr	r3, [pc, #72]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	691b      	ldr	r3, [r3, #16]
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	490e      	ldr	r1, [pc, #56]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80070a2:	f000 f821 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 80070a6:	4602      	mov	r2, r0
 80070a8:	4b0b      	ldr	r3, [pc, #44]	@ (80070d8 <HAL_RCC_ClockConfig+0x1bc>)
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	091b      	lsrs	r3, r3, #4
 80070ae:	f003 030f 	and.w	r3, r3, #15
 80070b2:	490a      	ldr	r1, [pc, #40]	@ (80070dc <HAL_RCC_ClockConfig+0x1c0>)
 80070b4:	5ccb      	ldrb	r3, [r1, r3]
 80070b6:	fa22 f303 	lsr.w	r3, r2, r3
 80070ba:	4a09      	ldr	r2, [pc, #36]	@ (80070e0 <HAL_RCC_ClockConfig+0x1c4>)
 80070bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80070be:	4b09      	ldr	r3, [pc, #36]	@ (80070e4 <HAL_RCC_ClockConfig+0x1c8>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fb fe6e 	bl	8002da4 <HAL_InitTick>

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	40023c00 	.word	0x40023c00
 80070d8:	40023800 	.word	0x40023800
 80070dc:	0800dd94 	.word	0x0800dd94
 80070e0:	20000004 	.word	0x20000004
 80070e4:	20000008 	.word	0x20000008

080070e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070ec:	b094      	sub	sp, #80	@ 0x50
 80070ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80070f0:	2300      	movs	r3, #0
 80070f2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80070f8:	2300      	movs	r3, #0
 80070fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80070fc:	2300      	movs	r3, #0
 80070fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007100:	4b79      	ldr	r3, [pc, #484]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f003 030c 	and.w	r3, r3, #12
 8007108:	2b08      	cmp	r3, #8
 800710a:	d00d      	beq.n	8007128 <HAL_RCC_GetSysClockFreq+0x40>
 800710c:	2b08      	cmp	r3, #8
 800710e:	f200 80e1 	bhi.w	80072d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d002      	beq.n	800711c <HAL_RCC_GetSysClockFreq+0x34>
 8007116:	2b04      	cmp	r3, #4
 8007118:	d003      	beq.n	8007122 <HAL_RCC_GetSysClockFreq+0x3a>
 800711a:	e0db      	b.n	80072d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800711c:	4b73      	ldr	r3, [pc, #460]	@ (80072ec <HAL_RCC_GetSysClockFreq+0x204>)
 800711e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007120:	e0db      	b.n	80072da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007122:	4b73      	ldr	r3, [pc, #460]	@ (80072f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007124:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007126:	e0d8      	b.n	80072da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007128:	4b6f      	ldr	r3, [pc, #444]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007130:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007132:	4b6d      	ldr	r3, [pc, #436]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d063      	beq.n	8007206 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800713e:	4b6a      	ldr	r3, [pc, #424]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	099b      	lsrs	r3, r3, #6
 8007144:	2200      	movs	r2, #0
 8007146:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007148:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800714a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007150:	633b      	str	r3, [r7, #48]	@ 0x30
 8007152:	2300      	movs	r3, #0
 8007154:	637b      	str	r3, [r7, #52]	@ 0x34
 8007156:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800715a:	4622      	mov	r2, r4
 800715c:	462b      	mov	r3, r5
 800715e:	f04f 0000 	mov.w	r0, #0
 8007162:	f04f 0100 	mov.w	r1, #0
 8007166:	0159      	lsls	r1, r3, #5
 8007168:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800716c:	0150      	lsls	r0, r2, #5
 800716e:	4602      	mov	r2, r0
 8007170:	460b      	mov	r3, r1
 8007172:	4621      	mov	r1, r4
 8007174:	1a51      	subs	r1, r2, r1
 8007176:	6139      	str	r1, [r7, #16]
 8007178:	4629      	mov	r1, r5
 800717a:	eb63 0301 	sbc.w	r3, r3, r1
 800717e:	617b      	str	r3, [r7, #20]
 8007180:	f04f 0200 	mov.w	r2, #0
 8007184:	f04f 0300 	mov.w	r3, #0
 8007188:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800718c:	4659      	mov	r1, fp
 800718e:	018b      	lsls	r3, r1, #6
 8007190:	4651      	mov	r1, sl
 8007192:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007196:	4651      	mov	r1, sl
 8007198:	018a      	lsls	r2, r1, #6
 800719a:	4651      	mov	r1, sl
 800719c:	ebb2 0801 	subs.w	r8, r2, r1
 80071a0:	4659      	mov	r1, fp
 80071a2:	eb63 0901 	sbc.w	r9, r3, r1
 80071a6:	f04f 0200 	mov.w	r2, #0
 80071aa:	f04f 0300 	mov.w	r3, #0
 80071ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071ba:	4690      	mov	r8, r2
 80071bc:	4699      	mov	r9, r3
 80071be:	4623      	mov	r3, r4
 80071c0:	eb18 0303 	adds.w	r3, r8, r3
 80071c4:	60bb      	str	r3, [r7, #8]
 80071c6:	462b      	mov	r3, r5
 80071c8:	eb49 0303 	adc.w	r3, r9, r3
 80071cc:	60fb      	str	r3, [r7, #12]
 80071ce:	f04f 0200 	mov.w	r2, #0
 80071d2:	f04f 0300 	mov.w	r3, #0
 80071d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80071da:	4629      	mov	r1, r5
 80071dc:	024b      	lsls	r3, r1, #9
 80071de:	4621      	mov	r1, r4
 80071e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80071e4:	4621      	mov	r1, r4
 80071e6:	024a      	lsls	r2, r1, #9
 80071e8:	4610      	mov	r0, r2
 80071ea:	4619      	mov	r1, r3
 80071ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071ee:	2200      	movs	r2, #0
 80071f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80071f8:	f7f9 fce6 	bl	8000bc8 <__aeabi_uldivmod>
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	4613      	mov	r3, r2
 8007202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007204:	e058      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007206:	4b38      	ldr	r3, [pc, #224]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	099b      	lsrs	r3, r3, #6
 800720c:	2200      	movs	r2, #0
 800720e:	4618      	mov	r0, r3
 8007210:	4611      	mov	r1, r2
 8007212:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007216:	623b      	str	r3, [r7, #32]
 8007218:	2300      	movs	r3, #0
 800721a:	627b      	str	r3, [r7, #36]	@ 0x24
 800721c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007220:	4642      	mov	r2, r8
 8007222:	464b      	mov	r3, r9
 8007224:	f04f 0000 	mov.w	r0, #0
 8007228:	f04f 0100 	mov.w	r1, #0
 800722c:	0159      	lsls	r1, r3, #5
 800722e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007232:	0150      	lsls	r0, r2, #5
 8007234:	4602      	mov	r2, r0
 8007236:	460b      	mov	r3, r1
 8007238:	4641      	mov	r1, r8
 800723a:	ebb2 0a01 	subs.w	sl, r2, r1
 800723e:	4649      	mov	r1, r9
 8007240:	eb63 0b01 	sbc.w	fp, r3, r1
 8007244:	f04f 0200 	mov.w	r2, #0
 8007248:	f04f 0300 	mov.w	r3, #0
 800724c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007250:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007254:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007258:	ebb2 040a 	subs.w	r4, r2, sl
 800725c:	eb63 050b 	sbc.w	r5, r3, fp
 8007260:	f04f 0200 	mov.w	r2, #0
 8007264:	f04f 0300 	mov.w	r3, #0
 8007268:	00eb      	lsls	r3, r5, #3
 800726a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800726e:	00e2      	lsls	r2, r4, #3
 8007270:	4614      	mov	r4, r2
 8007272:	461d      	mov	r5, r3
 8007274:	4643      	mov	r3, r8
 8007276:	18e3      	adds	r3, r4, r3
 8007278:	603b      	str	r3, [r7, #0]
 800727a:	464b      	mov	r3, r9
 800727c:	eb45 0303 	adc.w	r3, r5, r3
 8007280:	607b      	str	r3, [r7, #4]
 8007282:	f04f 0200 	mov.w	r2, #0
 8007286:	f04f 0300 	mov.w	r3, #0
 800728a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800728e:	4629      	mov	r1, r5
 8007290:	028b      	lsls	r3, r1, #10
 8007292:	4621      	mov	r1, r4
 8007294:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007298:	4621      	mov	r1, r4
 800729a:	028a      	lsls	r2, r1, #10
 800729c:	4610      	mov	r0, r2
 800729e:	4619      	mov	r1, r3
 80072a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072a2:	2200      	movs	r2, #0
 80072a4:	61bb      	str	r3, [r7, #24]
 80072a6:	61fa      	str	r2, [r7, #28]
 80072a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072ac:	f7f9 fc8c 	bl	8000bc8 <__aeabi_uldivmod>
 80072b0:	4602      	mov	r2, r0
 80072b2:	460b      	mov	r3, r1
 80072b4:	4613      	mov	r3, r2
 80072b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80072b8:	4b0b      	ldr	r3, [pc, #44]	@ (80072e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	0c1b      	lsrs	r3, r3, #16
 80072be:	f003 0303 	and.w	r3, r3, #3
 80072c2:	3301      	adds	r3, #1
 80072c4:	005b      	lsls	r3, r3, #1
 80072c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80072c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80072ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80072d2:	e002      	b.n	80072da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80072d4:	4b05      	ldr	r3, [pc, #20]	@ (80072ec <HAL_RCC_GetSysClockFreq+0x204>)
 80072d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80072d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80072da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3750      	adds	r7, #80	@ 0x50
 80072e0:	46bd      	mov	sp, r7
 80072e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072e6:	bf00      	nop
 80072e8:	40023800 	.word	0x40023800
 80072ec:	00f42400 	.word	0x00f42400
 80072f0:	007a1200 	.word	0x007a1200

080072f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072f4:	b480      	push	{r7}
 80072f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072f8:	4b03      	ldr	r3, [pc, #12]	@ (8007308 <HAL_RCC_GetHCLKFreq+0x14>)
 80072fa:	681b      	ldr	r3, [r3, #0]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	20000004 	.word	0x20000004

0800730c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007310:	f7ff fff0 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 8007314:	4602      	mov	r2, r0
 8007316:	4b05      	ldr	r3, [pc, #20]	@ (800732c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	0a9b      	lsrs	r3, r3, #10
 800731c:	f003 0307 	and.w	r3, r3, #7
 8007320:	4903      	ldr	r1, [pc, #12]	@ (8007330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007322:	5ccb      	ldrb	r3, [r1, r3]
 8007324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007328:	4618      	mov	r0, r3
 800732a:	bd80      	pop	{r7, pc}
 800732c:	40023800 	.word	0x40023800
 8007330:	0800dda4 	.word	0x0800dda4

08007334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007338:	f7ff ffdc 	bl	80072f4 <HAL_RCC_GetHCLKFreq>
 800733c:	4602      	mov	r2, r0
 800733e:	4b05      	ldr	r3, [pc, #20]	@ (8007354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	0b5b      	lsrs	r3, r3, #13
 8007344:	f003 0307 	and.w	r3, r3, #7
 8007348:	4903      	ldr	r1, [pc, #12]	@ (8007358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800734a:	5ccb      	ldrb	r3, [r1, r3]
 800734c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007350:	4618      	mov	r0, r3
 8007352:	bd80      	pop	{r7, pc}
 8007354:	40023800 	.word	0x40023800
 8007358:	0800dda4 	.word	0x0800dda4

0800735c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	220f      	movs	r2, #15
 800736a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800736c:	4b12      	ldr	r3, [pc, #72]	@ (80073b8 <HAL_RCC_GetClockConfig+0x5c>)
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	f003 0203 	and.w	r2, r3, #3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007378:	4b0f      	ldr	r3, [pc, #60]	@ (80073b8 <HAL_RCC_GetClockConfig+0x5c>)
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007384:	4b0c      	ldr	r3, [pc, #48]	@ (80073b8 <HAL_RCC_GetClockConfig+0x5c>)
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007390:	4b09      	ldr	r3, [pc, #36]	@ (80073b8 <HAL_RCC_GetClockConfig+0x5c>)
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	08db      	lsrs	r3, r3, #3
 8007396:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800739e:	4b07      	ldr	r3, [pc, #28]	@ (80073bc <HAL_RCC_GetClockConfig+0x60>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 020f 	and.w	r2, r3, #15
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	601a      	str	r2, [r3, #0]
}
 80073aa:	bf00      	nop
 80073ac:	370c      	adds	r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	40023800 	.word	0x40023800
 80073bc:	40023c00 	.word	0x40023c00

080073c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073c8:	2300      	movs	r3, #0
 80073ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10b      	bne.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d105      	bne.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d075      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80073f4:	4b91      	ldr	r3, [pc, #580]	@ (800763c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80073fa:	f7fb fff9 	bl	80033f0 <HAL_GetTick>
 80073fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007400:	e008      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007402:	f7fb fff5 	bl	80033f0 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	2b02      	cmp	r3, #2
 800740e:	d901      	bls.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e189      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007414:	4b8a      	ldr	r3, [pc, #552]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1f0      	bne.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b00      	cmp	r3, #0
 800742a:	d009      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	019a      	lsls	r2, r3, #6
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	071b      	lsls	r3, r3, #28
 8007438:	4981      	ldr	r1, [pc, #516]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800743a:	4313      	orrs	r3, r2
 800743c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01f      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800744c:	4b7c      	ldr	r3, [pc, #496]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800744e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007452:	0f1b      	lsrs	r3, r3, #28
 8007454:	f003 0307 	and.w	r3, r3, #7
 8007458:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	019a      	lsls	r2, r3, #6
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	061b      	lsls	r3, r3, #24
 8007466:	431a      	orrs	r2, r3
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	071b      	lsls	r3, r3, #28
 800746c:	4974      	ldr	r1, [pc, #464]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800746e:	4313      	orrs	r3, r2
 8007470:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007474:	4b72      	ldr	r3, [pc, #456]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007476:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800747a:	f023 021f 	bic.w	r2, r3, #31
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	3b01      	subs	r3, #1
 8007484:	496e      	ldr	r1, [pc, #440]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00d      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	019a      	lsls	r2, r3, #6
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	061b      	lsls	r3, r3, #24
 80074a4:	431a      	orrs	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	071b      	lsls	r3, r3, #28
 80074ac:	4964      	ldr	r1, [pc, #400]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80074ae:	4313      	orrs	r3, r2
 80074b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80074b4:	4b61      	ldr	r3, [pc, #388]	@ (800763c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80074b6:	2201      	movs	r2, #1
 80074b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80074ba:	f7fb ff99 	bl	80033f0 <HAL_GetTick>
 80074be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074c0:	e008      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80074c2:	f7fb ff95 	bl	80033f0 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d901      	bls.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e129      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074d4:	4b5a      	ldr	r3, [pc, #360]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d0f0      	beq.n	80074c2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0304 	and.w	r3, r3, #4
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d105      	bne.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d079      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80074f8:	4b52      	ldr	r3, [pc, #328]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80074fe:	f7fb ff77 	bl	80033f0 <HAL_GetTick>
 8007502:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007504:	e008      	b.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007506:	f7fb ff73 	bl	80033f0 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d901      	bls.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e107      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007518:	4b49      	ldr	r3, [pc, #292]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007524:	d0ef      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 0304 	and.w	r3, r3, #4
 800752e:	2b00      	cmp	r3, #0
 8007530:	d020      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007532:	4b43      	ldr	r3, [pc, #268]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007538:	0f1b      	lsrs	r3, r3, #28
 800753a:	f003 0307 	and.w	r3, r3, #7
 800753e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	019a      	lsls	r2, r3, #6
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	061b      	lsls	r3, r3, #24
 800754c:	431a      	orrs	r2, r3
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	071b      	lsls	r3, r3, #28
 8007552:	493b      	ldr	r1, [pc, #236]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007554:	4313      	orrs	r3, r2
 8007556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800755a:	4b39      	ldr	r3, [pc, #228]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800755c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007560:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6a1b      	ldr	r3, [r3, #32]
 8007568:	3b01      	subs	r3, #1
 800756a:	021b      	lsls	r3, r3, #8
 800756c:	4934      	ldr	r1, [pc, #208]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800756e:	4313      	orrs	r3, r2
 8007570:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0308 	and.w	r3, r3, #8
 800757c:	2b00      	cmp	r3, #0
 800757e:	d01e      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007580:	4b2f      	ldr	r3, [pc, #188]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007586:	0e1b      	lsrs	r3, r3, #24
 8007588:	f003 030f 	and.w	r3, r3, #15
 800758c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	019a      	lsls	r2, r3, #6
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	061b      	lsls	r3, r3, #24
 8007598:	431a      	orrs	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	071b      	lsls	r3, r3, #28
 80075a0:	4927      	ldr	r1, [pc, #156]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80075a8:	4b25      	ldr	r3, [pc, #148]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075ae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b6:	4922      	ldr	r1, [pc, #136]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075b8:	4313      	orrs	r3, r2
 80075ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80075be:	4b21      	ldr	r3, [pc, #132]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80075c0:	2201      	movs	r2, #1
 80075c2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075c4:	f7fb ff14 	bl	80033f0 <HAL_GetTick>
 80075c8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80075ca:	e008      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80075cc:	f7fb ff10 	bl	80033f0 <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d901      	bls.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e0a4      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80075de:	4b18      	ldr	r3, [pc, #96]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075ea:	d1ef      	bne.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0320 	and.w	r3, r3, #32
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f000 808b 	beq.w	8007710 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80075fa:	2300      	movs	r3, #0
 80075fc:	60fb      	str	r3, [r7, #12]
 80075fe:	4b10      	ldr	r3, [pc, #64]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007602:	4a0f      	ldr	r2, [pc, #60]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007608:	6413      	str	r3, [r2, #64]	@ 0x40
 800760a:	4b0d      	ldr	r3, [pc, #52]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800760c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007612:	60fb      	str	r3, [r7, #12]
 8007614:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007616:	4b0c      	ldr	r3, [pc, #48]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a0b      	ldr	r2, [pc, #44]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800761c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007620:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007622:	f7fb fee5 	bl	80033f0 <HAL_GetTick>
 8007626:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007628:	e010      	b.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800762a:	f7fb fee1 	bl	80033f0 <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	2b02      	cmp	r3, #2
 8007636:	d909      	bls.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e075      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800763c:	42470068 	.word	0x42470068
 8007640:	40023800 	.word	0x40023800
 8007644:	42470070 	.word	0x42470070
 8007648:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800764c:	4b38      	ldr	r3, [pc, #224]	@ (8007730 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007654:	2b00      	cmp	r3, #0
 8007656:	d0e8      	beq.n	800762a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007658:	4b36      	ldr	r3, [pc, #216]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800765a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800765c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007660:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d02f      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800766c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	429a      	cmp	r2, r3
 8007674:	d028      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007676:	4b2f      	ldr	r3, [pc, #188]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800767a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800767e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007680:	4b2d      	ldr	r3, [pc, #180]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007682:	2201      	movs	r2, #1
 8007684:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007686:	4b2c      	ldr	r3, [pc, #176]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007688:	2200      	movs	r2, #0
 800768a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800768c:	4a29      	ldr	r2, [pc, #164]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007692:	4b28      	ldr	r3, [pc, #160]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007696:	f003 0301 	and.w	r3, r3, #1
 800769a:	2b01      	cmp	r3, #1
 800769c:	d114      	bne.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800769e:	f7fb fea7 	bl	80033f0 <HAL_GetTick>
 80076a2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076a4:	e00a      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076a6:	f7fb fea3 	bl	80033f0 <HAL_GetTick>
 80076aa:	4602      	mov	r2, r0
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d901      	bls.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e035      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076c0:	f003 0302 	and.w	r3, r3, #2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d0ee      	beq.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076d4:	d10d      	bne.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80076d6:	4b17      	ldr	r3, [pc, #92]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80076e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076ea:	4912      	ldr	r1, [pc, #72]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076ec:	4313      	orrs	r3, r2
 80076ee:	608b      	str	r3, [r1, #8]
 80076f0:	e005      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80076f2:	4b10      	ldr	r3, [pc, #64]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	4a0f      	ldr	r2, [pc, #60]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076f8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80076fc:	6093      	str	r3, [r2, #8]
 80076fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007700:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800770a:	490a      	ldr	r1, [pc, #40]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800770c:	4313      	orrs	r3, r2
 800770e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0310 	and.w	r3, r3, #16
 8007718:	2b00      	cmp	r3, #0
 800771a:	d004      	beq.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8007722:	4b06      	ldr	r3, [pc, #24]	@ (800773c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007724:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3718      	adds	r7, #24
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	40007000 	.word	0x40007000
 8007734:	40023800 	.word	0x40023800
 8007738:	42470e40 	.word	0x42470e40
 800773c:	424711e0 	.word	0x424711e0

08007740 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b082      	sub	sp, #8
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e025      	b.n	80077a0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800775a:	b2db      	uxtb	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	d106      	bne.n	800776e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7f9 fd55 	bl	8001218 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2202      	movs	r2, #2
 8007772:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	3304      	adds	r3, #4
 800777e:	4619      	mov	r1, r3
 8007780:	4610      	mov	r0, r2
 8007782:	f001 ffad 	bl	80096e0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6818      	ldr	r0, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	461a      	mov	r2, r3
 8007790:	6839      	ldr	r1, [r7, #0]
 8007792:	f002 f802 	bl	800979a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3708      	adds	r7, #8
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e07b      	b.n	80078b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d108      	bne.n	80077d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077ca:	d009      	beq.n	80077e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	61da      	str	r2, [r3, #28]
 80077d2:	e005      	b.n	80077e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d106      	bne.n	8007800 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7fb fa2c 	bl	8002c58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007816:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007828:	431a      	orrs	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007832:	431a      	orrs	r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	f003 0302 	and.w	r3, r3, #2
 800783c:	431a      	orrs	r2, r3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	431a      	orrs	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007850:	431a      	orrs	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	69db      	ldr	r3, [r3, #28]
 8007856:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800785a:	431a      	orrs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a1b      	ldr	r3, [r3, #32]
 8007860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007864:	ea42 0103 	orr.w	r1, r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	430a      	orrs	r2, r1
 8007876:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	0c1b      	lsrs	r3, r3, #16
 800787e:	f003 0104 	and.w	r1, r3, #4
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007886:	f003 0210 	and.w	r2, r3, #16
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	430a      	orrs	r2, r1
 8007890:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	69da      	ldr	r2, [r3, #28]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3708      	adds	r7, #8
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b088      	sub	sp, #32
 80078be:	af00      	add	r7, sp, #0
 80078c0:	60f8      	str	r0, [r7, #12]
 80078c2:	60b9      	str	r1, [r7, #8]
 80078c4:	603b      	str	r3, [r7, #0]
 80078c6:	4613      	mov	r3, r2
 80078c8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078ca:	f7fb fd91 	bl	80033f0 <HAL_GetTick>
 80078ce:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80078d0:	88fb      	ldrh	r3, [r7, #6]
 80078d2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d001      	beq.n	80078e4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80078e0:	2302      	movs	r3, #2
 80078e2:	e12a      	b.n	8007b3a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d002      	beq.n	80078f0 <HAL_SPI_Transmit+0x36>
 80078ea:	88fb      	ldrh	r3, [r7, #6]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d101      	bne.n	80078f4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e122      	b.n	8007b3a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d101      	bne.n	8007902 <HAL_SPI_Transmit+0x48>
 80078fe:	2302      	movs	r3, #2
 8007900:	e11b      	b.n	8007b3a <HAL_SPI_Transmit+0x280>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2203      	movs	r2, #3
 800790e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	88fa      	ldrh	r2, [r7, #6]
 8007922:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	88fa      	ldrh	r2, [r7, #6]
 8007928:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007950:	d10f      	bne.n	8007972 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007960:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007970:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800797c:	2b40      	cmp	r3, #64	@ 0x40
 800797e:	d007      	beq.n	8007990 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800798e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007998:	d152      	bne.n	8007a40 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d002      	beq.n	80079a8 <HAL_SPI_Transmit+0xee>
 80079a2:	8b7b      	ldrh	r3, [r7, #26]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d145      	bne.n	8007a34 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ac:	881a      	ldrh	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079b8:	1c9a      	adds	r2, r3, #2
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	3b01      	subs	r3, #1
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80079cc:	e032      	b.n	8007a34 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	f003 0302 	and.w	r3, r3, #2
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d112      	bne.n	8007a02 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079e0:	881a      	ldrh	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ec:	1c9a      	adds	r2, r3, #2
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	3b01      	subs	r3, #1
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007a00:	e018      	b.n	8007a34 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a02:	f7fb fcf5 	bl	80033f0 <HAL_GetTick>
 8007a06:	4602      	mov	r2, r0
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	1ad3      	subs	r3, r2, r3
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d803      	bhi.n	8007a1a <HAL_SPI_Transmit+0x160>
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a18:	d102      	bne.n	8007a20 <HAL_SPI_Transmit+0x166>
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d109      	bne.n	8007a34 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a30:	2303      	movs	r3, #3
 8007a32:	e082      	b.n	8007b3a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1c7      	bne.n	80079ce <HAL_SPI_Transmit+0x114>
 8007a3e:	e053      	b.n	8007ae8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <HAL_SPI_Transmit+0x194>
 8007a48:	8b7b      	ldrh	r3, [r7, #26]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d147      	bne.n	8007ade <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	330c      	adds	r3, #12
 8007a58:	7812      	ldrb	r2, [r2, #0]
 8007a5a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a60:	1c5a      	adds	r2, r3, #1
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007a74:	e033      	b.n	8007ade <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d113      	bne.n	8007aac <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	330c      	adds	r3, #12
 8007a8e:	7812      	ldrb	r2, [r2, #0]
 8007a90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a96:	1c5a      	adds	r2, r3, #1
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007aaa:	e018      	b.n	8007ade <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007aac:	f7fb fca0 	bl	80033f0 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d803      	bhi.n	8007ac4 <HAL_SPI_Transmit+0x20a>
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ac2:	d102      	bne.n	8007aca <HAL_SPI_Transmit+0x210>
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d109      	bne.n	8007ade <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2201      	movs	r2, #1
 8007ace:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e02d      	b.n	8007b3a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d1c6      	bne.n	8007a76 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ae8:	69fa      	ldr	r2, [r7, #28]
 8007aea:	6839      	ldr	r1, [r7, #0]
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 fd21 	bl	8008534 <SPI_EndRxTxTransaction>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2220      	movs	r2, #32
 8007afc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10a      	bne.n	8007b1c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b06:	2300      	movs	r3, #0
 8007b08:	617b      	str	r3, [r7, #20]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	617b      	str	r3, [r7, #20]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	617b      	str	r3, [r7, #20]
 8007b1a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d001      	beq.n	8007b38 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e000      	b.n	8007b3a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007b38:	2300      	movs	r3, #0
  }
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3720      	adds	r7, #32
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b088      	sub	sp, #32
 8007b46:	af02      	add	r7, sp, #8
 8007b48:	60f8      	str	r0, [r7, #12]
 8007b4a:	60b9      	str	r1, [r7, #8]
 8007b4c:	603b      	str	r3, [r7, #0]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d001      	beq.n	8007b62 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007b5e:	2302      	movs	r3, #2
 8007b60:	e104      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b6a:	d112      	bne.n	8007b92 <HAL_SPI_Receive+0x50>
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10e      	bne.n	8007b92 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2204      	movs	r2, #4
 8007b78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007b7c:	88fa      	ldrh	r2, [r7, #6]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	4613      	mov	r3, r2
 8007b84:	68ba      	ldr	r2, [r7, #8]
 8007b86:	68b9      	ldr	r1, [r7, #8]
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 f8f3 	bl	8007d74 <HAL_SPI_TransmitReceive>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	e0ec      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b92:	f7fb fc2d 	bl	80033f0 <HAL_GetTick>
 8007b96:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d002      	beq.n	8007ba4 <HAL_SPI_Receive+0x62>
 8007b9e:	88fb      	ldrh	r3, [r7, #6]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e0e1      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d101      	bne.n	8007bb6 <HAL_SPI_Receive+0x74>
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	e0da      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2204      	movs	r2, #4
 8007bc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	68ba      	ldr	r2, [r7, #8]
 8007bd0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	88fa      	ldrh	r2, [r7, #6]
 8007bd6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	88fa      	ldrh	r2, [r7, #6]
 8007bdc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c04:	d10f      	bne.n	8007c26 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c24:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c30:	2b40      	cmp	r3, #64	@ 0x40
 8007c32:	d007      	beq.n	8007c44 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c42:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d170      	bne.n	8007d2e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007c4c:	e035      	b.n	8007cba <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	f003 0301 	and.w	r3, r3, #1
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d115      	bne.n	8007c88 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f103 020c 	add.w	r2, r3, #12
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c68:	7812      	ldrb	r2, [r2, #0]
 8007c6a:	b2d2      	uxtb	r2, r2
 8007c6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c72:	1c5a      	adds	r2, r3, #1
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c86:	e018      	b.n	8007cba <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c88:	f7fb fbb2 	bl	80033f0 <HAL_GetTick>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	683a      	ldr	r2, [r7, #0]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d803      	bhi.n	8007ca0 <HAL_SPI_Receive+0x15e>
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c9e:	d102      	bne.n	8007ca6 <HAL_SPI_Receive+0x164>
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d109      	bne.n	8007cba <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007cb6:	2303      	movs	r3, #3
 8007cb8:	e058      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1c4      	bne.n	8007c4e <HAL_SPI_Receive+0x10c>
 8007cc4:	e038      	b.n	8007d38 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d113      	bne.n	8007cfc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68da      	ldr	r2, [r3, #12]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cde:	b292      	uxth	r2, r2
 8007ce0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce6:	1c9a      	adds	r2, r3, #2
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	b29a      	uxth	r2, r3
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007cfa:	e018      	b.n	8007d2e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cfc:	f7fb fb78 	bl	80033f0 <HAL_GetTick>
 8007d00:	4602      	mov	r2, r0
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	683a      	ldr	r2, [r7, #0]
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d803      	bhi.n	8007d14 <HAL_SPI_Receive+0x1d2>
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d12:	d102      	bne.n	8007d1a <HAL_SPI_Receive+0x1d8>
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d109      	bne.n	8007d2e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	e01e      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d1c6      	bne.n	8007cc6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	6839      	ldr	r1, [r7, #0]
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f000 fb93 	bl	8008468 <SPI_EndRxTransaction>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e000      	b.n	8007d6c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
  }
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3718      	adds	r7, #24
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b08a      	sub	sp, #40	@ 0x28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]
 8007d80:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d82:	2301      	movs	r3, #1
 8007d84:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d86:	f7fb fb33 	bl	80033f0 <HAL_GetTick>
 8007d8a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d92:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007d9a:	887b      	ldrh	r3, [r7, #2]
 8007d9c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d9e:	7ffb      	ldrb	r3, [r7, #31]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d00c      	beq.n	8007dbe <HAL_SPI_TransmitReceive+0x4a>
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007daa:	d106      	bne.n	8007dba <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d102      	bne.n	8007dba <HAL_SPI_TransmitReceive+0x46>
 8007db4:	7ffb      	ldrb	r3, [r7, #31]
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	d001      	beq.n	8007dbe <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007dba:	2302      	movs	r3, #2
 8007dbc:	e17f      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d005      	beq.n	8007dd0 <HAL_SPI_TransmitReceive+0x5c>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d002      	beq.n	8007dd0 <HAL_SPI_TransmitReceive+0x5c>
 8007dca:	887b      	ldrh	r3, [r7, #2]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d101      	bne.n	8007dd4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e174      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d101      	bne.n	8007de2 <HAL_SPI_TransmitReceive+0x6e>
 8007dde:	2302      	movs	r3, #2
 8007de0:	e16d      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b04      	cmp	r3, #4
 8007df4:	d003      	beq.n	8007dfe <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2205      	movs	r2, #5
 8007dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	887a      	ldrh	r2, [r7, #2]
 8007e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	887a      	ldrh	r2, [r7, #2]
 8007e14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	887a      	ldrh	r2, [r7, #2]
 8007e20:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	887a      	ldrh	r2, [r7, #2]
 8007e26:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3e:	2b40      	cmp	r3, #64	@ 0x40
 8007e40:	d007      	beq.n	8007e52 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	68db      	ldr	r3, [r3, #12]
 8007e56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e5a:	d17e      	bne.n	8007f5a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d002      	beq.n	8007e6a <HAL_SPI_TransmitReceive+0xf6>
 8007e64:	8afb      	ldrh	r3, [r7, #22]
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d16c      	bne.n	8007f44 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e6e:	881a      	ldrh	r2, [r3, #0]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7a:	1c9a      	adds	r2, r3, #2
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	3b01      	subs	r3, #1
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e8e:	e059      	b.n	8007f44 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d11b      	bne.n	8007ed6 <HAL_SPI_TransmitReceive+0x162>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d016      	beq.n	8007ed6 <HAL_SPI_TransmitReceive+0x162>
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d113      	bne.n	8007ed6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb2:	881a      	ldrh	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ebe:	1c9a      	adds	r2, r3, #2
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	b29a      	uxth	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d119      	bne.n	8007f18 <HAL_SPI_TransmitReceive+0x1a4>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d014      	beq.n	8007f18 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68da      	ldr	r2, [r3, #12]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef8:	b292      	uxth	r2, r2
 8007efa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f00:	1c9a      	adds	r2, r3, #2
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f14:	2301      	movs	r3, #1
 8007f16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f18:	f7fb fa6a 	bl	80033f0 <HAL_GetTick>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	6a3b      	ldr	r3, [r7, #32]
 8007f20:	1ad3      	subs	r3, r2, r3
 8007f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d80d      	bhi.n	8007f44 <HAL_SPI_TransmitReceive+0x1d0>
 8007f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f2e:	d009      	beq.n	8007f44 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e0bc      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1a0      	bne.n	8007e90 <HAL_SPI_TransmitReceive+0x11c>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d19b      	bne.n	8007e90 <HAL_SPI_TransmitReceive+0x11c>
 8007f58:	e082      	b.n	8008060 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d002      	beq.n	8007f68 <HAL_SPI_TransmitReceive+0x1f4>
 8007f62:	8afb      	ldrh	r3, [r7, #22]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d171      	bne.n	800804c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	330c      	adds	r3, #12
 8007f72:	7812      	ldrb	r2, [r2, #0]
 8007f74:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	3b01      	subs	r3, #1
 8007f88:	b29a      	uxth	r2, r3
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f8e:	e05d      	b.n	800804c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	f003 0302 	and.w	r3, r3, #2
 8007f9a:	2b02      	cmp	r3, #2
 8007f9c:	d11c      	bne.n	8007fd8 <HAL_SPI_TransmitReceive+0x264>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d017      	beq.n	8007fd8 <HAL_SPI_TransmitReceive+0x264>
 8007fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d114      	bne.n	8007fd8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	330c      	adds	r3, #12
 8007fb8:	7812      	ldrb	r2, [r2, #0]
 8007fba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc0:	1c5a      	adds	r2, r3, #1
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	3b01      	subs	r3, #1
 8007fce:	b29a      	uxth	r2, r3
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f003 0301 	and.w	r3, r3, #1
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d119      	bne.n	800801a <HAL_SPI_TransmitReceive+0x2a6>
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d014      	beq.n	800801a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68da      	ldr	r2, [r3, #12]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ffa:	b2d2      	uxtb	r2, r2
 8007ffc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800800c:	b29b      	uxth	r3, r3
 800800e:	3b01      	subs	r3, #1
 8008010:	b29a      	uxth	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008016:	2301      	movs	r3, #1
 8008018:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800801a:	f7fb f9e9 	bl	80033f0 <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008026:	429a      	cmp	r2, r3
 8008028:	d803      	bhi.n	8008032 <HAL_SPI_TransmitReceive+0x2be>
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008030:	d102      	bne.n	8008038 <HAL_SPI_TransmitReceive+0x2c4>
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	2b00      	cmp	r3, #0
 8008036:	d109      	bne.n	800804c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008048:	2303      	movs	r3, #3
 800804a:	e038      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008050:	b29b      	uxth	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	d19c      	bne.n	8007f90 <HAL_SPI_TransmitReceive+0x21c>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800805a:	b29b      	uxth	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d197      	bne.n	8007f90 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008060:	6a3a      	ldr	r2, [r7, #32]
 8008062:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f000 fa65 	bl	8008534 <SPI_EndRxTxTransaction>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d008      	beq.n	8008082 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2220      	movs	r2, #32
 8008074:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e01d      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10a      	bne.n	80080a0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800808a:	2300      	movs	r3, #0
 800808c:	613b      	str	r3, [r7, #16]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	613b      	str	r3, [r7, #16]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	613b      	str	r3, [r7, #16]
 800809e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d001      	beq.n	80080bc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e000      	b.n	80080be <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80080bc:	2300      	movs	r3, #0
  }
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3728      	adds	r7, #40	@ 0x28
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
	...

080080c8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	4613      	mov	r3, r2
 80080d4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d001      	beq.n	80080e6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80080e2:	2302      	movs	r3, #2
 80080e4:	e097      	b.n	8008216 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d002      	beq.n	80080f2 <HAL_SPI_Transmit_DMA+0x2a>
 80080ec:	88fb      	ldrh	r3, [r7, #6]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d101      	bne.n	80080f6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e08f      	b.n	8008216 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d101      	bne.n	8008104 <HAL_SPI_Transmit_DMA+0x3c>
 8008100:	2302      	movs	r3, #2
 8008102:	e088      	b.n	8008216 <HAL_SPI_Transmit_DMA+0x14e>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2203      	movs	r2, #3
 8008110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	88fa      	ldrh	r2, [r7, #6]
 8008124:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	88fa      	ldrh	r2, [r7, #6]
 800812a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2200      	movs	r2, #0
 8008130:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2200      	movs	r2, #0
 8008136:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2200      	movs	r2, #0
 800813c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008152:	d10f      	bne.n	8008174 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008162:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008172:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008178:	4a29      	ldr	r2, [pc, #164]	@ (8008220 <HAL_SPI_Transmit_DMA+0x158>)
 800817a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008180:	4a28      	ldr	r2, [pc, #160]	@ (8008224 <HAL_SPI_Transmit_DMA+0x15c>)
 8008182:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008188:	4a27      	ldr	r2, [pc, #156]	@ (8008228 <HAL_SPI_Transmit_DMA+0x160>)
 800818a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008190:	2200      	movs	r2, #0
 8008192:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800819c:	4619      	mov	r1, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	330c      	adds	r3, #12
 80081a4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081aa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80081ac:	f7fb fafc 	bl	80037a8 <HAL_DMA_Start_IT>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00b      	beq.n	80081ce <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ba:	f043 0210 	orr.w	r2, r3, #16
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e023      	b.n	8008216 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d8:	2b40      	cmp	r3, #64	@ 0x40
 80081da:	d007      	beq.n	80081ec <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081ea:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	685a      	ldr	r2, [r3, #4]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f042 0220 	orr.w	r2, r2, #32
 8008202:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	685a      	ldr	r2, [r3, #4]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f042 0202 	orr.w	r2, r2, #2
 8008212:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	080082fd 	.word	0x080082fd
 8008224:	08008255 	.word	0x08008255
 8008228:	08008319 	.word	0x08008319

0800822c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008234:	bf00      	nop
 8008236:	370c      	adds	r7, #12
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008248:	bf00      	nop
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b086      	sub	sp, #24
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008260:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008262:	f7fb f8c5 	bl	80033f0 <HAL_GetTick>
 8008266:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008272:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008276:	d03b      	beq.n	80082f0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685a      	ldr	r2, [r3, #4]
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f022 0220 	bic.w	r2, r2, #32
 8008286:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f022 0202 	bic.w	r2, r2, #2
 8008296:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008298:	693a      	ldr	r2, [r7, #16]
 800829a:	2164      	movs	r1, #100	@ 0x64
 800829c:	6978      	ldr	r0, [r7, #20]
 800829e:	f000 f949 	bl	8008534 <SPI_EndRxTxTransaction>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d005      	beq.n	80082b4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082ac:	f043 0220 	orr.w	r2, r3, #32
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10a      	bne.n	80082d2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80082bc:	2300      	movs	r3, #0
 80082be:	60fb      	str	r3, [r7, #12]
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	60fb      	str	r3, [r7, #12]
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	60fb      	str	r3, [r7, #12]
 80082d0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	2200      	movs	r2, #0
 80082d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d003      	beq.n	80082f0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80082e8:	6978      	ldr	r0, [r7, #20]
 80082ea:	f7ff ffa9 	bl	8008240 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80082ee:	e002      	b.n	80082f6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80082f0:	6978      	ldr	r0, [r7, #20]
 80082f2:	f7fa fb37 	bl	8002964 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80082f6:	3718      	adds	r7, #24
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008308:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f7ff ff8e 	bl	800822c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008310:	bf00      	nop
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008324:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f022 0203 	bic.w	r2, r2, #3
 8008334:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800833a:	f043 0210 	orr.w	r2, r3, #16
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2201      	movs	r2, #1
 8008346:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f7ff ff78 	bl	8008240 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008350:	bf00      	nop
 8008352:	3710      	adds	r7, #16
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b088      	sub	sp, #32
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	4613      	mov	r3, r2
 8008366:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008368:	f7fb f842 	bl	80033f0 <HAL_GetTick>
 800836c:	4602      	mov	r2, r0
 800836e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008370:	1a9b      	subs	r3, r3, r2
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	4413      	add	r3, r2
 8008376:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008378:	f7fb f83a 	bl	80033f0 <HAL_GetTick>
 800837c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800837e:	4b39      	ldr	r3, [pc, #228]	@ (8008464 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	015b      	lsls	r3, r3, #5
 8008384:	0d1b      	lsrs	r3, r3, #20
 8008386:	69fa      	ldr	r2, [r7, #28]
 8008388:	fb02 f303 	mul.w	r3, r2, r3
 800838c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800838e:	e054      	b.n	800843a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008396:	d050      	beq.n	800843a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008398:	f7fb f82a 	bl	80033f0 <HAL_GetTick>
 800839c:	4602      	mov	r2, r0
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	1ad3      	subs	r3, r2, r3
 80083a2:	69fa      	ldr	r2, [r7, #28]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d902      	bls.n	80083ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d13d      	bne.n	800842a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	685a      	ldr	r2, [r3, #4]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80083bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083c6:	d111      	bne.n	80083ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083d0:	d004      	beq.n	80083dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083da:	d107      	bne.n	80083ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083f4:	d10f      	bne.n	8008416 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008404:	601a      	str	r2, [r3, #0]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008414:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008426:	2303      	movs	r3, #3
 8008428:	e017      	b.n	800845a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008430:	2300      	movs	r3, #0
 8008432:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	3b01      	subs	r3, #1
 8008438:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	689a      	ldr	r2, [r3, #8]
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	4013      	ands	r3, r2
 8008444:	68ba      	ldr	r2, [r7, #8]
 8008446:	429a      	cmp	r2, r3
 8008448:	bf0c      	ite	eq
 800844a:	2301      	moveq	r3, #1
 800844c:	2300      	movne	r3, #0
 800844e:	b2db      	uxtb	r3, r3
 8008450:	461a      	mov	r2, r3
 8008452:	79fb      	ldrb	r3, [r7, #7]
 8008454:	429a      	cmp	r2, r3
 8008456:	d19b      	bne.n	8008390 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3720      	adds	r7, #32
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	20000004 	.word	0x20000004

08008468 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af02      	add	r7, sp, #8
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800847c:	d111      	bne.n	80084a2 <SPI_EndRxTransaction+0x3a>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008486:	d004      	beq.n	8008492 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008490:	d107      	bne.n	80084a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084a0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084aa:	d12a      	bne.n	8008502 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084b4:	d012      	beq.n	80084dc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	2200      	movs	r2, #0
 80084be:	2180      	movs	r1, #128	@ 0x80
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f7ff ff49 	bl	8008358 <SPI_WaitFlagStateUntilTimeout>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d02d      	beq.n	8008528 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084d0:	f043 0220 	orr.w	r2, r3, #32
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80084d8:	2303      	movs	r3, #3
 80084da:	e026      	b.n	800852a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	9300      	str	r3, [sp, #0]
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	2200      	movs	r2, #0
 80084e4:	2101      	movs	r1, #1
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f7ff ff36 	bl	8008358 <SPI_WaitFlagStateUntilTimeout>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d01a      	beq.n	8008528 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f6:	f043 0220 	orr.w	r2, r3, #32
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e013      	b.n	800852a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2200      	movs	r2, #0
 800850a:	2101      	movs	r1, #1
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f7ff ff23 	bl	8008358 <SPI_WaitFlagStateUntilTimeout>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d007      	beq.n	8008528 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800851c:	f043 0220 	orr.w	r2, r3, #32
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e000      	b.n	800852a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
	...

08008534 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b088      	sub	sp, #32
 8008538:	af02      	add	r7, sp, #8
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	2201      	movs	r2, #1
 8008548:	2102      	movs	r1, #2
 800854a:	68f8      	ldr	r0, [r7, #12]
 800854c:	f7ff ff04 	bl	8008358 <SPI_WaitFlagStateUntilTimeout>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d007      	beq.n	8008566 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800855a:	f043 0220 	orr.w	r2, r3, #32
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008562:	2303      	movs	r3, #3
 8008564:	e032      	b.n	80085cc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008566:	4b1b      	ldr	r3, [pc, #108]	@ (80085d4 <SPI_EndRxTxTransaction+0xa0>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a1b      	ldr	r2, [pc, #108]	@ (80085d8 <SPI_EndRxTxTransaction+0xa4>)
 800856c:	fba2 2303 	umull	r2, r3, r2, r3
 8008570:	0d5b      	lsrs	r3, r3, #21
 8008572:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008576:	fb02 f303 	mul.w	r3, r2, r3
 800857a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008584:	d112      	bne.n	80085ac <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	9300      	str	r3, [sp, #0]
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	2200      	movs	r2, #0
 800858e:	2180      	movs	r1, #128	@ 0x80
 8008590:	68f8      	ldr	r0, [r7, #12]
 8008592:	f7ff fee1 	bl	8008358 <SPI_WaitFlagStateUntilTimeout>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	d016      	beq.n	80085ca <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085a0:	f043 0220 	orr.w	r2, r3, #32
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e00f      	b.n	80085cc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00a      	beq.n	80085c8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	3b01      	subs	r3, #1
 80085b6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085c2:	2b80      	cmp	r3, #128	@ 0x80
 80085c4:	d0f2      	beq.n	80085ac <SPI_EndRxTxTransaction+0x78>
 80085c6:	e000      	b.n	80085ca <SPI_EndRxTxTransaction+0x96>
        break;
 80085c8:	bf00      	nop
  }

  return HAL_OK;
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	20000004 	.word	0x20000004
 80085d8:	165e9f81 	.word	0x165e9f81

080085dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d101      	bne.n	80085ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e041      	b.n	8008672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d106      	bne.n	8008608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fa fde4 	bl	80031d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2202      	movs	r2, #2
 800860c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	3304      	adds	r3, #4
 8008618:	4619      	mov	r1, r3
 800861a:	4610      	mov	r0, r2
 800861c:	f000 fa7e 	bl	8008b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
	...

0800867c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800868a:	b2db      	uxtb	r3, r3
 800868c:	2b01      	cmp	r3, #1
 800868e:	d001      	beq.n	8008694 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	e04e      	b.n	8008732 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2202      	movs	r2, #2
 8008698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68da      	ldr	r2, [r3, #12]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f042 0201 	orr.w	r2, r2, #1
 80086aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a23      	ldr	r2, [pc, #140]	@ (8008740 <HAL_TIM_Base_Start_IT+0xc4>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d022      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086be:	d01d      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a1f      	ldr	r2, [pc, #124]	@ (8008744 <HAL_TIM_Base_Start_IT+0xc8>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d018      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a1e      	ldr	r2, [pc, #120]	@ (8008748 <HAL_TIM_Base_Start_IT+0xcc>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d013      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a1c      	ldr	r2, [pc, #112]	@ (800874c <HAL_TIM_Base_Start_IT+0xd0>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d00e      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a1b      	ldr	r2, [pc, #108]	@ (8008750 <HAL_TIM_Base_Start_IT+0xd4>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d009      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a19      	ldr	r2, [pc, #100]	@ (8008754 <HAL_TIM_Base_Start_IT+0xd8>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d004      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x80>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a18      	ldr	r2, [pc, #96]	@ (8008758 <HAL_TIM_Base_Start_IT+0xdc>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d111      	bne.n	8008720 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	f003 0307 	and.w	r3, r3, #7
 8008706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2b06      	cmp	r3, #6
 800870c:	d010      	beq.n	8008730 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f042 0201 	orr.w	r2, r2, #1
 800871c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800871e:	e007      	b.n	8008730 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f042 0201 	orr.w	r2, r2, #1
 800872e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3714      	adds	r7, #20
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop
 8008740:	40010000 	.word	0x40010000
 8008744:	40000400 	.word	0x40000400
 8008748:	40000800 	.word	0x40000800
 800874c:	40000c00 	.word	0x40000c00
 8008750:	40010400 	.word	0x40010400
 8008754:	40014000 	.word	0x40014000
 8008758:	40001800 	.word	0x40001800

0800875c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	691b      	ldr	r3, [r3, #16]
 8008772:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	2b00      	cmp	r3, #0
 800877c:	d020      	beq.n	80087c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d01b      	beq.n	80087c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f06f 0202 	mvn.w	r2, #2
 8008790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	699b      	ldr	r3, [r3, #24]
 800879e:	f003 0303 	and.w	r3, r3, #3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d003      	beq.n	80087ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f999 	bl	8008ade <HAL_TIM_IC_CaptureCallback>
 80087ac:	e005      	b.n	80087ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 f98b 	bl	8008aca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 f99c 	bl	8008af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	f003 0304 	and.w	r3, r3, #4
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d020      	beq.n	800880c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d01b      	beq.n	800880c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f06f 0204 	mvn.w	r2, #4
 80087dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2202      	movs	r2, #2
 80087e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d003      	beq.n	80087fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 f973 	bl	8008ade <HAL_TIM_IC_CaptureCallback>
 80087f8:	e005      	b.n	8008806 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f965 	bl	8008aca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 f976 	bl	8008af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f003 0308 	and.w	r3, r3, #8
 8008812:	2b00      	cmp	r3, #0
 8008814:	d020      	beq.n	8008858 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f003 0308 	and.w	r3, r3, #8
 800881c:	2b00      	cmp	r3, #0
 800881e:	d01b      	beq.n	8008858 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f06f 0208 	mvn.w	r2, #8
 8008828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2204      	movs	r2, #4
 800882e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	69db      	ldr	r3, [r3, #28]
 8008836:	f003 0303 	and.w	r3, r3, #3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d003      	beq.n	8008846 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f94d 	bl	8008ade <HAL_TIM_IC_CaptureCallback>
 8008844:	e005      	b.n	8008852 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 f93f 	bl	8008aca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 f950 	bl	8008af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	f003 0310 	and.w	r3, r3, #16
 800885e:	2b00      	cmp	r3, #0
 8008860:	d020      	beq.n	80088a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f003 0310 	and.w	r3, r3, #16
 8008868:	2b00      	cmp	r3, #0
 800886a:	d01b      	beq.n	80088a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f06f 0210 	mvn.w	r2, #16
 8008874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2208      	movs	r2, #8
 800887a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	69db      	ldr	r3, [r3, #28]
 8008882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f927 	bl	8008ade <HAL_TIM_IC_CaptureCallback>
 8008890:	e005      	b.n	800889e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f919 	bl	8008aca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f92a 	bl	8008af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	f003 0301 	and.w	r3, r3, #1
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00c      	beq.n	80088c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f003 0301 	and.w	r3, r3, #1
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d007      	beq.n	80088c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f06f 0201 	mvn.w	r2, #1
 80088c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7fa f950 	bl	8002b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00c      	beq.n	80088ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d007      	beq.n	80088ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80088e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 fae4 	bl	8008eb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00c      	beq.n	8008910 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d007      	beq.n	8008910 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f8fb 	bl	8008b06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	f003 0320 	and.w	r3, r3, #32
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00c      	beq.n	8008934 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f003 0320 	and.w	r3, r3, #32
 8008920:	2b00      	cmp	r3, #0
 8008922:	d007      	beq.n	8008934 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f06f 0220 	mvn.w	r2, #32
 800892c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 fab6 	bl	8008ea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008934:	bf00      	nop
 8008936:	3710      	adds	r7, #16
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008946:	2300      	movs	r3, #0
 8008948:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008950:	2b01      	cmp	r3, #1
 8008952:	d101      	bne.n	8008958 <HAL_TIM_ConfigClockSource+0x1c>
 8008954:	2302      	movs	r3, #2
 8008956:	e0b4      	b.n	8008ac2 <HAL_TIM_ConfigClockSource+0x186>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2202      	movs	r2, #2
 8008964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800897e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008990:	d03e      	beq.n	8008a10 <HAL_TIM_ConfigClockSource+0xd4>
 8008992:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008996:	f200 8087 	bhi.w	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 800899a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800899e:	f000 8086 	beq.w	8008aae <HAL_TIM_ConfigClockSource+0x172>
 80089a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089a6:	d87f      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089a8:	2b70      	cmp	r3, #112	@ 0x70
 80089aa:	d01a      	beq.n	80089e2 <HAL_TIM_ConfigClockSource+0xa6>
 80089ac:	2b70      	cmp	r3, #112	@ 0x70
 80089ae:	d87b      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089b0:	2b60      	cmp	r3, #96	@ 0x60
 80089b2:	d050      	beq.n	8008a56 <HAL_TIM_ConfigClockSource+0x11a>
 80089b4:	2b60      	cmp	r3, #96	@ 0x60
 80089b6:	d877      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089b8:	2b50      	cmp	r3, #80	@ 0x50
 80089ba:	d03c      	beq.n	8008a36 <HAL_TIM_ConfigClockSource+0xfa>
 80089bc:	2b50      	cmp	r3, #80	@ 0x50
 80089be:	d873      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089c0:	2b40      	cmp	r3, #64	@ 0x40
 80089c2:	d058      	beq.n	8008a76 <HAL_TIM_ConfigClockSource+0x13a>
 80089c4:	2b40      	cmp	r3, #64	@ 0x40
 80089c6:	d86f      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089c8:	2b30      	cmp	r3, #48	@ 0x30
 80089ca:	d064      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089cc:	2b30      	cmp	r3, #48	@ 0x30
 80089ce:	d86b      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089d0:	2b20      	cmp	r3, #32
 80089d2:	d060      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089d4:	2b20      	cmp	r3, #32
 80089d6:	d867      	bhi.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d05c      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089dc:	2b10      	cmp	r3, #16
 80089de:	d05a      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x15a>
 80089e0:	e062      	b.n	8008aa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80089f2:	f000 f9b9 	bl	8008d68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008a04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68ba      	ldr	r2, [r7, #8]
 8008a0c:	609a      	str	r2, [r3, #8]
      break;
 8008a0e:	e04f      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a20:	f000 f9a2 	bl	8008d68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	689a      	ldr	r2, [r3, #8]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a32:	609a      	str	r2, [r3, #8]
      break;
 8008a34:	e03c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a42:	461a      	mov	r2, r3
 8008a44:	f000 f916 	bl	8008c74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2150      	movs	r1, #80	@ 0x50
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f000 f96f 	bl	8008d32 <TIM_ITRx_SetConfig>
      break;
 8008a54:	e02c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a62:	461a      	mov	r2, r3
 8008a64:	f000 f935 	bl	8008cd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2160      	movs	r1, #96	@ 0x60
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f000 f95f 	bl	8008d32 <TIM_ITRx_SetConfig>
      break;
 8008a74:	e01c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a82:	461a      	mov	r2, r3
 8008a84:	f000 f8f6 	bl	8008c74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2140      	movs	r1, #64	@ 0x40
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f000 f94f 	bl	8008d32 <TIM_ITRx_SetConfig>
      break;
 8008a94:	e00c      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	4610      	mov	r0, r2
 8008aa2:	f000 f946 	bl	8008d32 <TIM_ITRx_SetConfig>
      break;
 8008aa6:	e003      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8008aac:	e000      	b.n	8008ab0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008aae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008aca:	b480      	push	{r7}
 8008acc:	b083      	sub	sp, #12
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr

08008ade <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b083      	sub	sp, #12
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ae6:	bf00      	nop
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr

08008af2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008af2:	b480      	push	{r7}
 8008af4:	b083      	sub	sp, #12
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008afa:	bf00      	nop
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b083      	sub	sp, #12
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b0e:	bf00      	nop
 8008b10:	370c      	adds	r7, #12
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr
	...

08008b1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a46      	ldr	r2, [pc, #280]	@ (8008c48 <TIM_Base_SetConfig+0x12c>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d013      	beq.n	8008b5c <TIM_Base_SetConfig+0x40>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b3a:	d00f      	beq.n	8008b5c <TIM_Base_SetConfig+0x40>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a43      	ldr	r2, [pc, #268]	@ (8008c4c <TIM_Base_SetConfig+0x130>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d00b      	beq.n	8008b5c <TIM_Base_SetConfig+0x40>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a42      	ldr	r2, [pc, #264]	@ (8008c50 <TIM_Base_SetConfig+0x134>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d007      	beq.n	8008b5c <TIM_Base_SetConfig+0x40>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4a41      	ldr	r2, [pc, #260]	@ (8008c54 <TIM_Base_SetConfig+0x138>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d003      	beq.n	8008b5c <TIM_Base_SetConfig+0x40>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a40      	ldr	r2, [pc, #256]	@ (8008c58 <TIM_Base_SetConfig+0x13c>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d108      	bne.n	8008b6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	68fa      	ldr	r2, [r7, #12]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4a35      	ldr	r2, [pc, #212]	@ (8008c48 <TIM_Base_SetConfig+0x12c>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d02b      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b7c:	d027      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4a32      	ldr	r2, [pc, #200]	@ (8008c4c <TIM_Base_SetConfig+0x130>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d023      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4a31      	ldr	r2, [pc, #196]	@ (8008c50 <TIM_Base_SetConfig+0x134>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d01f      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a30      	ldr	r2, [pc, #192]	@ (8008c54 <TIM_Base_SetConfig+0x138>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d01b      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a2f      	ldr	r2, [pc, #188]	@ (8008c58 <TIM_Base_SetConfig+0x13c>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d017      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a2e      	ldr	r2, [pc, #184]	@ (8008c5c <TIM_Base_SetConfig+0x140>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d013      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a2d      	ldr	r2, [pc, #180]	@ (8008c60 <TIM_Base_SetConfig+0x144>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d00f      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a2c      	ldr	r2, [pc, #176]	@ (8008c64 <TIM_Base_SetConfig+0x148>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d00b      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8008c68 <TIM_Base_SetConfig+0x14c>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d007      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a2a      	ldr	r2, [pc, #168]	@ (8008c6c <TIM_Base_SetConfig+0x150>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d003      	beq.n	8008bce <TIM_Base_SetConfig+0xb2>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a29      	ldr	r2, [pc, #164]	@ (8008c70 <TIM_Base_SetConfig+0x154>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d108      	bne.n	8008be0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	689a      	ldr	r2, [r3, #8]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	4a10      	ldr	r2, [pc, #64]	@ (8008c48 <TIM_Base_SetConfig+0x12c>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d003      	beq.n	8008c14 <TIM_Base_SetConfig+0xf8>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	4a12      	ldr	r2, [pc, #72]	@ (8008c58 <TIM_Base_SetConfig+0x13c>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d103      	bne.n	8008c1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	691a      	ldr	r2, [r3, #16]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d105      	bne.n	8008c3a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	691b      	ldr	r3, [r3, #16]
 8008c32:	f023 0201 	bic.w	r2, r3, #1
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	611a      	str	r2, [r3, #16]
  }
}
 8008c3a:	bf00      	nop
 8008c3c:	3714      	adds	r7, #20
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop
 8008c48:	40010000 	.word	0x40010000
 8008c4c:	40000400 	.word	0x40000400
 8008c50:	40000800 	.word	0x40000800
 8008c54:	40000c00 	.word	0x40000c00
 8008c58:	40010400 	.word	0x40010400
 8008c5c:	40014000 	.word	0x40014000
 8008c60:	40014400 	.word	0x40014400
 8008c64:	40014800 	.word	0x40014800
 8008c68:	40001800 	.word	0x40001800
 8008c6c:	40001c00 	.word	0x40001c00
 8008c70:	40002000 	.word	0x40002000

08008c74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b087      	sub	sp, #28
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6a1b      	ldr	r3, [r3, #32]
 8008c84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	f023 0201 	bic.w	r2, r3, #1
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	011b      	lsls	r3, r3, #4
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	f023 030a 	bic.w	r3, r3, #10
 8008cb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cb2:	697a      	ldr	r2, [r7, #20]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	693a      	ldr	r2, [r7, #16]
 8008cbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	697a      	ldr	r2, [r7, #20]
 8008cc4:	621a      	str	r2, [r3, #32]
}
 8008cc6:	bf00      	nop
 8008cc8:	371c      	adds	r7, #28
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b087      	sub	sp, #28
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	60f8      	str	r0, [r7, #12]
 8008cda:	60b9      	str	r1, [r7, #8]
 8008cdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6a1b      	ldr	r3, [r3, #32]
 8008ce8:	f023 0210 	bic.w	r2, r3, #16
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	699b      	ldr	r3, [r3, #24]
 8008cf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008cfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	031b      	lsls	r3, r3, #12
 8008d02:	693a      	ldr	r2, [r7, #16]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	011b      	lsls	r3, r3, #4
 8008d14:	697a      	ldr	r2, [r7, #20]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	621a      	str	r2, [r3, #32]
}
 8008d26:	bf00      	nop
 8008d28:	371c      	adds	r7, #28
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr

08008d32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d32:	b480      	push	{r7}
 8008d34:	b085      	sub	sp, #20
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
 8008d3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d4a:	683a      	ldr	r2, [r7, #0]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	f043 0307 	orr.w	r3, r3, #7
 8008d54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	609a      	str	r2, [r3, #8]
}
 8008d5c:	bf00      	nop
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr

08008d68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b087      	sub	sp, #28
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
 8008d74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	021a      	lsls	r2, r3, #8
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	431a      	orrs	r2, r3
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	697a      	ldr	r2, [r7, #20]
 8008d9a:	609a      	str	r2, [r3, #8]
}
 8008d9c:	bf00      	nop
 8008d9e:	371c      	adds	r7, #28
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr

08008da8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d101      	bne.n	8008dc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e05a      	b.n	8008e76 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2202      	movs	r2, #2
 8008dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008de6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68fa      	ldr	r2, [r7, #12]
 8008df8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a21      	ldr	r2, [pc, #132]	@ (8008e84 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d022      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e0c:	d01d      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a1d      	ldr	r2, [pc, #116]	@ (8008e88 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d018      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8008e8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d013      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a1a      	ldr	r2, [pc, #104]	@ (8008e90 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d00e      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a18      	ldr	r2, [pc, #96]	@ (8008e94 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d009      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a17      	ldr	r2, [pc, #92]	@ (8008e98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d004      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a15      	ldr	r2, [pc, #84]	@ (8008e9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d10c      	bne.n	8008e64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	685b      	ldr	r3, [r3, #4]
 8008e56:	68ba      	ldr	r2, [r7, #8]
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68ba      	ldr	r2, [r7, #8]
 8008e62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3714      	adds	r7, #20
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	40010000 	.word	0x40010000
 8008e88:	40000400 	.word	0x40000400
 8008e8c:	40000800 	.word	0x40000800
 8008e90:	40000c00 	.word	0x40000c00
 8008e94:	40010400 	.word	0x40010400
 8008e98:	40014000 	.word	0x40014000
 8008e9c:	40001800 	.word	0x40001800

08008ea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ea8:	bf00      	nop
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ebc:	bf00      	nop
 8008ebe:	370c      	adds	r7, #12
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d101      	bne.n	8008eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e042      	b.n	8008f60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d106      	bne.n	8008ef4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f7fa f9d6 	bl	80032a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2224      	movs	r2, #36	@ 0x24
 8008ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 f973 	bl	80091f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	691a      	ldr	r2, [r3, #16]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	695a      	ldr	r2, [r3, #20]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68da      	ldr	r2, [r3, #12]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2220      	movs	r2, #32
 8008f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2220      	movs	r2, #32
 8008f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008f5e:	2300      	movs	r3, #0
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3708      	adds	r7, #8
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08a      	sub	sp, #40	@ 0x28
 8008f6c:	af02      	add	r7, sp, #8
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	603b      	str	r3, [r7, #0]
 8008f74:	4613      	mov	r3, r2
 8008f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b20      	cmp	r3, #32
 8008f86:	d175      	bne.n	8009074 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d002      	beq.n	8008f94 <HAL_UART_Transmit+0x2c>
 8008f8e:	88fb      	ldrh	r3, [r7, #6]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d101      	bne.n	8008f98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	e06e      	b.n	8009076 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2221      	movs	r2, #33	@ 0x21
 8008fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fa6:	f7fa fa23 	bl	80033f0 <HAL_GetTick>
 8008faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	88fa      	ldrh	r2, [r7, #6]
 8008fb0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	88fa      	ldrh	r2, [r7, #6]
 8008fb6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fc0:	d108      	bne.n	8008fd4 <HAL_UART_Transmit+0x6c>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d104      	bne.n	8008fd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	61bb      	str	r3, [r7, #24]
 8008fd2:	e003      	b.n	8008fdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008fdc:	e02e      	b.n	800903c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2180      	movs	r1, #128	@ 0x80
 8008fe8:	68f8      	ldr	r0, [r7, #12]
 8008fea:	f000 f848 	bl	800907e <UART_WaitOnFlagUntilTimeout>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d005      	beq.n	8009000 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2220      	movs	r2, #32
 8008ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e03a      	b.n	8009076 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009000:	69fb      	ldr	r3, [r7, #28]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10b      	bne.n	800901e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	461a      	mov	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009014:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	3302      	adds	r3, #2
 800901a:	61bb      	str	r3, [r7, #24]
 800901c:	e007      	b.n	800902e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	781a      	ldrb	r2, [r3, #0]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	3301      	adds	r3, #1
 800902c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009032:	b29b      	uxth	r3, r3
 8009034:	3b01      	subs	r3, #1
 8009036:	b29a      	uxth	r2, r3
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009040:	b29b      	uxth	r3, r3
 8009042:	2b00      	cmp	r3, #0
 8009044:	d1cb      	bne.n	8008fde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	2200      	movs	r2, #0
 800904e:	2140      	movs	r1, #64	@ 0x40
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f000 f814 	bl	800907e <UART_WaitOnFlagUntilTimeout>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d005      	beq.n	8009068 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2220      	movs	r2, #32
 8009060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009064:	2303      	movs	r3, #3
 8009066:	e006      	b.n	8009076 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2220      	movs	r2, #32
 800906c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	e000      	b.n	8009076 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009074:	2302      	movs	r3, #2
  }
}
 8009076:	4618      	mov	r0, r3
 8009078:	3720      	adds	r7, #32
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b086      	sub	sp, #24
 8009082:	af00      	add	r7, sp, #0
 8009084:	60f8      	str	r0, [r7, #12]
 8009086:	60b9      	str	r1, [r7, #8]
 8009088:	603b      	str	r3, [r7, #0]
 800908a:	4613      	mov	r3, r2
 800908c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800908e:	e03b      	b.n	8009108 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009090:	6a3b      	ldr	r3, [r7, #32]
 8009092:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009096:	d037      	beq.n	8009108 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009098:	f7fa f9aa 	bl	80033f0 <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	6a3a      	ldr	r2, [r7, #32]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d302      	bcc.n	80090ae <UART_WaitOnFlagUntilTimeout+0x30>
 80090a8:	6a3b      	ldr	r3, [r7, #32]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80090ae:	2303      	movs	r3, #3
 80090b0:	e03a      	b.n	8009128 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	f003 0304 	and.w	r3, r3, #4
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d023      	beq.n	8009108 <UART_WaitOnFlagUntilTimeout+0x8a>
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	2b80      	cmp	r3, #128	@ 0x80
 80090c4:	d020      	beq.n	8009108 <UART_WaitOnFlagUntilTimeout+0x8a>
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	2b40      	cmp	r3, #64	@ 0x40
 80090ca:	d01d      	beq.n	8009108 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f003 0308 	and.w	r3, r3, #8
 80090d6:	2b08      	cmp	r3, #8
 80090d8:	d116      	bne.n	8009108 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80090da:	2300      	movs	r3, #0
 80090dc:	617b      	str	r3, [r7, #20]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	617b      	str	r3, [r7, #20]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	617b      	str	r3, [r7, #20]
 80090ee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 f81d 	bl	8009130 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2208      	movs	r2, #8
 80090fa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e00f      	b.n	8009128 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	4013      	ands	r3, r2
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	429a      	cmp	r2, r3
 8009116:	bf0c      	ite	eq
 8009118:	2301      	moveq	r3, #1
 800911a:	2300      	movne	r3, #0
 800911c:	b2db      	uxtb	r3, r3
 800911e:	461a      	mov	r2, r3
 8009120:	79fb      	ldrb	r3, [r7, #7]
 8009122:	429a      	cmp	r2, r3
 8009124:	d0b4      	beq.n	8009090 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3718      	adds	r7, #24
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009130:	b480      	push	{r7}
 8009132:	b095      	sub	sp, #84	@ 0x54
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	330c      	adds	r3, #12
 800913e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009142:	e853 3f00 	ldrex	r3, [r3]
 8009146:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800914e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	330c      	adds	r3, #12
 8009156:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009158:	643a      	str	r2, [r7, #64]	@ 0x40
 800915a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800915e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009160:	e841 2300 	strex	r3, r2, [r1]
 8009164:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1e5      	bne.n	8009138 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	3314      	adds	r3, #20
 8009172:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009174:	6a3b      	ldr	r3, [r7, #32]
 8009176:	e853 3f00 	ldrex	r3, [r3]
 800917a:	61fb      	str	r3, [r7, #28]
   return(result);
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	f023 0301 	bic.w	r3, r3, #1
 8009182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	3314      	adds	r3, #20
 800918a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800918c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800918e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009194:	e841 2300 	strex	r3, r2, [r1]
 8009198:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800919a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1e5      	bne.n	800916c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d119      	bne.n	80091dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	330c      	adds	r3, #12
 80091ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	e853 3f00 	ldrex	r3, [r3]
 80091b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	f023 0310 	bic.w	r3, r3, #16
 80091be:	647b      	str	r3, [r7, #68]	@ 0x44
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	330c      	adds	r3, #12
 80091c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091c8:	61ba      	str	r2, [r7, #24]
 80091ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091cc:	6979      	ldr	r1, [r7, #20]
 80091ce:	69ba      	ldr	r2, [r7, #24]
 80091d0:	e841 2300 	strex	r3, r2, [r1]
 80091d4:	613b      	str	r3, [r7, #16]
   return(result);
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1e5      	bne.n	80091a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2220      	movs	r2, #32
 80091e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80091ea:	bf00      	nop
 80091ec:	3754      	adds	r7, #84	@ 0x54
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr
	...

080091f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091fc:	b0c0      	sub	sp, #256	@ 0x100
 80091fe:	af00      	add	r7, sp, #0
 8009200:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	691b      	ldr	r3, [r3, #16]
 800920c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009214:	68d9      	ldr	r1, [r3, #12]
 8009216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	ea40 0301 	orr.w	r3, r0, r1
 8009220:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009226:	689a      	ldr	r2, [r3, #8]
 8009228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800922c:	691b      	ldr	r3, [r3, #16]
 800922e:	431a      	orrs	r2, r3
 8009230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009234:	695b      	ldr	r3, [r3, #20]
 8009236:	431a      	orrs	r2, r3
 8009238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	4313      	orrs	r3, r2
 8009240:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009250:	f021 010c 	bic.w	r1, r1, #12
 8009254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800925e:	430b      	orrs	r3, r1
 8009260:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	695b      	ldr	r3, [r3, #20]
 800926a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800926e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009272:	6999      	ldr	r1, [r3, #24]
 8009274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	ea40 0301 	orr.w	r3, r0, r1
 800927e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	4b8f      	ldr	r3, [pc, #572]	@ (80094c4 <UART_SetConfig+0x2cc>)
 8009288:	429a      	cmp	r2, r3
 800928a:	d005      	beq.n	8009298 <UART_SetConfig+0xa0>
 800928c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	4b8d      	ldr	r3, [pc, #564]	@ (80094c8 <UART_SetConfig+0x2d0>)
 8009294:	429a      	cmp	r2, r3
 8009296:	d104      	bne.n	80092a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009298:	f7fe f84c 	bl	8007334 <HAL_RCC_GetPCLK2Freq>
 800929c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80092a0:	e003      	b.n	80092aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80092a2:	f7fe f833 	bl	800730c <HAL_RCC_GetPCLK1Freq>
 80092a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ae:	69db      	ldr	r3, [r3, #28]
 80092b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092b4:	f040 810c 	bne.w	80094d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80092b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092bc:	2200      	movs	r2, #0
 80092be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80092c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80092c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80092ca:	4622      	mov	r2, r4
 80092cc:	462b      	mov	r3, r5
 80092ce:	1891      	adds	r1, r2, r2
 80092d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80092d2:	415b      	adcs	r3, r3
 80092d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80092da:	4621      	mov	r1, r4
 80092dc:	eb12 0801 	adds.w	r8, r2, r1
 80092e0:	4629      	mov	r1, r5
 80092e2:	eb43 0901 	adc.w	r9, r3, r1
 80092e6:	f04f 0200 	mov.w	r2, #0
 80092ea:	f04f 0300 	mov.w	r3, #0
 80092ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80092f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80092f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80092fa:	4690      	mov	r8, r2
 80092fc:	4699      	mov	r9, r3
 80092fe:	4623      	mov	r3, r4
 8009300:	eb18 0303 	adds.w	r3, r8, r3
 8009304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009308:	462b      	mov	r3, r5
 800930a:	eb49 0303 	adc.w	r3, r9, r3
 800930e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800931e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009322:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009326:	460b      	mov	r3, r1
 8009328:	18db      	adds	r3, r3, r3
 800932a:	653b      	str	r3, [r7, #80]	@ 0x50
 800932c:	4613      	mov	r3, r2
 800932e:	eb42 0303 	adc.w	r3, r2, r3
 8009332:	657b      	str	r3, [r7, #84]	@ 0x54
 8009334:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009338:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800933c:	f7f7 fc44 	bl	8000bc8 <__aeabi_uldivmod>
 8009340:	4602      	mov	r2, r0
 8009342:	460b      	mov	r3, r1
 8009344:	4b61      	ldr	r3, [pc, #388]	@ (80094cc <UART_SetConfig+0x2d4>)
 8009346:	fba3 2302 	umull	r2, r3, r3, r2
 800934a:	095b      	lsrs	r3, r3, #5
 800934c:	011c      	lsls	r4, r3, #4
 800934e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009352:	2200      	movs	r2, #0
 8009354:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009358:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800935c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009360:	4642      	mov	r2, r8
 8009362:	464b      	mov	r3, r9
 8009364:	1891      	adds	r1, r2, r2
 8009366:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009368:	415b      	adcs	r3, r3
 800936a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800936c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009370:	4641      	mov	r1, r8
 8009372:	eb12 0a01 	adds.w	sl, r2, r1
 8009376:	4649      	mov	r1, r9
 8009378:	eb43 0b01 	adc.w	fp, r3, r1
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	f04f 0300 	mov.w	r3, #0
 8009384:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009388:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800938c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009390:	4692      	mov	sl, r2
 8009392:	469b      	mov	fp, r3
 8009394:	4643      	mov	r3, r8
 8009396:	eb1a 0303 	adds.w	r3, sl, r3
 800939a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800939e:	464b      	mov	r3, r9
 80093a0:	eb4b 0303 	adc.w	r3, fp, r3
 80093a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80093a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80093b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80093b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80093bc:	460b      	mov	r3, r1
 80093be:	18db      	adds	r3, r3, r3
 80093c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80093c2:	4613      	mov	r3, r2
 80093c4:	eb42 0303 	adc.w	r3, r2, r3
 80093c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80093ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80093ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80093d2:	f7f7 fbf9 	bl	8000bc8 <__aeabi_uldivmod>
 80093d6:	4602      	mov	r2, r0
 80093d8:	460b      	mov	r3, r1
 80093da:	4611      	mov	r1, r2
 80093dc:	4b3b      	ldr	r3, [pc, #236]	@ (80094cc <UART_SetConfig+0x2d4>)
 80093de:	fba3 2301 	umull	r2, r3, r3, r1
 80093e2:	095b      	lsrs	r3, r3, #5
 80093e4:	2264      	movs	r2, #100	@ 0x64
 80093e6:	fb02 f303 	mul.w	r3, r2, r3
 80093ea:	1acb      	subs	r3, r1, r3
 80093ec:	00db      	lsls	r3, r3, #3
 80093ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80093f2:	4b36      	ldr	r3, [pc, #216]	@ (80094cc <UART_SetConfig+0x2d4>)
 80093f4:	fba3 2302 	umull	r2, r3, r3, r2
 80093f8:	095b      	lsrs	r3, r3, #5
 80093fa:	005b      	lsls	r3, r3, #1
 80093fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009400:	441c      	add	r4, r3
 8009402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009406:	2200      	movs	r2, #0
 8009408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800940c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009410:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009414:	4642      	mov	r2, r8
 8009416:	464b      	mov	r3, r9
 8009418:	1891      	adds	r1, r2, r2
 800941a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800941c:	415b      	adcs	r3, r3
 800941e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009420:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009424:	4641      	mov	r1, r8
 8009426:	1851      	adds	r1, r2, r1
 8009428:	6339      	str	r1, [r7, #48]	@ 0x30
 800942a:	4649      	mov	r1, r9
 800942c:	414b      	adcs	r3, r1
 800942e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009430:	f04f 0200 	mov.w	r2, #0
 8009434:	f04f 0300 	mov.w	r3, #0
 8009438:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800943c:	4659      	mov	r1, fp
 800943e:	00cb      	lsls	r3, r1, #3
 8009440:	4651      	mov	r1, sl
 8009442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009446:	4651      	mov	r1, sl
 8009448:	00ca      	lsls	r2, r1, #3
 800944a:	4610      	mov	r0, r2
 800944c:	4619      	mov	r1, r3
 800944e:	4603      	mov	r3, r0
 8009450:	4642      	mov	r2, r8
 8009452:	189b      	adds	r3, r3, r2
 8009454:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009458:	464b      	mov	r3, r9
 800945a:	460a      	mov	r2, r1
 800945c:	eb42 0303 	adc.w	r3, r2, r3
 8009460:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009468:	685b      	ldr	r3, [r3, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009470:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009474:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009478:	460b      	mov	r3, r1
 800947a:	18db      	adds	r3, r3, r3
 800947c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800947e:	4613      	mov	r3, r2
 8009480:	eb42 0303 	adc.w	r3, r2, r3
 8009484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009486:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800948a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800948e:	f7f7 fb9b 	bl	8000bc8 <__aeabi_uldivmod>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	4b0d      	ldr	r3, [pc, #52]	@ (80094cc <UART_SetConfig+0x2d4>)
 8009498:	fba3 1302 	umull	r1, r3, r3, r2
 800949c:	095b      	lsrs	r3, r3, #5
 800949e:	2164      	movs	r1, #100	@ 0x64
 80094a0:	fb01 f303 	mul.w	r3, r1, r3
 80094a4:	1ad3      	subs	r3, r2, r3
 80094a6:	00db      	lsls	r3, r3, #3
 80094a8:	3332      	adds	r3, #50	@ 0x32
 80094aa:	4a08      	ldr	r2, [pc, #32]	@ (80094cc <UART_SetConfig+0x2d4>)
 80094ac:	fba2 2303 	umull	r2, r3, r2, r3
 80094b0:	095b      	lsrs	r3, r3, #5
 80094b2:	f003 0207 	and.w	r2, r3, #7
 80094b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4422      	add	r2, r4
 80094be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80094c0:	e106      	b.n	80096d0 <UART_SetConfig+0x4d8>
 80094c2:	bf00      	nop
 80094c4:	40011000 	.word	0x40011000
 80094c8:	40011400 	.word	0x40011400
 80094cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80094d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80094da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80094de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80094e2:	4642      	mov	r2, r8
 80094e4:	464b      	mov	r3, r9
 80094e6:	1891      	adds	r1, r2, r2
 80094e8:	6239      	str	r1, [r7, #32]
 80094ea:	415b      	adcs	r3, r3
 80094ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80094ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80094f2:	4641      	mov	r1, r8
 80094f4:	1854      	adds	r4, r2, r1
 80094f6:	4649      	mov	r1, r9
 80094f8:	eb43 0501 	adc.w	r5, r3, r1
 80094fc:	f04f 0200 	mov.w	r2, #0
 8009500:	f04f 0300 	mov.w	r3, #0
 8009504:	00eb      	lsls	r3, r5, #3
 8009506:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800950a:	00e2      	lsls	r2, r4, #3
 800950c:	4614      	mov	r4, r2
 800950e:	461d      	mov	r5, r3
 8009510:	4643      	mov	r3, r8
 8009512:	18e3      	adds	r3, r4, r3
 8009514:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009518:	464b      	mov	r3, r9
 800951a:	eb45 0303 	adc.w	r3, r5, r3
 800951e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800952e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009532:	f04f 0200 	mov.w	r2, #0
 8009536:	f04f 0300 	mov.w	r3, #0
 800953a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800953e:	4629      	mov	r1, r5
 8009540:	008b      	lsls	r3, r1, #2
 8009542:	4621      	mov	r1, r4
 8009544:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009548:	4621      	mov	r1, r4
 800954a:	008a      	lsls	r2, r1, #2
 800954c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009550:	f7f7 fb3a 	bl	8000bc8 <__aeabi_uldivmod>
 8009554:	4602      	mov	r2, r0
 8009556:	460b      	mov	r3, r1
 8009558:	4b60      	ldr	r3, [pc, #384]	@ (80096dc <UART_SetConfig+0x4e4>)
 800955a:	fba3 2302 	umull	r2, r3, r3, r2
 800955e:	095b      	lsrs	r3, r3, #5
 8009560:	011c      	lsls	r4, r3, #4
 8009562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009566:	2200      	movs	r2, #0
 8009568:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800956c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009570:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009574:	4642      	mov	r2, r8
 8009576:	464b      	mov	r3, r9
 8009578:	1891      	adds	r1, r2, r2
 800957a:	61b9      	str	r1, [r7, #24]
 800957c:	415b      	adcs	r3, r3
 800957e:	61fb      	str	r3, [r7, #28]
 8009580:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009584:	4641      	mov	r1, r8
 8009586:	1851      	adds	r1, r2, r1
 8009588:	6139      	str	r1, [r7, #16]
 800958a:	4649      	mov	r1, r9
 800958c:	414b      	adcs	r3, r1
 800958e:	617b      	str	r3, [r7, #20]
 8009590:	f04f 0200 	mov.w	r2, #0
 8009594:	f04f 0300 	mov.w	r3, #0
 8009598:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800959c:	4659      	mov	r1, fp
 800959e:	00cb      	lsls	r3, r1, #3
 80095a0:	4651      	mov	r1, sl
 80095a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095a6:	4651      	mov	r1, sl
 80095a8:	00ca      	lsls	r2, r1, #3
 80095aa:	4610      	mov	r0, r2
 80095ac:	4619      	mov	r1, r3
 80095ae:	4603      	mov	r3, r0
 80095b0:	4642      	mov	r2, r8
 80095b2:	189b      	adds	r3, r3, r2
 80095b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095b8:	464b      	mov	r3, r9
 80095ba:	460a      	mov	r2, r1
 80095bc:	eb42 0303 	adc.w	r3, r2, r3
 80095c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80095ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80095d0:	f04f 0200 	mov.w	r2, #0
 80095d4:	f04f 0300 	mov.w	r3, #0
 80095d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80095dc:	4649      	mov	r1, r9
 80095de:	008b      	lsls	r3, r1, #2
 80095e0:	4641      	mov	r1, r8
 80095e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095e6:	4641      	mov	r1, r8
 80095e8:	008a      	lsls	r2, r1, #2
 80095ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80095ee:	f7f7 faeb 	bl	8000bc8 <__aeabi_uldivmod>
 80095f2:	4602      	mov	r2, r0
 80095f4:	460b      	mov	r3, r1
 80095f6:	4611      	mov	r1, r2
 80095f8:	4b38      	ldr	r3, [pc, #224]	@ (80096dc <UART_SetConfig+0x4e4>)
 80095fa:	fba3 2301 	umull	r2, r3, r3, r1
 80095fe:	095b      	lsrs	r3, r3, #5
 8009600:	2264      	movs	r2, #100	@ 0x64
 8009602:	fb02 f303 	mul.w	r3, r2, r3
 8009606:	1acb      	subs	r3, r1, r3
 8009608:	011b      	lsls	r3, r3, #4
 800960a:	3332      	adds	r3, #50	@ 0x32
 800960c:	4a33      	ldr	r2, [pc, #204]	@ (80096dc <UART_SetConfig+0x4e4>)
 800960e:	fba2 2303 	umull	r2, r3, r2, r3
 8009612:	095b      	lsrs	r3, r3, #5
 8009614:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009618:	441c      	add	r4, r3
 800961a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800961e:	2200      	movs	r2, #0
 8009620:	673b      	str	r3, [r7, #112]	@ 0x70
 8009622:	677a      	str	r2, [r7, #116]	@ 0x74
 8009624:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009628:	4642      	mov	r2, r8
 800962a:	464b      	mov	r3, r9
 800962c:	1891      	adds	r1, r2, r2
 800962e:	60b9      	str	r1, [r7, #8]
 8009630:	415b      	adcs	r3, r3
 8009632:	60fb      	str	r3, [r7, #12]
 8009634:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009638:	4641      	mov	r1, r8
 800963a:	1851      	adds	r1, r2, r1
 800963c:	6039      	str	r1, [r7, #0]
 800963e:	4649      	mov	r1, r9
 8009640:	414b      	adcs	r3, r1
 8009642:	607b      	str	r3, [r7, #4]
 8009644:	f04f 0200 	mov.w	r2, #0
 8009648:	f04f 0300 	mov.w	r3, #0
 800964c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009650:	4659      	mov	r1, fp
 8009652:	00cb      	lsls	r3, r1, #3
 8009654:	4651      	mov	r1, sl
 8009656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800965a:	4651      	mov	r1, sl
 800965c:	00ca      	lsls	r2, r1, #3
 800965e:	4610      	mov	r0, r2
 8009660:	4619      	mov	r1, r3
 8009662:	4603      	mov	r3, r0
 8009664:	4642      	mov	r2, r8
 8009666:	189b      	adds	r3, r3, r2
 8009668:	66bb      	str	r3, [r7, #104]	@ 0x68
 800966a:	464b      	mov	r3, r9
 800966c:	460a      	mov	r2, r1
 800966e:	eb42 0303 	adc.w	r3, r2, r3
 8009672:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	663b      	str	r3, [r7, #96]	@ 0x60
 800967e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009680:	f04f 0200 	mov.w	r2, #0
 8009684:	f04f 0300 	mov.w	r3, #0
 8009688:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800968c:	4649      	mov	r1, r9
 800968e:	008b      	lsls	r3, r1, #2
 8009690:	4641      	mov	r1, r8
 8009692:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009696:	4641      	mov	r1, r8
 8009698:	008a      	lsls	r2, r1, #2
 800969a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800969e:	f7f7 fa93 	bl	8000bc8 <__aeabi_uldivmod>
 80096a2:	4602      	mov	r2, r0
 80096a4:	460b      	mov	r3, r1
 80096a6:	4b0d      	ldr	r3, [pc, #52]	@ (80096dc <UART_SetConfig+0x4e4>)
 80096a8:	fba3 1302 	umull	r1, r3, r3, r2
 80096ac:	095b      	lsrs	r3, r3, #5
 80096ae:	2164      	movs	r1, #100	@ 0x64
 80096b0:	fb01 f303 	mul.w	r3, r1, r3
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	011b      	lsls	r3, r3, #4
 80096b8:	3332      	adds	r3, #50	@ 0x32
 80096ba:	4a08      	ldr	r2, [pc, #32]	@ (80096dc <UART_SetConfig+0x4e4>)
 80096bc:	fba2 2303 	umull	r2, r3, r2, r3
 80096c0:	095b      	lsrs	r3, r3, #5
 80096c2:	f003 020f 	and.w	r2, r3, #15
 80096c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4422      	add	r2, r4
 80096ce:	609a      	str	r2, [r3, #8]
}
 80096d0:	bf00      	nop
 80096d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80096d6:	46bd      	mov	sp, r7
 80096d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096dc:	51eb851f 	.word	0x51eb851f

080096e0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d123      	bne.n	800973a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80096fa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80096fe:	683a      	ldr	r2, [r7, #0]
 8009700:	6851      	ldr	r1, [r2, #4]
 8009702:	683a      	ldr	r2, [r7, #0]
 8009704:	6892      	ldr	r2, [r2, #8]
 8009706:	4311      	orrs	r1, r2
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	68d2      	ldr	r2, [r2, #12]
 800970c:	4311      	orrs	r1, r2
 800970e:	683a      	ldr	r2, [r7, #0]
 8009710:	6912      	ldr	r2, [r2, #16]
 8009712:	4311      	orrs	r1, r2
 8009714:	683a      	ldr	r2, [r7, #0]
 8009716:	6952      	ldr	r2, [r2, #20]
 8009718:	4311      	orrs	r1, r2
 800971a:	683a      	ldr	r2, [r7, #0]
 800971c:	6992      	ldr	r2, [r2, #24]
 800971e:	4311      	orrs	r1, r2
 8009720:	683a      	ldr	r2, [r7, #0]
 8009722:	69d2      	ldr	r2, [r2, #28]
 8009724:	4311      	orrs	r1, r2
 8009726:	683a      	ldr	r2, [r7, #0]
 8009728:	6a12      	ldr	r2, [r2, #32]
 800972a:	4311      	orrs	r1, r2
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009730:	430a      	orrs	r2, r1
 8009732:	431a      	orrs	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	601a      	str	r2, [r3, #0]
 8009738:	e028      	b.n	800978c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	69d9      	ldr	r1, [r3, #28]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	6a1b      	ldr	r3, [r3, #32]
 800974a:	4319      	orrs	r1, r3
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009750:	430b      	orrs	r3, r1
 8009752:	431a      	orrs	r2, r3
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009760:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009764:	683a      	ldr	r2, [r7, #0]
 8009766:	6851      	ldr	r1, [r2, #4]
 8009768:	683a      	ldr	r2, [r7, #0]
 800976a:	6892      	ldr	r2, [r2, #8]
 800976c:	4311      	orrs	r1, r2
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	68d2      	ldr	r2, [r2, #12]
 8009772:	4311      	orrs	r1, r2
 8009774:	683a      	ldr	r2, [r7, #0]
 8009776:	6912      	ldr	r2, [r2, #16]
 8009778:	4311      	orrs	r1, r2
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	6952      	ldr	r2, [r2, #20]
 800977e:	4311      	orrs	r1, r2
 8009780:	683a      	ldr	r2, [r7, #0]
 8009782:	6992      	ldr	r2, [r2, #24]
 8009784:	430a      	orrs	r2, r1
 8009786:	431a      	orrs	r2, r3
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	370c      	adds	r7, #12
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr

0800979a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800979a:	b480      	push	{r7}
 800979c:	b085      	sub	sp, #20
 800979e:	af00      	add	r7, sp, #0
 80097a0:	60f8      	str	r0, [r7, #12]
 80097a2:	60b9      	str	r1, [r7, #8]
 80097a4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d128      	bne.n	80097fe <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	1e59      	subs	r1, r3, #1
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	3b01      	subs	r3, #1
 80097c0:	011b      	lsls	r3, r3, #4
 80097c2:	4319      	orrs	r1, r3
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	021b      	lsls	r3, r3, #8
 80097cc:	4319      	orrs	r1, r3
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	3b01      	subs	r3, #1
 80097d4:	031b      	lsls	r3, r3, #12
 80097d6:	4319      	orrs	r1, r3
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	3b01      	subs	r3, #1
 80097de:	041b      	lsls	r3, r3, #16
 80097e0:	4319      	orrs	r1, r3
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	695b      	ldr	r3, [r3, #20]
 80097e6:	3b01      	subs	r3, #1
 80097e8:	051b      	lsls	r3, r3, #20
 80097ea:	4319      	orrs	r1, r3
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	699b      	ldr	r3, [r3, #24]
 80097f0:	3b01      	subs	r3, #1
 80097f2:	061b      	lsls	r3, r3, #24
 80097f4:	430b      	orrs	r3, r1
 80097f6:	431a      	orrs	r2, r3
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	609a      	str	r2, [r3, #8]
 80097fc:	e02f      	b.n	800985e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009806:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	68d2      	ldr	r2, [r2, #12]
 800980e:	3a01      	subs	r2, #1
 8009810:	0311      	lsls	r1, r2, #12
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	6952      	ldr	r2, [r2, #20]
 8009816:	3a01      	subs	r2, #1
 8009818:	0512      	lsls	r2, r2, #20
 800981a:	430a      	orrs	r2, r1
 800981c:	431a      	orrs	r2, r3
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	1e59      	subs	r1, r3, #1
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	3b01      	subs	r3, #1
 8009836:	011b      	lsls	r3, r3, #4
 8009838:	4319      	orrs	r1, r3
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	3b01      	subs	r3, #1
 8009840:	021b      	lsls	r3, r3, #8
 8009842:	4319      	orrs	r1, r3
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	691b      	ldr	r3, [r3, #16]
 8009848:	3b01      	subs	r3, #1
 800984a:	041b      	lsls	r3, r3, #16
 800984c:	4319      	orrs	r1, r3
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	699b      	ldr	r3, [r3, #24]
 8009852:	3b01      	subs	r3, #1
 8009854:	061b      	lsls	r3, r3, #24
 8009856:	430b      	orrs	r3, r1
 8009858:	431a      	orrs	r2, r3
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800985e:	2300      	movs	r3, #0
}
 8009860:	4618      	mov	r0, r3
 8009862:	3714      	adds	r7, #20
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	f043 0201 	orr.w	r2, r3, #1
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	370c      	adds	r7, #12
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr

0800988e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800988e:	b480      	push	{r7}
 8009890:	b083      	sub	sp, #12
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	689b      	ldr	r3, [r3, #8]
 800989a:	f023 0201 	bic.w	r2, r3, #1
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	370c      	adds	r7, #12
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b085      	sub	sp, #20
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
 80098b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80098ba:	2300      	movs	r3, #0
 80098bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3301      	adds	r3, #1
 80098c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098ca:	d901      	bls.n	80098d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80098cc:	2303      	movs	r3, #3
 80098ce:	e01b      	b.n	8009908 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	691b      	ldr	r3, [r3, #16]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	daf2      	bge.n	80098be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80098d8:	2300      	movs	r3, #0
 80098da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	019b      	lsls	r3, r3, #6
 80098e0:	f043 0220 	orr.w	r2, r3, #32
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	3301      	adds	r3, #1
 80098ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098f4:	d901      	bls.n	80098fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e006      	b.n	8009908 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	691b      	ldr	r3, [r3, #16]
 80098fe:	f003 0320 	and.w	r3, r3, #32
 8009902:	2b20      	cmp	r3, #32
 8009904:	d0f0      	beq.n	80098e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3714      	adds	r7, #20
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800991c:	2300      	movs	r3, #0
 800991e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	3301      	adds	r3, #1
 8009924:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800992c:	d901      	bls.n	8009932 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800992e:	2303      	movs	r3, #3
 8009930:	e018      	b.n	8009964 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	691b      	ldr	r3, [r3, #16]
 8009936:	2b00      	cmp	r3, #0
 8009938:	daf2      	bge.n	8009920 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2210      	movs	r2, #16
 8009942:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	3301      	adds	r3, #1
 8009948:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009950:	d901      	bls.n	8009956 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009952:	2303      	movs	r3, #3
 8009954:	e006      	b.n	8009964 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	f003 0310 	and.w	r3, r3, #16
 800995e:	2b10      	cmp	r3, #16
 8009960:	d0f0      	beq.n	8009944 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3714      	adds	r7, #20
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr

08009970 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009970:	b480      	push	{r7}
 8009972:	b08b      	sub	sp, #44	@ 0x2c
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	4613      	mov	r3, r2
 800997c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009986:	88fb      	ldrh	r3, [r7, #6]
 8009988:	089b      	lsrs	r3, r3, #2
 800998a:	b29b      	uxth	r3, r3
 800998c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800998e:	88fb      	ldrh	r3, [r7, #6]
 8009990:	f003 0303 	and.w	r3, r3, #3
 8009994:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009996:	2300      	movs	r3, #0
 8009998:	623b      	str	r3, [r7, #32]
 800999a:	e014      	b.n	80099c6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a6:	601a      	str	r2, [r3, #0]
    pDest++;
 80099a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099aa:	3301      	adds	r3, #1
 80099ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b0:	3301      	adds	r3, #1
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b6:	3301      	adds	r3, #1
 80099b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099bc:	3301      	adds	r3, #1
 80099be:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	3301      	adds	r3, #1
 80099c4:	623b      	str	r3, [r7, #32]
 80099c6:	6a3a      	ldr	r2, [r7, #32]
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d3e6      	bcc.n	800999c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80099ce:	8bfb      	ldrh	r3, [r7, #30]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d01e      	beq.n	8009a12 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80099d4:	2300      	movs	r3, #0
 80099d6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80099d8:	69bb      	ldr	r3, [r7, #24]
 80099da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099de:	461a      	mov	r2, r3
 80099e0:	f107 0310 	add.w	r3, r7, #16
 80099e4:	6812      	ldr	r2, [r2, #0]
 80099e6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80099e8:	693a      	ldr	r2, [r7, #16]
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	00db      	lsls	r3, r3, #3
 80099f0:	fa22 f303 	lsr.w	r3, r2, r3
 80099f4:	b2da      	uxtb	r2, r3
 80099f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f8:	701a      	strb	r2, [r3, #0]
      i++;
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	3301      	adds	r3, #1
 80099fe:	623b      	str	r3, [r7, #32]
      pDest++;
 8009a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a02:	3301      	adds	r3, #1
 8009a04:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009a06:	8bfb      	ldrh	r3, [r7, #30]
 8009a08:	3b01      	subs	r3, #1
 8009a0a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009a0c:	8bfb      	ldrh	r3, [r7, #30]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1ea      	bne.n	80099e8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	372c      	adds	r7, #44	@ 0x2c
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	695b      	ldr	r3, [r3, #20]
 8009a2c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	699b      	ldr	r3, [r3, #24]
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	4013      	ands	r3, r2
 8009a36:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009a38:	68fb      	ldr	r3, [r7, #12]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3714      	adds	r7, #20
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009a46:	b480      	push	{r7}
 8009a48:	b085      	sub	sp, #20
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	460b      	mov	r3, r1
 8009a50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009a56:	78fb      	ldrb	r3, [r7, #3]
 8009a58:	015a      	lsls	r2, r3, #5
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	4413      	add	r3, r2
 8009a5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009a66:	78fb      	ldrb	r3, [r7, #3]
 8009a68:	015a      	lsls	r2, r3, #5
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	68ba      	ldr	r2, [r7, #8]
 8009a76:	4013      	ands	r3, r2
 8009a78:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3714      	adds	r7, #20
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr

08009a88 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b083      	sub	sp, #12
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	695b      	ldr	r3, [r3, #20]
 8009a94:	f003 0301 	and.w	r3, r3, #1
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	460b      	mov	r3, r1
 8009aae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009ac2:	f023 0303 	bic.w	r3, r3, #3
 8009ac6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	78fb      	ldrb	r3, [r7, #3]
 8009ad2:	f003 0303 	and.w	r3, r3, #3
 8009ad6:	68f9      	ldr	r1, [r7, #12]
 8009ad8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009adc:	4313      	orrs	r3, r2
 8009ade:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009ae0:	78fb      	ldrb	r3, [r7, #3]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d107      	bne.n	8009af6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009aec:	461a      	mov	r2, r3
 8009aee:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009af2:	6053      	str	r3, [r2, #4]
 8009af4:	e00c      	b.n	8009b10 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8009af6:	78fb      	ldrb	r3, [r7, #3]
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	d107      	bne.n	8009b0c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b02:	461a      	mov	r2, r3
 8009b04:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009b08:	6053      	str	r3, [r2, #4]
 8009b0a:	e001      	b.n	8009b10 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e000      	b.n	8009b12 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3714      	adds	r7, #20
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr

08009b1e <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b1e:	b480      	push	{r7}
 8009b20:	b085      	sub	sp, #20
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b30:	695b      	ldr	r3, [r3, #20]
 8009b32:	b29b      	uxth	r3, r3
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3714      	adds	r7, #20
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b089      	sub	sp, #36	@ 0x24
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009b50:	78fb      	ldrb	r3, [r7, #3]
 8009b52:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009b54:	2300      	movs	r3, #0
 8009b56:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	015a      	lsls	r2, r3, #5
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	4413      	add	r3, r2
 8009b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	0c9b      	lsrs	r3, r3, #18
 8009b68:	f003 0303 	and.w	r3, r3, #3
 8009b6c:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	015a      	lsls	r2, r3, #5
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	4413      	add	r3, r2
 8009b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	0fdb      	lsrs	r3, r3, #31
 8009b7e:	f003 0301 	and.w	r3, r3, #1
 8009b82:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	015a      	lsls	r2, r3, #5
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	4413      	add	r3, r2
 8009b8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b90:	685b      	ldr	r3, [r3, #4]
 8009b92:	0fdb      	lsrs	r3, r3, #31
 8009b94:	f003 0301 	and.w	r3, r3, #1
 8009b98:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	f003 0320 	and.w	r3, r3, #32
 8009ba2:	2b20      	cmp	r3, #32
 8009ba4:	d10d      	bne.n	8009bc2 <USB_HC_Halt+0x82>
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d10a      	bne.n	8009bc2 <USB_HC_Halt+0x82>
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d005      	beq.n	8009bbe <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d002      	beq.n	8009bbe <USB_HC_Halt+0x7e>
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	2b03      	cmp	r3, #3
 8009bbc:	d101      	bne.n	8009bc2 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	e0d8      	b.n	8009d74 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d002      	beq.n	8009bce <USB_HC_Halt+0x8e>
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d173      	bne.n	8009cb6 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009bce:	69bb      	ldr	r3, [r7, #24]
 8009bd0:	015a      	lsls	r2, r3, #5
 8009bd2:	69fb      	ldr	r3, [r7, #28]
 8009bd4:	4413      	add	r3, r2
 8009bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	69ba      	ldr	r2, [r7, #24]
 8009bde:	0151      	lsls	r1, r2, #5
 8009be0:	69fa      	ldr	r2, [r7, #28]
 8009be2:	440a      	add	r2, r1
 8009be4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009be8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009bec:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	f003 0320 	and.w	r3, r3, #32
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d14a      	bne.n	8009c90 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d133      	bne.n	8009c6e <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009c06:	69bb      	ldr	r3, [r7, #24]
 8009c08:	015a      	lsls	r2, r3, #5
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	4413      	add	r3, r2
 8009c0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	69ba      	ldr	r2, [r7, #24]
 8009c16:	0151      	lsls	r1, r2, #5
 8009c18:	69fa      	ldr	r2, [r7, #28]
 8009c1a:	440a      	add	r2, r1
 8009c1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009c24:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009c26:	69bb      	ldr	r3, [r7, #24]
 8009c28:	015a      	lsls	r2, r3, #5
 8009c2a:	69fb      	ldr	r3, [r7, #28]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	69ba      	ldr	r2, [r7, #24]
 8009c36:	0151      	lsls	r1, r2, #5
 8009c38:	69fa      	ldr	r2, [r7, #28]
 8009c3a:	440a      	add	r2, r1
 8009c3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009c44:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009c52:	d82e      	bhi.n	8009cb2 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009c54:	69bb      	ldr	r3, [r7, #24]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	69fb      	ldr	r3, [r7, #28]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c6a:	d0ec      	beq.n	8009c46 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009c6c:	e081      	b.n	8009d72 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	015a      	lsls	r2, r3, #5
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	4413      	add	r3, r2
 8009c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	69ba      	ldr	r2, [r7, #24]
 8009c7e:	0151      	lsls	r1, r2, #5
 8009c80:	69fa      	ldr	r2, [r7, #28]
 8009c82:	440a      	add	r2, r1
 8009c84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009c8c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009c8e:	e070      	b.n	8009d72 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009c90:	69bb      	ldr	r3, [r7, #24]
 8009c92:	015a      	lsls	r2, r3, #5
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	4413      	add	r3, r2
 8009c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	69ba      	ldr	r2, [r7, #24]
 8009ca0:	0151      	lsls	r1, r2, #5
 8009ca2:	69fa      	ldr	r2, [r7, #28]
 8009ca4:	440a      	add	r2, r1
 8009ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009caa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009cae:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009cb0:	e05f      	b.n	8009d72 <USB_HC_Halt+0x232>
            break;
 8009cb2:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009cb4:	e05d      	b.n	8009d72 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009cb6:	69bb      	ldr	r3, [r7, #24]
 8009cb8:	015a      	lsls	r2, r3, #5
 8009cba:	69fb      	ldr	r3, [r7, #28]
 8009cbc:	4413      	add	r3, r2
 8009cbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	69ba      	ldr	r2, [r7, #24]
 8009cc6:	0151      	lsls	r1, r2, #5
 8009cc8:	69fa      	ldr	r2, [r7, #28]
 8009cca:	440a      	add	r2, r1
 8009ccc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009cd0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009cd4:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009cd6:	69fb      	ldr	r3, [r7, #28]
 8009cd8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d133      	bne.n	8009d4e <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	015a      	lsls	r2, r3, #5
 8009cea:	69fb      	ldr	r3, [r7, #28]
 8009cec:	4413      	add	r3, r2
 8009cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	69ba      	ldr	r2, [r7, #24]
 8009cf6:	0151      	lsls	r1, r2, #5
 8009cf8:	69fa      	ldr	r2, [r7, #28]
 8009cfa:	440a      	add	r2, r1
 8009cfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d04:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009d06:	69bb      	ldr	r3, [r7, #24]
 8009d08:	015a      	lsls	r2, r3, #5
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	4413      	add	r3, r2
 8009d0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	69ba      	ldr	r2, [r7, #24]
 8009d16:	0151      	lsls	r1, r2, #5
 8009d18:	69fa      	ldr	r2, [r7, #28]
 8009d1a:	440a      	add	r2, r1
 8009d1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009d24:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009d32:	d81d      	bhi.n	8009d70 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	015a      	lsls	r2, r3, #5
 8009d38:	69fb      	ldr	r3, [r7, #28]
 8009d3a:	4413      	add	r3, r2
 8009d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d4a:	d0ec      	beq.n	8009d26 <USB_HC_Halt+0x1e6>
 8009d4c:	e011      	b.n	8009d72 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	015a      	lsls	r2, r3, #5
 8009d52:	69fb      	ldr	r3, [r7, #28]
 8009d54:	4413      	add	r3, r2
 8009d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	69ba      	ldr	r2, [r7, #24]
 8009d5e:	0151      	lsls	r1, r2, #5
 8009d60:	69fa      	ldr	r2, [r7, #28]
 8009d62:	440a      	add	r2, r1
 8009d64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009d6c:	6013      	str	r3, [r2, #0]
 8009d6e:	e000      	b.n	8009d72 <USB_HC_Halt+0x232>
          break;
 8009d70:	bf00      	nop
    }
  }

  return HAL_OK;
 8009d72:	2300      	movs	r3, #0
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3724      	adds	r7, #36	@ 0x24
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b088      	sub	sp, #32
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009d90:	2300      	movs	r3, #0
 8009d92:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f7ff fd7a 	bl	800988e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009d9a:	2110      	movs	r1, #16
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f7ff fd87 	bl	80098b0 <USB_FlushTxFifo>
 8009da2:	4603      	mov	r3, r0
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d001      	beq.n	8009dac <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f7ff fdb1 	bl	8009914 <USB_FlushRxFifo>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d001      	beq.n	8009dbc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	61bb      	str	r3, [r7, #24]
 8009dc0:	e01f      	b.n	8009e02 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009dc2:	69bb      	ldr	r3, [r7, #24]
 8009dc4:	015a      	lsls	r2, r3, #5
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	4413      	add	r3, r2
 8009dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009dd8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009de0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009de8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	015a      	lsls	r2, r3, #5
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	4413      	add	r3, r2
 8009df2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009df6:	461a      	mov	r2, r3
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	61bb      	str	r3, [r7, #24]
 8009e02:	69bb      	ldr	r3, [r7, #24]
 8009e04:	2b0f      	cmp	r3, #15
 8009e06:	d9dc      	bls.n	8009dc2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009e08:	2300      	movs	r3, #0
 8009e0a:	61bb      	str	r3, [r7, #24]
 8009e0c:	e034      	b.n	8009e78 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	015a      	lsls	r2, r3, #5
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	4413      	add	r3, r2
 8009e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e24:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009e2c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e34:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	015a      	lsls	r2, r3, #5
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	4413      	add	r3, r2
 8009e3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e42:	461a      	mov	r2, r3
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009e54:	d80c      	bhi.n	8009e70 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	015a      	lsls	r2, r3, #5
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	4413      	add	r3, r2
 8009e5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e6c:	d0ec      	beq.n	8009e48 <USB_StopHost+0xc8>
 8009e6e:	e000      	b.n	8009e72 <USB_StopHost+0xf2>
        break;
 8009e70:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	3301      	adds	r3, #1
 8009e76:	61bb      	str	r3, [r7, #24]
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	2b0f      	cmp	r3, #15
 8009e7c:	d9c7      	bls.n	8009e0e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e84:	461a      	mov	r2, r3
 8009e86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009e8a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e92:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f7ff fce9 	bl	800986c <USB_EnableGlobalInt>

  return ret;
 8009e9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3720      	adds	r7, #32
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f804 	bl	8009ec8 <USBH_HandleSof>
}
 8009ec0:	bf00      	nop
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	2b0b      	cmp	r3, #11
 8009ed8:	d10a      	bne.n	8009ef0 <USBH_HandleSof+0x28>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d005      	beq.n	8009ef0 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009eea:	699b      	ldr	r3, [r3, #24]
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	4798      	blx	r3
  }
}
 8009ef0:	bf00      	nop
 8009ef2:	3708      	adds	r7, #8
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	4619      	mov	r1, r3
 8009f20:	f000 f8ae 	bl	800a080 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8009f24:	bf00      	nop
}
 8009f26:	3708      	adds	r7, #8
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}

08009f2c <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2200      	movs	r2, #0
 8009f38:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8009f3c:	bf00      	nop
}
 8009f3e:	370c      	adds	r7, #12
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	4619      	mov	r1, r3
 8009f80:	f000 f87e 	bl	800a080 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3708      	adds	r7, #8
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b082      	sub	sp, #8
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f001 f906 	bl	800b1c0 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	791b      	ldrb	r3, [r3, #4]
 8009fb8:	4619      	mov	r1, r3
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f830 	bl	800a020 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	795b      	ldrb	r3, [r3, #5]
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 f82a 	bl	800a020 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	f000 f84c 	bl	800a080 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3708      	adds	r7, #8
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b082      	sub	sp, #8
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a00e:	2200      	movs	r2, #0
 800a010:	4619      	mov	r1, r3
 800a012:	f000 f835 	bl	800a080 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 800a016:	2300      	movs	r3, #0
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3708      	adds	r7, #8
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a020:	b480      	push	{r7}
 800a022:	b083      	sub	sp, #12
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	460b      	mov	r3, r1
 800a02a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a02c:	78fb      	ldrb	r3, [r7, #3]
 800a02e:	2b0f      	cmp	r3, #15
 800a030:	d80d      	bhi.n	800a04e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a032:	78fb      	ldrb	r3, [r7, #3]
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	33e0      	adds	r3, #224	@ 0xe0
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	4413      	add	r3, r2
 800a03c:	685a      	ldr	r2, [r3, #4]
 800a03e:	78fb      	ldrb	r3, [r7, #3]
 800a040:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a044:	6879      	ldr	r1, [r7, #4]
 800a046:	33e0      	adds	r3, #224	@ 0xe0
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	440b      	add	r3, r1
 800a04c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a04e:	2300      	movs	r3, #0
}
 800a050:	4618      	mov	r0, r3
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a062:	f3ef 8305 	mrs	r3, IPSR
 800a066:	607b      	str	r3, [r7, #4]
  return(result);
 800a068:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	bf14      	ite	ne
 800a06e:	2301      	movne	r3, #1
 800a070:	2300      	moveq	r3, #0
 800a072:	b2db      	uxtb	r3, r3
}
 800a074:	4618      	mov	r0, r3
 800a076:	370c      	adds	r7, #12
 800a078:	46bd      	mov	sp, r7
 800a07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07e:	4770      	bx	lr

0800a080 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af00      	add	r7, sp, #0
 800a086:	60f8      	str	r0, [r7, #12]
 800a088:	60b9      	str	r1, [r7, #8]
 800a08a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a08c:	2300      	movs	r3, #0
 800a08e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <osMessagePut+0x1e>
    ticks = 1;
 800a09a:	2301      	movs	r3, #1
 800a09c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a09e:	f7ff ffdd 	bl	800a05c <inHandlerMode>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d018      	beq.n	800a0da <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a0a8:	f107 0210 	add.w	r2, r7, #16
 800a0ac:	f107 0108 	add.w	r1, r7, #8
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	68f8      	ldr	r0, [r7, #12]
 800a0b4:	f000 f9ae 	bl	800a414 <xQueueGenericSendFromISR>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d001      	beq.n	800a0c2 <osMessagePut+0x42>
      return osErrorOS;
 800a0be:	23ff      	movs	r3, #255	@ 0xff
 800a0c0:	e018      	b.n	800a0f4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a0c2:	693b      	ldr	r3, [r7, #16]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d014      	beq.n	800a0f2 <osMessagePut+0x72>
 800a0c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a0fc <osMessagePut+0x7c>)
 800a0ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0ce:	601a      	str	r2, [r3, #0]
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	e00b      	b.n	800a0f2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a0da:	f107 0108 	add.w	r1, r7, #8
 800a0de:	2300      	movs	r3, #0
 800a0e0:	697a      	ldr	r2, [r7, #20]
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	f000 f894 	bl	800a210 <xQueueGenericSend>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d001      	beq.n	800a0f2 <osMessagePut+0x72>
      return osErrorOS;
 800a0ee:	23ff      	movs	r3, #255	@ 0xff
 800a0f0:	e000      	b.n	800a0f4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3718      	adds	r7, #24
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	e000ed04 	.word	0xe000ed04

0800a100 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a100:	b480      	push	{r7}
 800a102:	b085      	sub	sp, #20
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	68fa      	ldr	r2, [r7, #12]
 800a114:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	689a      	ldr	r2, [r3, #8]
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	683a      	ldr	r2, [r7, #0]
 800a124:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	683a      	ldr	r2, [r7, #0]
 800a12a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	1c5a      	adds	r2, r3, #1
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	601a      	str	r2, [r3, #0]
}
 800a13c:	bf00      	nop
 800a13e:	3714      	adds	r7, #20
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a15e:	d103      	bne.n	800a168 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	691b      	ldr	r3, [r3, #16]
 800a164:	60fb      	str	r3, [r7, #12]
 800a166:	e00c      	b.n	800a182 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	3308      	adds	r3, #8
 800a16c:	60fb      	str	r3, [r7, #12]
 800a16e:	e002      	b.n	800a176 <vListInsert+0x2e>
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	60fb      	str	r3, [r7, #12]
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d2f6      	bcs.n	800a170 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	683a      	ldr	r2, [r7, #0]
 800a190:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	68fa      	ldr	r2, [r7, #12]
 800a196:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	683a      	ldr	r2, [r7, #0]
 800a19c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	687a      	ldr	r2, [r7, #4]
 800a1a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	1c5a      	adds	r2, r3, #1
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	601a      	str	r2, [r3, #0]
}
 800a1ae:	bf00      	nop
 800a1b0:	3714      	adds	r7, #20
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr

0800a1ba <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a1ba:	b480      	push	{r7}
 800a1bc:	b085      	sub	sp, #20
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	687a      	ldr	r2, [r7, #4]
 800a1ce:	6892      	ldr	r2, [r2, #8]
 800a1d0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	6852      	ldr	r2, [r2, #4]
 800a1da:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	685b      	ldr	r3, [r3, #4]
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d103      	bne.n	800a1ee <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	689a      	ldr	r2, [r3, #8]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	1e5a      	subs	r2, r3, #1
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
}
 800a202:	4618      	mov	r0, r3
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr
	...

0800a210 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b08e      	sub	sp, #56	@ 0x38
 800a214:	af00      	add	r7, sp, #0
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
 800a21c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a21e:	2300      	movs	r3, #0
 800a220:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d10b      	bne.n	800a244 <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a22c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a230:	f383 8811 	msr	BASEPRI, r3
 800a234:	f3bf 8f6f 	isb	sy
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a23e:	bf00      	nop
 800a240:	bf00      	nop
 800a242:	e7fd      	b.n	800a240 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d103      	bne.n	800a252 <xQueueGenericSend+0x42>
 800a24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a24c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d101      	bne.n	800a256 <xQueueGenericSend+0x46>
 800a252:	2301      	movs	r3, #1
 800a254:	e000      	b.n	800a258 <xQueueGenericSend+0x48>
 800a256:	2300      	movs	r3, #0
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d10b      	bne.n	800a274 <xQueueGenericSend+0x64>
	__asm volatile
 800a25c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a260:	f383 8811 	msr	BASEPRI, r3
 800a264:	f3bf 8f6f 	isb	sy
 800a268:	f3bf 8f4f 	dsb	sy
 800a26c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a26e:	bf00      	nop
 800a270:	bf00      	nop
 800a272:	e7fd      	b.n	800a270 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	2b02      	cmp	r3, #2
 800a278:	d103      	bne.n	800a282 <xQueueGenericSend+0x72>
 800a27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <xQueueGenericSend+0x76>
 800a282:	2301      	movs	r3, #1
 800a284:	e000      	b.n	800a288 <xQueueGenericSend+0x78>
 800a286:	2300      	movs	r3, #0
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10b      	bne.n	800a2a4 <xQueueGenericSend+0x94>
	__asm volatile
 800a28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a290:	f383 8811 	msr	BASEPRI, r3
 800a294:	f3bf 8f6f 	isb	sy
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	623b      	str	r3, [r7, #32]
}
 800a29e:	bf00      	nop
 800a2a0:	bf00      	nop
 800a2a2:	e7fd      	b.n	800a2a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2a4:	f000 fd1a 	bl	800acdc <xTaskGetSchedulerState>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d102      	bne.n	800a2b4 <xQueueGenericSend+0xa4>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d101      	bne.n	800a2b8 <xQueueGenericSend+0xa8>
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e000      	b.n	800a2ba <xQueueGenericSend+0xaa>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d10b      	bne.n	800a2d6 <xQueueGenericSend+0xc6>
	__asm volatile
 800a2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c2:	f383 8811 	msr	BASEPRI, r3
 800a2c6:	f3bf 8f6f 	isb	sy
 800a2ca:	f3bf 8f4f 	dsb	sy
 800a2ce:	61fb      	str	r3, [r7, #28]
}
 800a2d0:	bf00      	nop
 800a2d2:	bf00      	nop
 800a2d4:	e7fd      	b.n	800a2d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2d6:	f000 fe27 	bl	800af28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d302      	bcc.n	800a2ec <xQueueGenericSend+0xdc>
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	2b02      	cmp	r3, #2
 800a2ea:	d129      	bne.n	800a340 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	68b9      	ldr	r1, [r7, #8]
 800a2f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a2f2:	f000 f92d 	bl	800a550 <prvCopyDataToQueue>
 800a2f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d010      	beq.n	800a322 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a302:	3324      	adds	r3, #36	@ 0x24
 800a304:	4618      	mov	r0, r3
 800a306:	f000 fbdf 	bl	800aac8 <xTaskRemoveFromEventList>
 800a30a:	4603      	mov	r3, r0
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d013      	beq.n	800a338 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a310:	4b3f      	ldr	r3, [pc, #252]	@ (800a410 <xQueueGenericSend+0x200>)
 800a312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a316:	601a      	str	r2, [r3, #0]
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	f3bf 8f6f 	isb	sy
 800a320:	e00a      	b.n	800a338 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a324:	2b00      	cmp	r3, #0
 800a326:	d007      	beq.n	800a338 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a328:	4b39      	ldr	r3, [pc, #228]	@ (800a410 <xQueueGenericSend+0x200>)
 800a32a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a32e:	601a      	str	r2, [r3, #0]
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a338:	f000 fe28 	bl	800af8c <vPortExitCritical>
				return pdPASS;
 800a33c:	2301      	movs	r3, #1
 800a33e:	e063      	b.n	800a408 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d103      	bne.n	800a34e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a346:	f000 fe21 	bl	800af8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a34a:	2300      	movs	r3, #0
 800a34c:	e05c      	b.n	800a408 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a34e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a350:	2b00      	cmp	r3, #0
 800a352:	d106      	bne.n	800a362 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a354:	f107 0314 	add.w	r3, r7, #20
 800a358:	4618      	mov	r0, r3
 800a35a:	f000 fc19 	bl	800ab90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a35e:	2301      	movs	r3, #1
 800a360:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a362:	f000 fe13 	bl	800af8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a366:	f000 f9c7 	bl	800a6f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a36a:	f000 fddd 	bl	800af28 <vPortEnterCritical>
 800a36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a370:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a374:	b25b      	sxtb	r3, r3
 800a376:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a37a:	d103      	bne.n	800a384 <xQueueGenericSend+0x174>
 800a37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37e:	2200      	movs	r2, #0
 800a380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a386:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a38a:	b25b      	sxtb	r3, r3
 800a38c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a390:	d103      	bne.n	800a39a <xQueueGenericSend+0x18a>
 800a392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a394:	2200      	movs	r2, #0
 800a396:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a39a:	f000 fdf7 	bl	800af8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a39e:	1d3a      	adds	r2, r7, #4
 800a3a0:	f107 0314 	add.w	r3, r7, #20
 800a3a4:	4611      	mov	r1, r2
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f000 fc08 	bl	800abbc <xTaskCheckForTimeOut>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d124      	bne.n	800a3fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a3b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3b4:	f000 f988 	bl	800a6c8 <prvIsQueueFull>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d018      	beq.n	800a3f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c0:	3310      	adds	r3, #16
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	4611      	mov	r1, r2
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fb58 	bl	800aa7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a3cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3ce:	f000 f929 	bl	800a624 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a3d2:	f000 f99f 	bl	800a714 <xTaskResumeAll>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f47f af7c 	bne.w	800a2d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a3de:	4b0c      	ldr	r3, [pc, #48]	@ (800a410 <xQueueGenericSend+0x200>)
 800a3e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3e4:	601a      	str	r2, [r3, #0]
 800a3e6:	f3bf 8f4f 	dsb	sy
 800a3ea:	f3bf 8f6f 	isb	sy
 800a3ee:	e772      	b.n	800a2d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a3f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3f2:	f000 f917 	bl	800a624 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3f6:	f000 f98d 	bl	800a714 <xTaskResumeAll>
 800a3fa:	e76c      	b.n	800a2d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a3fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3fe:	f000 f911 	bl	800a624 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a402:	f000 f987 	bl	800a714 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a406:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3738      	adds	r7, #56	@ 0x38
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}
 800a410:	e000ed04 	.word	0xe000ed04

0800a414 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b090      	sub	sp, #64	@ 0x40
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
 800a420:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d10b      	bne.n	800a444 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a430:	f383 8811 	msr	BASEPRI, r3
 800a434:	f3bf 8f6f 	isb	sy
 800a438:	f3bf 8f4f 	dsb	sy
 800a43c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a43e:	bf00      	nop
 800a440:	bf00      	nop
 800a442:	e7fd      	b.n	800a440 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d103      	bne.n	800a452 <xQueueGenericSendFromISR+0x3e>
 800a44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a44c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d101      	bne.n	800a456 <xQueueGenericSendFromISR+0x42>
 800a452:	2301      	movs	r3, #1
 800a454:	e000      	b.n	800a458 <xQueueGenericSendFromISR+0x44>
 800a456:	2300      	movs	r3, #0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d10b      	bne.n	800a474 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a46e:	bf00      	nop
 800a470:	bf00      	nop
 800a472:	e7fd      	b.n	800a470 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2b02      	cmp	r3, #2
 800a478:	d103      	bne.n	800a482 <xQueueGenericSendFromISR+0x6e>
 800a47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a47c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d101      	bne.n	800a486 <xQueueGenericSendFromISR+0x72>
 800a482:	2301      	movs	r3, #1
 800a484:	e000      	b.n	800a488 <xQueueGenericSendFromISR+0x74>
 800a486:	2300      	movs	r3, #0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10b      	bne.n	800a4a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a490:	f383 8811 	msr	BASEPRI, r3
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	623b      	str	r3, [r7, #32]
}
 800a49e:	bf00      	nop
 800a4a0:	bf00      	nop
 800a4a2:	e7fd      	b.n	800a4a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4a4:	f000 fdf2 	bl	800b08c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a4a8:	f3ef 8211 	mrs	r2, BASEPRI
 800a4ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b0:	f383 8811 	msr	BASEPRI, r3
 800a4b4:	f3bf 8f6f 	isb	sy
 800a4b8:	f3bf 8f4f 	dsb	sy
 800a4bc:	61fa      	str	r2, [r7, #28]
 800a4be:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a4c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d302      	bcc.n	800a4d6 <xQueueGenericSendFromISR+0xc2>
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	2b02      	cmp	r3, #2
 800a4d4:	d12f      	bne.n	800a536 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a4d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a4e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	68b9      	ldr	r1, [r7, #8]
 800a4ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a4ec:	f000 f830 	bl	800a550 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a4f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a4f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4f8:	d112      	bne.n	800a520 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d016      	beq.n	800a530 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a504:	3324      	adds	r3, #36	@ 0x24
 800a506:	4618      	mov	r0, r3
 800a508:	f000 fade 	bl	800aac8 <xTaskRemoveFromEventList>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00e      	beq.n	800a530 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00b      	beq.n	800a530 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	601a      	str	r2, [r3, #0]
 800a51e:	e007      	b.n	800a530 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a520:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a524:	3301      	adds	r3, #1
 800a526:	b2db      	uxtb	r3, r3
 800a528:	b25a      	sxtb	r2, r3
 800a52a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a52c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a530:	2301      	movs	r3, #1
 800a532:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a534:	e001      	b.n	800a53a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a536:	2300      	movs	r3, #0
 800a538:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a53a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a53c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a544:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3740      	adds	r7, #64	@ 0x40
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}

0800a550 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b086      	sub	sp, #24
 800a554:	af00      	add	r7, sp, #0
 800a556:	60f8      	str	r0, [r7, #12]
 800a558:	60b9      	str	r1, [r7, #8]
 800a55a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a55c:	2300      	movs	r3, #0
 800a55e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a564:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d10d      	bne.n	800a58a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d14d      	bne.n	800a612 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	4618      	mov	r0, r3
 800a57c:	f000 fbcc 	bl	800ad18 <xTaskPriorityDisinherit>
 800a580:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	2200      	movs	r2, #0
 800a586:	609a      	str	r2, [r3, #8]
 800a588:	e043      	b.n	800a612 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d119      	bne.n	800a5c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	6858      	ldr	r0, [r3, #4]
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a598:	461a      	mov	r2, r3
 800a59a:	68b9      	ldr	r1, [r7, #8]
 800a59c:	f001 fdfd 	bl	800c19a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	685a      	ldr	r2, [r3, #4]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5a8:	441a      	add	r2, r3
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	685a      	ldr	r2, [r3, #4]
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d32b      	bcc.n	800a612 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	605a      	str	r2, [r3, #4]
 800a5c2:	e026      	b.n	800a612 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	68d8      	ldr	r0, [r3, #12]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	68b9      	ldr	r1, [r7, #8]
 800a5d0:	f001 fde3 	bl	800c19a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	68da      	ldr	r2, [r3, #12]
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5dc:	425b      	negs	r3, r3
 800a5de:	441a      	add	r2, r3
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	68da      	ldr	r2, [r3, #12]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d207      	bcs.n	800a600 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	689a      	ldr	r2, [r3, #8]
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f8:	425b      	negs	r3, r3
 800a5fa:	441a      	add	r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2b02      	cmp	r3, #2
 800a604:	d105      	bne.n	800a612 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d002      	beq.n	800a612 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	3b01      	subs	r3, #1
 800a610:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	1c5a      	adds	r2, r3, #1
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a61a:	697b      	ldr	r3, [r7, #20]
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3718      	adds	r7, #24
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a62c:	f000 fc7c 	bl	800af28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a636:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a638:	e011      	b.n	800a65e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d012      	beq.n	800a668 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	3324      	adds	r3, #36	@ 0x24
 800a646:	4618      	mov	r0, r3
 800a648:	f000 fa3e 	bl	800aac8 <xTaskRemoveFromEventList>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d001      	beq.n	800a656 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a652:	f000 fb17 	bl	800ac84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a656:	7bfb      	ldrb	r3, [r7, #15]
 800a658:	3b01      	subs	r3, #1
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a65e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a662:	2b00      	cmp	r3, #0
 800a664:	dce9      	bgt.n	800a63a <prvUnlockQueue+0x16>
 800a666:	e000      	b.n	800a66a <prvUnlockQueue+0x46>
					break;
 800a668:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	22ff      	movs	r2, #255	@ 0xff
 800a66e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a672:	f000 fc8b 	bl	800af8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a676:	f000 fc57 	bl	800af28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a680:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a682:	e011      	b.n	800a6a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	691b      	ldr	r3, [r3, #16]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d012      	beq.n	800a6b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	3310      	adds	r3, #16
 800a690:	4618      	mov	r0, r3
 800a692:	f000 fa19 	bl	800aac8 <xTaskRemoveFromEventList>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d001      	beq.n	800a6a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a69c:	f000 faf2 	bl	800ac84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a6a0:	7bbb      	ldrb	r3, [r7, #14]
 800a6a2:	3b01      	subs	r3, #1
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a6a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	dce9      	bgt.n	800a684 <prvUnlockQueue+0x60>
 800a6b0:	e000      	b.n	800a6b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a6b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	22ff      	movs	r2, #255	@ 0xff
 800a6b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a6bc:	f000 fc66 	bl	800af8c <vPortExitCritical>
}
 800a6c0:	bf00      	nop
 800a6c2:	3710      	adds	r7, #16
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b084      	sub	sp, #16
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6d0:	f000 fc2a 	bl	800af28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d102      	bne.n	800a6e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	60fb      	str	r3, [r7, #12]
 800a6e4:	e001      	b.n	800a6ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a6ea:	f000 fc4f 	bl	800af8c <vPortExitCritical>

	return xReturn;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3710      	adds	r7, #16
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a6fc:	4b04      	ldr	r3, [pc, #16]	@ (800a710 <vTaskSuspendAll+0x18>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	3301      	adds	r3, #1
 800a702:	4a03      	ldr	r2, [pc, #12]	@ (800a710 <vTaskSuspendAll+0x18>)
 800a704:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a706:	bf00      	nop
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr
 800a710:	20025f74 	.word	0x20025f74

0800a714 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a71a:	2300      	movs	r3, #0
 800a71c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a71e:	2300      	movs	r3, #0
 800a720:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a722:	4b42      	ldr	r3, [pc, #264]	@ (800a82c <xTaskResumeAll+0x118>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d10b      	bne.n	800a742 <xTaskResumeAll+0x2e>
	__asm volatile
 800a72a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a72e:	f383 8811 	msr	BASEPRI, r3
 800a732:	f3bf 8f6f 	isb	sy
 800a736:	f3bf 8f4f 	dsb	sy
 800a73a:	603b      	str	r3, [r7, #0]
}
 800a73c:	bf00      	nop
 800a73e:	bf00      	nop
 800a740:	e7fd      	b.n	800a73e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a742:	f000 fbf1 	bl	800af28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a746:	4b39      	ldr	r3, [pc, #228]	@ (800a82c <xTaskResumeAll+0x118>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	3b01      	subs	r3, #1
 800a74c:	4a37      	ldr	r2, [pc, #220]	@ (800a82c <xTaskResumeAll+0x118>)
 800a74e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a750:	4b36      	ldr	r3, [pc, #216]	@ (800a82c <xTaskResumeAll+0x118>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d161      	bne.n	800a81c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a758:	4b35      	ldr	r3, [pc, #212]	@ (800a830 <xTaskResumeAll+0x11c>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d05d      	beq.n	800a81c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a760:	e02e      	b.n	800a7c0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a762:	4b34      	ldr	r3, [pc, #208]	@ (800a834 <xTaskResumeAll+0x120>)
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	3318      	adds	r3, #24
 800a76e:	4618      	mov	r0, r3
 800a770:	f7ff fd23 	bl	800a1ba <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	3304      	adds	r3, #4
 800a778:	4618      	mov	r0, r3
 800a77a:	f7ff fd1e 	bl	800a1ba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a782:	2201      	movs	r2, #1
 800a784:	409a      	lsls	r2, r3
 800a786:	4b2c      	ldr	r3, [pc, #176]	@ (800a838 <xTaskResumeAll+0x124>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4313      	orrs	r3, r2
 800a78c:	4a2a      	ldr	r2, [pc, #168]	@ (800a838 <xTaskResumeAll+0x124>)
 800a78e:	6013      	str	r3, [r2, #0]
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a794:	4613      	mov	r3, r2
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4a27      	ldr	r2, [pc, #156]	@ (800a83c <xTaskResumeAll+0x128>)
 800a79e:	441a      	add	r2, r3
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	3304      	adds	r3, #4
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	4610      	mov	r0, r2
 800a7a8:	f7ff fcaa 	bl	800a100 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7b0:	4b23      	ldr	r3, [pc, #140]	@ (800a840 <xTaskResumeAll+0x12c>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d302      	bcc.n	800a7c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a7ba:	4b22      	ldr	r3, [pc, #136]	@ (800a844 <xTaskResumeAll+0x130>)
 800a7bc:	2201      	movs	r2, #1
 800a7be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7c0:	4b1c      	ldr	r3, [pc, #112]	@ (800a834 <xTaskResumeAll+0x120>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d1cc      	bne.n	800a762 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d001      	beq.n	800a7d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a7ce:	f000 fa65 	bl	800ac9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a7d2:	4b1d      	ldr	r3, [pc, #116]	@ (800a848 <xTaskResumeAll+0x134>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d010      	beq.n	800a800 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a7de:	f000 f837 	bl	800a850 <xTaskIncrementTick>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d002      	beq.n	800a7ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a7e8:	4b16      	ldr	r3, [pc, #88]	@ (800a844 <xTaskResumeAll+0x130>)
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	3b01      	subs	r3, #1
 800a7f2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d1f1      	bne.n	800a7de <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a7fa:	4b13      	ldr	r3, [pc, #76]	@ (800a848 <xTaskResumeAll+0x134>)
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a800:	4b10      	ldr	r3, [pc, #64]	@ (800a844 <xTaskResumeAll+0x130>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d009      	beq.n	800a81c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a808:	2301      	movs	r3, #1
 800a80a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a80c:	4b0f      	ldr	r3, [pc, #60]	@ (800a84c <xTaskResumeAll+0x138>)
 800a80e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a812:	601a      	str	r2, [r3, #0]
 800a814:	f3bf 8f4f 	dsb	sy
 800a818:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a81c:	f000 fbb6 	bl	800af8c <vPortExitCritical>

	return xAlreadyYielded;
 800a820:	68bb      	ldr	r3, [r7, #8]
}
 800a822:	4618      	mov	r0, r3
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	20025f74 	.word	0x20025f74
 800a830:	20025f54 	.word	0x20025f54
 800a834:	20025f2c 	.word	0x20025f2c
 800a838:	20025f5c 	.word	0x20025f5c
 800a83c:	20025e98 	.word	0x20025e98
 800a840:	20025e94 	.word	0x20025e94
 800a844:	20025f68 	.word	0x20025f68
 800a848:	20025f64 	.word	0x20025f64
 800a84c:	e000ed04 	.word	0xe000ed04

0800a850 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b086      	sub	sp, #24
 800a854:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a856:	2300      	movs	r3, #0
 800a858:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a85a:	4b4f      	ldr	r3, [pc, #316]	@ (800a998 <xTaskIncrementTick+0x148>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	f040 808f 	bne.w	800a982 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a864:	4b4d      	ldr	r3, [pc, #308]	@ (800a99c <xTaskIncrementTick+0x14c>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	3301      	adds	r3, #1
 800a86a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a86c:	4a4b      	ldr	r2, [pc, #300]	@ (800a99c <xTaskIncrementTick+0x14c>)
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d121      	bne.n	800a8bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a878:	4b49      	ldr	r3, [pc, #292]	@ (800a9a0 <xTaskIncrementTick+0x150>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d00b      	beq.n	800a89a <xTaskIncrementTick+0x4a>
	__asm volatile
 800a882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a886:	f383 8811 	msr	BASEPRI, r3
 800a88a:	f3bf 8f6f 	isb	sy
 800a88e:	f3bf 8f4f 	dsb	sy
 800a892:	603b      	str	r3, [r7, #0]
}
 800a894:	bf00      	nop
 800a896:	bf00      	nop
 800a898:	e7fd      	b.n	800a896 <xTaskIncrementTick+0x46>
 800a89a:	4b41      	ldr	r3, [pc, #260]	@ (800a9a0 <xTaskIncrementTick+0x150>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	60fb      	str	r3, [r7, #12]
 800a8a0:	4b40      	ldr	r3, [pc, #256]	@ (800a9a4 <xTaskIncrementTick+0x154>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4a3e      	ldr	r2, [pc, #248]	@ (800a9a0 <xTaskIncrementTick+0x150>)
 800a8a6:	6013      	str	r3, [r2, #0]
 800a8a8:	4a3e      	ldr	r2, [pc, #248]	@ (800a9a4 <xTaskIncrementTick+0x154>)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	6013      	str	r3, [r2, #0]
 800a8ae:	4b3e      	ldr	r3, [pc, #248]	@ (800a9a8 <xTaskIncrementTick+0x158>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	3301      	adds	r3, #1
 800a8b4:	4a3c      	ldr	r2, [pc, #240]	@ (800a9a8 <xTaskIncrementTick+0x158>)
 800a8b6:	6013      	str	r3, [r2, #0]
 800a8b8:	f000 f9f0 	bl	800ac9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a8bc:	4b3b      	ldr	r3, [pc, #236]	@ (800a9ac <xTaskIncrementTick+0x15c>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	693a      	ldr	r2, [r7, #16]
 800a8c2:	429a      	cmp	r2, r3
 800a8c4:	d348      	bcc.n	800a958 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8c6:	4b36      	ldr	r3, [pc, #216]	@ (800a9a0 <xTaskIncrementTick+0x150>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d104      	bne.n	800a8da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8d0:	4b36      	ldr	r3, [pc, #216]	@ (800a9ac <xTaskIncrementTick+0x15c>)
 800a8d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8d6:	601a      	str	r2, [r3, #0]
					break;
 800a8d8:	e03e      	b.n	800a958 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8da:	4b31      	ldr	r3, [pc, #196]	@ (800a9a0 <xTaskIncrementTick+0x150>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	68db      	ldr	r3, [r3, #12]
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a8ea:	693a      	ldr	r2, [r7, #16]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d203      	bcs.n	800a8fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a8f2:	4a2e      	ldr	r2, [pc, #184]	@ (800a9ac <xTaskIncrementTick+0x15c>)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a8f8:	e02e      	b.n	800a958 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	3304      	adds	r3, #4
 800a8fe:	4618      	mov	r0, r3
 800a900:	f7ff fc5b 	bl	800a1ba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d004      	beq.n	800a916 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	3318      	adds	r3, #24
 800a910:	4618      	mov	r0, r3
 800a912:	f7ff fc52 	bl	800a1ba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91a:	2201      	movs	r2, #1
 800a91c:	409a      	lsls	r2, r3
 800a91e:	4b24      	ldr	r3, [pc, #144]	@ (800a9b0 <xTaskIncrementTick+0x160>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4313      	orrs	r3, r2
 800a924:	4a22      	ldr	r2, [pc, #136]	@ (800a9b0 <xTaskIncrementTick+0x160>)
 800a926:	6013      	str	r3, [r2, #0]
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a92c:	4613      	mov	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4413      	add	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4a1f      	ldr	r2, [pc, #124]	@ (800a9b4 <xTaskIncrementTick+0x164>)
 800a936:	441a      	add	r2, r3
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	3304      	adds	r3, #4
 800a93c:	4619      	mov	r1, r3
 800a93e:	4610      	mov	r0, r2
 800a940:	f7ff fbde 	bl	800a100 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a948:	4b1b      	ldr	r3, [pc, #108]	@ (800a9b8 <xTaskIncrementTick+0x168>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94e:	429a      	cmp	r2, r3
 800a950:	d3b9      	bcc.n	800a8c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a952:	2301      	movs	r3, #1
 800a954:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a956:	e7b6      	b.n	800a8c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a958:	4b17      	ldr	r3, [pc, #92]	@ (800a9b8 <xTaskIncrementTick+0x168>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a95e:	4915      	ldr	r1, [pc, #84]	@ (800a9b4 <xTaskIncrementTick+0x164>)
 800a960:	4613      	mov	r3, r2
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	4413      	add	r3, r2
 800a966:	009b      	lsls	r3, r3, #2
 800a968:	440b      	add	r3, r1
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	d901      	bls.n	800a974 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a970:	2301      	movs	r3, #1
 800a972:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a974:	4b11      	ldr	r3, [pc, #68]	@ (800a9bc <xTaskIncrementTick+0x16c>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d007      	beq.n	800a98c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a97c:	2301      	movs	r3, #1
 800a97e:	617b      	str	r3, [r7, #20]
 800a980:	e004      	b.n	800a98c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a982:	4b0f      	ldr	r3, [pc, #60]	@ (800a9c0 <xTaskIncrementTick+0x170>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	3301      	adds	r3, #1
 800a988:	4a0d      	ldr	r2, [pc, #52]	@ (800a9c0 <xTaskIncrementTick+0x170>)
 800a98a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a98c:	697b      	ldr	r3, [r7, #20]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3718      	adds	r7, #24
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
 800a996:	bf00      	nop
 800a998:	20025f74 	.word	0x20025f74
 800a99c:	20025f58 	.word	0x20025f58
 800a9a0:	20025f24 	.word	0x20025f24
 800a9a4:	20025f28 	.word	0x20025f28
 800a9a8:	20025f6c 	.word	0x20025f6c
 800a9ac:	20025f70 	.word	0x20025f70
 800a9b0:	20025f5c 	.word	0x20025f5c
 800a9b4:	20025e98 	.word	0x20025e98
 800a9b8:	20025e94 	.word	0x20025e94
 800a9bc:	20025f68 	.word	0x20025f68
 800a9c0:	20025f64 	.word	0x20025f64

0800a9c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b087      	sub	sp, #28
 800a9c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a9ca:	4b27      	ldr	r3, [pc, #156]	@ (800aa68 <vTaskSwitchContext+0xa4>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d003      	beq.n	800a9da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a9d2:	4b26      	ldr	r3, [pc, #152]	@ (800aa6c <vTaskSwitchContext+0xa8>)
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a9d8:	e040      	b.n	800aa5c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a9da:	4b24      	ldr	r3, [pc, #144]	@ (800aa6c <vTaskSwitchContext+0xa8>)
 800a9dc:	2200      	movs	r2, #0
 800a9de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9e0:	4b23      	ldr	r3, [pc, #140]	@ (800aa70 <vTaskSwitchContext+0xac>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	fab3 f383 	clz	r3, r3
 800a9ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a9ee:	7afb      	ldrb	r3, [r7, #11]
 800a9f0:	f1c3 031f 	rsb	r3, r3, #31
 800a9f4:	617b      	str	r3, [r7, #20]
 800a9f6:	491f      	ldr	r1, [pc, #124]	@ (800aa74 <vTaskSwitchContext+0xb0>)
 800a9f8:	697a      	ldr	r2, [r7, #20]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	440b      	add	r3, r1
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d10b      	bne.n	800aa22 <vTaskSwitchContext+0x5e>
	__asm volatile
 800aa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0e:	f383 8811 	msr	BASEPRI, r3
 800aa12:	f3bf 8f6f 	isb	sy
 800aa16:	f3bf 8f4f 	dsb	sy
 800aa1a:	607b      	str	r3, [r7, #4]
}
 800aa1c:	bf00      	nop
 800aa1e:	bf00      	nop
 800aa20:	e7fd      	b.n	800aa1e <vTaskSwitchContext+0x5a>
 800aa22:	697a      	ldr	r2, [r7, #20]
 800aa24:	4613      	mov	r3, r2
 800aa26:	009b      	lsls	r3, r3, #2
 800aa28:	4413      	add	r3, r2
 800aa2a:	009b      	lsls	r3, r3, #2
 800aa2c:	4a11      	ldr	r2, [pc, #68]	@ (800aa74 <vTaskSwitchContext+0xb0>)
 800aa2e:	4413      	add	r3, r2
 800aa30:	613b      	str	r3, [r7, #16]
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	605a      	str	r2, [r3, #4]
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	685a      	ldr	r2, [r3, #4]
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	3308      	adds	r3, #8
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d104      	bne.n	800aa52 <vTaskSwitchContext+0x8e>
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	685a      	ldr	r2, [r3, #4]
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	605a      	str	r2, [r3, #4]
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	68db      	ldr	r3, [r3, #12]
 800aa58:	4a07      	ldr	r2, [pc, #28]	@ (800aa78 <vTaskSwitchContext+0xb4>)
 800aa5a:	6013      	str	r3, [r2, #0]
}
 800aa5c:	bf00      	nop
 800aa5e:	371c      	adds	r7, #28
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr
 800aa68:	20025f74 	.word	0x20025f74
 800aa6c:	20025f68 	.word	0x20025f68
 800aa70:	20025f5c 	.word	0x20025f5c
 800aa74:	20025e98 	.word	0x20025e98
 800aa78:	20025e94 	.word	0x20025e94

0800aa7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d10b      	bne.n	800aaa4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aa8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa90:	f383 8811 	msr	BASEPRI, r3
 800aa94:	f3bf 8f6f 	isb	sy
 800aa98:	f3bf 8f4f 	dsb	sy
 800aa9c:	60fb      	str	r3, [r7, #12]
}
 800aa9e:	bf00      	nop
 800aaa0:	bf00      	nop
 800aaa2:	e7fd      	b.n	800aaa0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aaa4:	4b07      	ldr	r3, [pc, #28]	@ (800aac4 <vTaskPlaceOnEventList+0x48>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	3318      	adds	r3, #24
 800aaaa:	4619      	mov	r1, r3
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f7ff fb4b 	bl	800a148 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aab2:	2101      	movs	r1, #1
 800aab4:	6838      	ldr	r0, [r7, #0]
 800aab6:	f000 f9b7 	bl	800ae28 <prvAddCurrentTaskToDelayedList>
}
 800aaba:	bf00      	nop
 800aabc:	3710      	adds	r7, #16
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}
 800aac2:	bf00      	nop
 800aac4:	20025e94 	.word	0x20025e94

0800aac8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b086      	sub	sp, #24
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	68db      	ldr	r3, [r3, #12]
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d10b      	bne.n	800aaf6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	60fb      	str	r3, [r7, #12]
}
 800aaf0:	bf00      	nop
 800aaf2:	bf00      	nop
 800aaf4:	e7fd      	b.n	800aaf2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	3318      	adds	r3, #24
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7ff fb5d 	bl	800a1ba <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab00:	4b1d      	ldr	r3, [pc, #116]	@ (800ab78 <xTaskRemoveFromEventList+0xb0>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d11c      	bne.n	800ab42 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	3304      	adds	r3, #4
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f7ff fb54 	bl	800a1ba <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab16:	2201      	movs	r2, #1
 800ab18:	409a      	lsls	r2, r3
 800ab1a:	4b18      	ldr	r3, [pc, #96]	@ (800ab7c <xTaskRemoveFromEventList+0xb4>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4313      	orrs	r3, r2
 800ab20:	4a16      	ldr	r2, [pc, #88]	@ (800ab7c <xTaskRemoveFromEventList+0xb4>)
 800ab22:	6013      	str	r3, [r2, #0]
 800ab24:	693b      	ldr	r3, [r7, #16]
 800ab26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab28:	4613      	mov	r3, r2
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	4413      	add	r3, r2
 800ab2e:	009b      	lsls	r3, r3, #2
 800ab30:	4a13      	ldr	r2, [pc, #76]	@ (800ab80 <xTaskRemoveFromEventList+0xb8>)
 800ab32:	441a      	add	r2, r3
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	3304      	adds	r3, #4
 800ab38:	4619      	mov	r1, r3
 800ab3a:	4610      	mov	r0, r2
 800ab3c:	f7ff fae0 	bl	800a100 <vListInsertEnd>
 800ab40:	e005      	b.n	800ab4e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	3318      	adds	r3, #24
 800ab46:	4619      	mov	r1, r3
 800ab48:	480e      	ldr	r0, [pc, #56]	@ (800ab84 <xTaskRemoveFromEventList+0xbc>)
 800ab4a:	f7ff fad9 	bl	800a100 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab52:	4b0d      	ldr	r3, [pc, #52]	@ (800ab88 <xTaskRemoveFromEventList+0xc0>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d905      	bls.n	800ab68 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ab60:	4b0a      	ldr	r3, [pc, #40]	@ (800ab8c <xTaskRemoveFromEventList+0xc4>)
 800ab62:	2201      	movs	r2, #1
 800ab64:	601a      	str	r2, [r3, #0]
 800ab66:	e001      	b.n	800ab6c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ab6c:	697b      	ldr	r3, [r7, #20]
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3718      	adds	r7, #24
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	bf00      	nop
 800ab78:	20025f74 	.word	0x20025f74
 800ab7c:	20025f5c 	.word	0x20025f5c
 800ab80:	20025e98 	.word	0x20025e98
 800ab84:	20025f2c 	.word	0x20025f2c
 800ab88:	20025e94 	.word	0x20025e94
 800ab8c:	20025f68 	.word	0x20025f68

0800ab90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ab90:	b480      	push	{r7}
 800ab92:	b083      	sub	sp, #12
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ab98:	4b06      	ldr	r3, [pc, #24]	@ (800abb4 <vTaskInternalSetTimeOutState+0x24>)
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800aba0:	4b05      	ldr	r3, [pc, #20]	@ (800abb8 <vTaskInternalSetTimeOutState+0x28>)
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	605a      	str	r2, [r3, #4]
}
 800aba8:	bf00      	nop
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr
 800abb4:	20025f6c 	.word	0x20025f6c
 800abb8:	20025f58 	.word	0x20025f58

0800abbc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b088      	sub	sp, #32
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d10b      	bne.n	800abe4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800abcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd0:	f383 8811 	msr	BASEPRI, r3
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	f3bf 8f4f 	dsb	sy
 800abdc:	613b      	str	r3, [r7, #16]
}
 800abde:	bf00      	nop
 800abe0:	bf00      	nop
 800abe2:	e7fd      	b.n	800abe0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d10b      	bne.n	800ac02 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800abea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abee:	f383 8811 	msr	BASEPRI, r3
 800abf2:	f3bf 8f6f 	isb	sy
 800abf6:	f3bf 8f4f 	dsb	sy
 800abfa:	60fb      	str	r3, [r7, #12]
}
 800abfc:	bf00      	nop
 800abfe:	bf00      	nop
 800ac00:	e7fd      	b.n	800abfe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ac02:	f000 f991 	bl	800af28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ac06:	4b1d      	ldr	r3, [pc, #116]	@ (800ac7c <xTaskCheckForTimeOut+0xc0>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	69ba      	ldr	r2, [r7, #24]
 800ac12:	1ad3      	subs	r3, r2, r3
 800ac14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac1e:	d102      	bne.n	800ac26 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ac20:	2300      	movs	r3, #0
 800ac22:	61fb      	str	r3, [r7, #28]
 800ac24:	e023      	b.n	800ac6e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	4b15      	ldr	r3, [pc, #84]	@ (800ac80 <xTaskCheckForTimeOut+0xc4>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	d007      	beq.n	800ac42 <xTaskCheckForTimeOut+0x86>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	69ba      	ldr	r2, [r7, #24]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d302      	bcc.n	800ac42 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	61fb      	str	r3, [r7, #28]
 800ac40:	e015      	b.n	800ac6e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	697a      	ldr	r2, [r7, #20]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d20b      	bcs.n	800ac64 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	681a      	ldr	r2, [r3, #0]
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	1ad2      	subs	r2, r2, r3
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f7ff ff99 	bl	800ab90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	61fb      	str	r3, [r7, #28]
 800ac62:	e004      	b.n	800ac6e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	2200      	movs	r2, #0
 800ac68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ac6e:	f000 f98d 	bl	800af8c <vPortExitCritical>

	return xReturn;
 800ac72:	69fb      	ldr	r3, [r7, #28]
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	3720      	adds	r7, #32
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	bd80      	pop	{r7, pc}
 800ac7c:	20025f58 	.word	0x20025f58
 800ac80:	20025f6c 	.word	0x20025f6c

0800ac84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ac84:	b480      	push	{r7}
 800ac86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ac88:	4b03      	ldr	r3, [pc, #12]	@ (800ac98 <vTaskMissedYield+0x14>)
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	601a      	str	r2, [r3, #0]
}
 800ac8e:	bf00      	nop
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr
 800ac98:	20025f68 	.word	0x20025f68

0800ac9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b083      	sub	sp, #12
 800aca0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aca2:	4b0c      	ldr	r3, [pc, #48]	@ (800acd4 <prvResetNextTaskUnblockTime+0x38>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d104      	bne.n	800acb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800acac:	4b0a      	ldr	r3, [pc, #40]	@ (800acd8 <prvResetNextTaskUnblockTime+0x3c>)
 800acae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800acb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800acb4:	e008      	b.n	800acc8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acb6:	4b07      	ldr	r3, [pc, #28]	@ (800acd4 <prvResetNextTaskUnblockTime+0x38>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	68db      	ldr	r3, [r3, #12]
 800acbc:	68db      	ldr	r3, [r3, #12]
 800acbe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	4a04      	ldr	r2, [pc, #16]	@ (800acd8 <prvResetNextTaskUnblockTime+0x3c>)
 800acc6:	6013      	str	r3, [r2, #0]
}
 800acc8:	bf00      	nop
 800acca:	370c      	adds	r7, #12
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr
 800acd4:	20025f24 	.word	0x20025f24
 800acd8:	20025f70 	.word	0x20025f70

0800acdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ace2:	4b0b      	ldr	r3, [pc, #44]	@ (800ad10 <xTaskGetSchedulerState+0x34>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d102      	bne.n	800acf0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800acea:	2301      	movs	r3, #1
 800acec:	607b      	str	r3, [r7, #4]
 800acee:	e008      	b.n	800ad02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acf0:	4b08      	ldr	r3, [pc, #32]	@ (800ad14 <xTaskGetSchedulerState+0x38>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d102      	bne.n	800acfe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800acf8:	2302      	movs	r3, #2
 800acfa:	607b      	str	r3, [r7, #4]
 800acfc:	e001      	b.n	800ad02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800acfe:	2300      	movs	r3, #0
 800ad00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ad02:	687b      	ldr	r3, [r7, #4]
	}
 800ad04:	4618      	mov	r0, r3
 800ad06:	370c      	adds	r7, #12
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr
 800ad10:	20025f60 	.word	0x20025f60
 800ad14:	20025f74 	.word	0x20025f74

0800ad18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b086      	sub	sp, #24
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ad24:	2300      	movs	r3, #0
 800ad26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d070      	beq.n	800ae10 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ad2e:	4b3b      	ldr	r3, [pc, #236]	@ (800ae1c <xTaskPriorityDisinherit+0x104>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	693a      	ldr	r2, [r7, #16]
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d00b      	beq.n	800ad50 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ad38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad3c:	f383 8811 	msr	BASEPRI, r3
 800ad40:	f3bf 8f6f 	isb	sy
 800ad44:	f3bf 8f4f 	dsb	sy
 800ad48:	60fb      	str	r3, [r7, #12]
}
 800ad4a:	bf00      	nop
 800ad4c:	bf00      	nop
 800ad4e:	e7fd      	b.n	800ad4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d10b      	bne.n	800ad70 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ad58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad5c:	f383 8811 	msr	BASEPRI, r3
 800ad60:	f3bf 8f6f 	isb	sy
 800ad64:	f3bf 8f4f 	dsb	sy
 800ad68:	60bb      	str	r3, [r7, #8]
}
 800ad6a:	bf00      	nop
 800ad6c:	bf00      	nop
 800ad6e:	e7fd      	b.n	800ad6c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad74:	1e5a      	subs	r2, r3, #1
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d044      	beq.n	800ae10 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d140      	bne.n	800ae10 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	3304      	adds	r3, #4
 800ad92:	4618      	mov	r0, r3
 800ad94:	f7ff fa11 	bl	800a1ba <uxListRemove>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d115      	bne.n	800adca <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ada2:	491f      	ldr	r1, [pc, #124]	@ (800ae20 <xTaskPriorityDisinherit+0x108>)
 800ada4:	4613      	mov	r3, r2
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	4413      	add	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	440b      	add	r3, r1
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d10a      	bne.n	800adca <xTaskPriorityDisinherit+0xb2>
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb8:	2201      	movs	r2, #1
 800adba:	fa02 f303 	lsl.w	r3, r2, r3
 800adbe:	43da      	mvns	r2, r3
 800adc0:	4b18      	ldr	r3, [pc, #96]	@ (800ae24 <xTaskPriorityDisinherit+0x10c>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4013      	ands	r3, r2
 800adc6:	4a17      	ldr	r2, [pc, #92]	@ (800ae24 <xTaskPriorityDisinherit+0x10c>)
 800adc8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800adca:	693b      	ldr	r3, [r7, #16]
 800adcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add6:	f1c3 0207 	rsb	r2, r3, #7
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ade2:	2201      	movs	r2, #1
 800ade4:	409a      	lsls	r2, r3
 800ade6:	4b0f      	ldr	r3, [pc, #60]	@ (800ae24 <xTaskPriorityDisinherit+0x10c>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4313      	orrs	r3, r2
 800adec:	4a0d      	ldr	r2, [pc, #52]	@ (800ae24 <xTaskPriorityDisinherit+0x10c>)
 800adee:	6013      	str	r3, [r2, #0]
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf4:	4613      	mov	r3, r2
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4413      	add	r3, r2
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4a08      	ldr	r2, [pc, #32]	@ (800ae20 <xTaskPriorityDisinherit+0x108>)
 800adfe:	441a      	add	r2, r3
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	3304      	adds	r3, #4
 800ae04:	4619      	mov	r1, r3
 800ae06:	4610      	mov	r0, r2
 800ae08:	f7ff f97a 	bl	800a100 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ae10:	697b      	ldr	r3, [r7, #20]
	}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3718      	adds	r7, #24
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	20025e94 	.word	0x20025e94
 800ae20:	20025e98 	.word	0x20025e98
 800ae24:	20025f5c 	.word	0x20025f5c

0800ae28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ae32:	4b29      	ldr	r3, [pc, #164]	@ (800aed8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae38:	4b28      	ldr	r3, [pc, #160]	@ (800aedc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	3304      	adds	r3, #4
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7ff f9bb 	bl	800a1ba <uxListRemove>
 800ae44:	4603      	mov	r3, r0
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d10b      	bne.n	800ae62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ae4a:	4b24      	ldr	r3, [pc, #144]	@ (800aedc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae50:	2201      	movs	r2, #1
 800ae52:	fa02 f303 	lsl.w	r3, r2, r3
 800ae56:	43da      	mvns	r2, r3
 800ae58:	4b21      	ldr	r3, [pc, #132]	@ (800aee0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4013      	ands	r3, r2
 800ae5e:	4a20      	ldr	r2, [pc, #128]	@ (800aee0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ae60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae68:	d10a      	bne.n	800ae80 <prvAddCurrentTaskToDelayedList+0x58>
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d007      	beq.n	800ae80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae70:	4b1a      	ldr	r3, [pc, #104]	@ (800aedc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	3304      	adds	r3, #4
 800ae76:	4619      	mov	r1, r3
 800ae78:	481a      	ldr	r0, [pc, #104]	@ (800aee4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ae7a:	f7ff f941 	bl	800a100 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae7e:	e026      	b.n	800aece <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae80:	68fa      	ldr	r2, [r7, #12]
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4413      	add	r3, r2
 800ae86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae88:	4b14      	ldr	r3, [pc, #80]	@ (800aedc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	68ba      	ldr	r2, [r7, #8]
 800ae8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae90:	68ba      	ldr	r2, [r7, #8]
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d209      	bcs.n	800aeac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae98:	4b13      	ldr	r3, [pc, #76]	@ (800aee8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	4b0f      	ldr	r3, [pc, #60]	@ (800aedc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	3304      	adds	r3, #4
 800aea2:	4619      	mov	r1, r3
 800aea4:	4610      	mov	r0, r2
 800aea6:	f7ff f94f 	bl	800a148 <vListInsert>
}
 800aeaa:	e010      	b.n	800aece <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aeac:	4b0f      	ldr	r3, [pc, #60]	@ (800aeec <prvAddCurrentTaskToDelayedList+0xc4>)
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	4b0a      	ldr	r3, [pc, #40]	@ (800aedc <prvAddCurrentTaskToDelayedList+0xb4>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	3304      	adds	r3, #4
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	4610      	mov	r0, r2
 800aeba:	f7ff f945 	bl	800a148 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aebe:	4b0c      	ldr	r3, [pc, #48]	@ (800aef0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	68ba      	ldr	r2, [r7, #8]
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d202      	bcs.n	800aece <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800aec8:	4a09      	ldr	r2, [pc, #36]	@ (800aef0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	6013      	str	r3, [r2, #0]
}
 800aece:	bf00      	nop
 800aed0:	3710      	adds	r7, #16
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	20025f58 	.word	0x20025f58
 800aedc:	20025e94 	.word	0x20025e94
 800aee0:	20025f5c 	.word	0x20025f5c
 800aee4:	20025f40 	.word	0x20025f40
 800aee8:	20025f28 	.word	0x20025f28
 800aeec:	20025f24 	.word	0x20025f24
 800aef0:	20025f70 	.word	0x20025f70
	...

0800af00 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af00:	4b07      	ldr	r3, [pc, #28]	@ (800af20 <pxCurrentTCBConst2>)
 800af02:	6819      	ldr	r1, [r3, #0]
 800af04:	6808      	ldr	r0, [r1, #0]
 800af06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af0a:	f380 8809 	msr	PSP, r0
 800af0e:	f3bf 8f6f 	isb	sy
 800af12:	f04f 0000 	mov.w	r0, #0
 800af16:	f380 8811 	msr	BASEPRI, r0
 800af1a:	4770      	bx	lr
 800af1c:	f3af 8000 	nop.w

0800af20 <pxCurrentTCBConst2>:
 800af20:	20025e94 	.word	0x20025e94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800af24:	bf00      	nop
 800af26:	bf00      	nop

0800af28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
	__asm volatile
 800af2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af32:	f383 8811 	msr	BASEPRI, r3
 800af36:	f3bf 8f6f 	isb	sy
 800af3a:	f3bf 8f4f 	dsb	sy
 800af3e:	607b      	str	r3, [r7, #4]
}
 800af40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800af42:	4b10      	ldr	r3, [pc, #64]	@ (800af84 <vPortEnterCritical+0x5c>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	3301      	adds	r3, #1
 800af48:	4a0e      	ldr	r2, [pc, #56]	@ (800af84 <vPortEnterCritical+0x5c>)
 800af4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800af4c:	4b0d      	ldr	r3, [pc, #52]	@ (800af84 <vPortEnterCritical+0x5c>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d110      	bne.n	800af76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800af54:	4b0c      	ldr	r3, [pc, #48]	@ (800af88 <vPortEnterCritical+0x60>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	b2db      	uxtb	r3, r3
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d00b      	beq.n	800af76 <vPortEnterCritical+0x4e>
	__asm volatile
 800af5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af62:	f383 8811 	msr	BASEPRI, r3
 800af66:	f3bf 8f6f 	isb	sy
 800af6a:	f3bf 8f4f 	dsb	sy
 800af6e:	603b      	str	r3, [r7, #0]
}
 800af70:	bf00      	nop
 800af72:	bf00      	nop
 800af74:	e7fd      	b.n	800af72 <vPortEnterCritical+0x4a>
	}
}
 800af76:	bf00      	nop
 800af78:	370c      	adds	r7, #12
 800af7a:	46bd      	mov	sp, r7
 800af7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af80:	4770      	bx	lr
 800af82:	bf00      	nop
 800af84:	20000010 	.word	0x20000010
 800af88:	e000ed04 	.word	0xe000ed04

0800af8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800af92:	4b12      	ldr	r3, [pc, #72]	@ (800afdc <vPortExitCritical+0x50>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d10b      	bne.n	800afb2 <vPortExitCritical+0x26>
	__asm volatile
 800af9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af9e:	f383 8811 	msr	BASEPRI, r3
 800afa2:	f3bf 8f6f 	isb	sy
 800afa6:	f3bf 8f4f 	dsb	sy
 800afaa:	607b      	str	r3, [r7, #4]
}
 800afac:	bf00      	nop
 800afae:	bf00      	nop
 800afb0:	e7fd      	b.n	800afae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800afb2:	4b0a      	ldr	r3, [pc, #40]	@ (800afdc <vPortExitCritical+0x50>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	3b01      	subs	r3, #1
 800afb8:	4a08      	ldr	r2, [pc, #32]	@ (800afdc <vPortExitCritical+0x50>)
 800afba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800afbc:	4b07      	ldr	r3, [pc, #28]	@ (800afdc <vPortExitCritical+0x50>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d105      	bne.n	800afd0 <vPortExitCritical+0x44>
 800afc4:	2300      	movs	r3, #0
 800afc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	f383 8811 	msr	BASEPRI, r3
}
 800afce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800afd0:	bf00      	nop
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr
 800afdc:	20000010 	.word	0x20000010

0800afe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800afe0:	f3ef 8009 	mrs	r0, PSP
 800afe4:	f3bf 8f6f 	isb	sy
 800afe8:	4b15      	ldr	r3, [pc, #84]	@ (800b040 <pxCurrentTCBConst>)
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	f01e 0f10 	tst.w	lr, #16
 800aff0:	bf08      	it	eq
 800aff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800affa:	6010      	str	r0, [r2, #0]
 800affc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b004:	f380 8811 	msr	BASEPRI, r0
 800b008:	f3bf 8f4f 	dsb	sy
 800b00c:	f3bf 8f6f 	isb	sy
 800b010:	f7ff fcd8 	bl	800a9c4 <vTaskSwitchContext>
 800b014:	f04f 0000 	mov.w	r0, #0
 800b018:	f380 8811 	msr	BASEPRI, r0
 800b01c:	bc09      	pop	{r0, r3}
 800b01e:	6819      	ldr	r1, [r3, #0]
 800b020:	6808      	ldr	r0, [r1, #0]
 800b022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b026:	f01e 0f10 	tst.w	lr, #16
 800b02a:	bf08      	it	eq
 800b02c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b030:	f380 8809 	msr	PSP, r0
 800b034:	f3bf 8f6f 	isb	sy
 800b038:	4770      	bx	lr
 800b03a:	bf00      	nop
 800b03c:	f3af 8000 	nop.w

0800b040 <pxCurrentTCBConst>:
 800b040:	20025e94 	.word	0x20025e94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b044:	bf00      	nop
 800b046:	bf00      	nop

0800b048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b082      	sub	sp, #8
 800b04c:	af00      	add	r7, sp, #0
	__asm volatile
 800b04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b052:	f383 8811 	msr	BASEPRI, r3
 800b056:	f3bf 8f6f 	isb	sy
 800b05a:	f3bf 8f4f 	dsb	sy
 800b05e:	607b      	str	r3, [r7, #4]
}
 800b060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b062:	f7ff fbf5 	bl	800a850 <xTaskIncrementTick>
 800b066:	4603      	mov	r3, r0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d003      	beq.n	800b074 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b06c:	4b06      	ldr	r3, [pc, #24]	@ (800b088 <SysTick_Handler+0x40>)
 800b06e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b072:	601a      	str	r2, [r3, #0]
 800b074:	2300      	movs	r3, #0
 800b076:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	f383 8811 	msr	BASEPRI, r3
}
 800b07e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b080:	bf00      	nop
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}
 800b088:	e000ed04 	.word	0xe000ed04

0800b08c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b08c:	b480      	push	{r7}
 800b08e:	b085      	sub	sp, #20
 800b090:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b092:	f3ef 8305 	mrs	r3, IPSR
 800b096:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2b0f      	cmp	r3, #15
 800b09c:	d915      	bls.n	800b0ca <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b09e:	4a18      	ldr	r2, [pc, #96]	@ (800b100 <vPortValidateInterruptPriority+0x74>)
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	781b      	ldrb	r3, [r3, #0]
 800b0a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b0a8:	4b16      	ldr	r3, [pc, #88]	@ (800b104 <vPortValidateInterruptPriority+0x78>)
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	7afa      	ldrb	r2, [r7, #11]
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d20b      	bcs.n	800b0ca <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b6:	f383 8811 	msr	BASEPRI, r3
 800b0ba:	f3bf 8f6f 	isb	sy
 800b0be:	f3bf 8f4f 	dsb	sy
 800b0c2:	607b      	str	r3, [r7, #4]
}
 800b0c4:	bf00      	nop
 800b0c6:	bf00      	nop
 800b0c8:	e7fd      	b.n	800b0c6 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b0ca:	4b0f      	ldr	r3, [pc, #60]	@ (800b108 <vPortValidateInterruptPriority+0x7c>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b0d2:	4b0e      	ldr	r3, [pc, #56]	@ (800b10c <vPortValidateInterruptPriority+0x80>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d90b      	bls.n	800b0f2 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b0da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0de:	f383 8811 	msr	BASEPRI, r3
 800b0e2:	f3bf 8f6f 	isb	sy
 800b0e6:	f3bf 8f4f 	dsb	sy
 800b0ea:	603b      	str	r3, [r7, #0]
}
 800b0ec:	bf00      	nop
 800b0ee:	bf00      	nop
 800b0f0:	e7fd      	b.n	800b0ee <vPortValidateInterruptPriority+0x62>
	}
 800b0f2:	bf00      	nop
 800b0f4:	3714      	adds	r7, #20
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop
 800b100:	e000e3f0 	.word	0xe000e3f0
 800b104:	20025f78 	.word	0x20025f78
 800b108:	e000ed0c 	.word	0xe000ed0c
 800b10c:	20025f7c 	.word	0x20025f7c

0800b110 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b11e:	4618      	mov	r0, r3
 800b120:	f7fe fec0 	bl	8009ea4 <USBH_LL_IncTimer>
}
 800b124:	bf00      	nop
 800b126:	3708      	adds	r7, #8
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}

0800b12c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fe ff04 	bl	8009f48 <USBH_LL_Connect>
}
 800b140:	bf00      	nop
 800b142:	3708      	adds	r7, #8
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b156:	4618      	mov	r0, r3
 800b158:	f7fe ff19 	bl	8009f8e <USBH_LL_Disconnect>
}
 800b15c:	bf00      	nop
 800b15e:	3708      	adds	r7, #8
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}

0800b164 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b082      	sub	sp, #8
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	460b      	mov	r3, r1
 800b16e:	70fb      	strb	r3, [r7, #3]
 800b170:	4613      	mov	r3, r2
 800b172:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7fe ff39 	bl	8009ff2 <USBH_LL_NotifyURBChange>
#endif
}
 800b180:	bf00      	nop
 800b182:	3708      	adds	r7, #8
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b196:	4618      	mov	r0, r3
 800b198:	f7fe feae 	bl	8009ef8 <USBH_LL_PortEnabled>
}
 800b19c:	bf00      	nop
 800b19e:	3708      	adds	r7, #8
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b082      	sub	sp, #8
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7fe feba 	bl	8009f2c <USBH_LL_PortDisabled>
}
 800b1b8:	bf00      	nop
 800b1ba:	3708      	adds	r7, #8
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b084      	sub	sp, #16
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7f9 fa69 	bl	80046ae <HAL_HCD_Stop>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b1e0:	7bfb      	ldrb	r3, [r7, #15]
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f000 f808 	bl	800b1f8 <USBH_Get_USB_Status>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3710      	adds	r7, #16
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}
	...

0800b1f8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b085      	sub	sp, #20
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	4603      	mov	r3, r0
 800b200:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b202:	2300      	movs	r3, #0
 800b204:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b206:	79fb      	ldrb	r3, [r7, #7]
 800b208:	2b03      	cmp	r3, #3
 800b20a:	d817      	bhi.n	800b23c <USBH_Get_USB_Status+0x44>
 800b20c:	a201      	add	r2, pc, #4	@ (adr r2, 800b214 <USBH_Get_USB_Status+0x1c>)
 800b20e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b212:	bf00      	nop
 800b214:	0800b225 	.word	0x0800b225
 800b218:	0800b22b 	.word	0x0800b22b
 800b21c:	0800b231 	.word	0x0800b231
 800b220:	0800b237 	.word	0x0800b237
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b224:	2300      	movs	r3, #0
 800b226:	73fb      	strb	r3, [r7, #15]
    break;
 800b228:	e00b      	b.n	800b242 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b22a:	2302      	movs	r3, #2
 800b22c:	73fb      	strb	r3, [r7, #15]
    break;
 800b22e:	e008      	b.n	800b242 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b230:	2301      	movs	r3, #1
 800b232:	73fb      	strb	r3, [r7, #15]
    break;
 800b234:	e005      	b.n	800b242 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b236:	2302      	movs	r3, #2
 800b238:	73fb      	strb	r3, [r7, #15]
    break;
 800b23a:	e002      	b.n	800b242 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b23c:	2302      	movs	r3, #2
 800b23e:	73fb      	strb	r3, [r7, #15]
    break;
 800b240:	bf00      	nop
  }
  return usb_status;
 800b242:	7bfb      	ldrb	r3, [r7, #15]
}
 800b244:	4618      	mov	r0, r3
 800b246:	3714      	adds	r7, #20
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr

0800b250 <malloc>:
 800b250:	4b02      	ldr	r3, [pc, #8]	@ (800b25c <malloc+0xc>)
 800b252:	4601      	mov	r1, r0
 800b254:	6818      	ldr	r0, [r3, #0]
 800b256:	f000 b825 	b.w	800b2a4 <_malloc_r>
 800b25a:	bf00      	nop
 800b25c:	20000020 	.word	0x20000020

0800b260 <sbrk_aligned>:
 800b260:	b570      	push	{r4, r5, r6, lr}
 800b262:	4e0f      	ldr	r6, [pc, #60]	@ (800b2a0 <sbrk_aligned+0x40>)
 800b264:	460c      	mov	r4, r1
 800b266:	6831      	ldr	r1, [r6, #0]
 800b268:	4605      	mov	r5, r0
 800b26a:	b911      	cbnz	r1, 800b272 <sbrk_aligned+0x12>
 800b26c:	f000 ff46 	bl	800c0fc <_sbrk_r>
 800b270:	6030      	str	r0, [r6, #0]
 800b272:	4621      	mov	r1, r4
 800b274:	4628      	mov	r0, r5
 800b276:	f000 ff41 	bl	800c0fc <_sbrk_r>
 800b27a:	1c43      	adds	r3, r0, #1
 800b27c:	d103      	bne.n	800b286 <sbrk_aligned+0x26>
 800b27e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b282:	4620      	mov	r0, r4
 800b284:	bd70      	pop	{r4, r5, r6, pc}
 800b286:	1cc4      	adds	r4, r0, #3
 800b288:	f024 0403 	bic.w	r4, r4, #3
 800b28c:	42a0      	cmp	r0, r4
 800b28e:	d0f8      	beq.n	800b282 <sbrk_aligned+0x22>
 800b290:	1a21      	subs	r1, r4, r0
 800b292:	4628      	mov	r0, r5
 800b294:	f000 ff32 	bl	800c0fc <_sbrk_r>
 800b298:	3001      	adds	r0, #1
 800b29a:	d1f2      	bne.n	800b282 <sbrk_aligned+0x22>
 800b29c:	e7ef      	b.n	800b27e <sbrk_aligned+0x1e>
 800b29e:	bf00      	nop
 800b2a0:	20026360 	.word	0x20026360

0800b2a4 <_malloc_r>:
 800b2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2a8:	1ccd      	adds	r5, r1, #3
 800b2aa:	f025 0503 	bic.w	r5, r5, #3
 800b2ae:	3508      	adds	r5, #8
 800b2b0:	2d0c      	cmp	r5, #12
 800b2b2:	bf38      	it	cc
 800b2b4:	250c      	movcc	r5, #12
 800b2b6:	2d00      	cmp	r5, #0
 800b2b8:	4606      	mov	r6, r0
 800b2ba:	db01      	blt.n	800b2c0 <_malloc_r+0x1c>
 800b2bc:	42a9      	cmp	r1, r5
 800b2be:	d904      	bls.n	800b2ca <_malloc_r+0x26>
 800b2c0:	230c      	movs	r3, #12
 800b2c2:	6033      	str	r3, [r6, #0]
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3a0 <_malloc_r+0xfc>
 800b2ce:	f000 f869 	bl	800b3a4 <__malloc_lock>
 800b2d2:	f8d8 3000 	ldr.w	r3, [r8]
 800b2d6:	461c      	mov	r4, r3
 800b2d8:	bb44      	cbnz	r4, 800b32c <_malloc_r+0x88>
 800b2da:	4629      	mov	r1, r5
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f7ff ffbf 	bl	800b260 <sbrk_aligned>
 800b2e2:	1c43      	adds	r3, r0, #1
 800b2e4:	4604      	mov	r4, r0
 800b2e6:	d158      	bne.n	800b39a <_malloc_r+0xf6>
 800b2e8:	f8d8 4000 	ldr.w	r4, [r8]
 800b2ec:	4627      	mov	r7, r4
 800b2ee:	2f00      	cmp	r7, #0
 800b2f0:	d143      	bne.n	800b37a <_malloc_r+0xd6>
 800b2f2:	2c00      	cmp	r4, #0
 800b2f4:	d04b      	beq.n	800b38e <_malloc_r+0xea>
 800b2f6:	6823      	ldr	r3, [r4, #0]
 800b2f8:	4639      	mov	r1, r7
 800b2fa:	4630      	mov	r0, r6
 800b2fc:	eb04 0903 	add.w	r9, r4, r3
 800b300:	f000 fefc 	bl	800c0fc <_sbrk_r>
 800b304:	4581      	cmp	r9, r0
 800b306:	d142      	bne.n	800b38e <_malloc_r+0xea>
 800b308:	6821      	ldr	r1, [r4, #0]
 800b30a:	1a6d      	subs	r5, r5, r1
 800b30c:	4629      	mov	r1, r5
 800b30e:	4630      	mov	r0, r6
 800b310:	f7ff ffa6 	bl	800b260 <sbrk_aligned>
 800b314:	3001      	adds	r0, #1
 800b316:	d03a      	beq.n	800b38e <_malloc_r+0xea>
 800b318:	6823      	ldr	r3, [r4, #0]
 800b31a:	442b      	add	r3, r5
 800b31c:	6023      	str	r3, [r4, #0]
 800b31e:	f8d8 3000 	ldr.w	r3, [r8]
 800b322:	685a      	ldr	r2, [r3, #4]
 800b324:	bb62      	cbnz	r2, 800b380 <_malloc_r+0xdc>
 800b326:	f8c8 7000 	str.w	r7, [r8]
 800b32a:	e00f      	b.n	800b34c <_malloc_r+0xa8>
 800b32c:	6822      	ldr	r2, [r4, #0]
 800b32e:	1b52      	subs	r2, r2, r5
 800b330:	d420      	bmi.n	800b374 <_malloc_r+0xd0>
 800b332:	2a0b      	cmp	r2, #11
 800b334:	d917      	bls.n	800b366 <_malloc_r+0xc2>
 800b336:	1961      	adds	r1, r4, r5
 800b338:	42a3      	cmp	r3, r4
 800b33a:	6025      	str	r5, [r4, #0]
 800b33c:	bf18      	it	ne
 800b33e:	6059      	strne	r1, [r3, #4]
 800b340:	6863      	ldr	r3, [r4, #4]
 800b342:	bf08      	it	eq
 800b344:	f8c8 1000 	streq.w	r1, [r8]
 800b348:	5162      	str	r2, [r4, r5]
 800b34a:	604b      	str	r3, [r1, #4]
 800b34c:	4630      	mov	r0, r6
 800b34e:	f000 f82f 	bl	800b3b0 <__malloc_unlock>
 800b352:	f104 000b 	add.w	r0, r4, #11
 800b356:	1d23      	adds	r3, r4, #4
 800b358:	f020 0007 	bic.w	r0, r0, #7
 800b35c:	1ac2      	subs	r2, r0, r3
 800b35e:	bf1c      	itt	ne
 800b360:	1a1b      	subne	r3, r3, r0
 800b362:	50a3      	strne	r3, [r4, r2]
 800b364:	e7af      	b.n	800b2c6 <_malloc_r+0x22>
 800b366:	6862      	ldr	r2, [r4, #4]
 800b368:	42a3      	cmp	r3, r4
 800b36a:	bf0c      	ite	eq
 800b36c:	f8c8 2000 	streq.w	r2, [r8]
 800b370:	605a      	strne	r2, [r3, #4]
 800b372:	e7eb      	b.n	800b34c <_malloc_r+0xa8>
 800b374:	4623      	mov	r3, r4
 800b376:	6864      	ldr	r4, [r4, #4]
 800b378:	e7ae      	b.n	800b2d8 <_malloc_r+0x34>
 800b37a:	463c      	mov	r4, r7
 800b37c:	687f      	ldr	r7, [r7, #4]
 800b37e:	e7b6      	b.n	800b2ee <_malloc_r+0x4a>
 800b380:	461a      	mov	r2, r3
 800b382:	685b      	ldr	r3, [r3, #4]
 800b384:	42a3      	cmp	r3, r4
 800b386:	d1fb      	bne.n	800b380 <_malloc_r+0xdc>
 800b388:	2300      	movs	r3, #0
 800b38a:	6053      	str	r3, [r2, #4]
 800b38c:	e7de      	b.n	800b34c <_malloc_r+0xa8>
 800b38e:	230c      	movs	r3, #12
 800b390:	6033      	str	r3, [r6, #0]
 800b392:	4630      	mov	r0, r6
 800b394:	f000 f80c 	bl	800b3b0 <__malloc_unlock>
 800b398:	e794      	b.n	800b2c4 <_malloc_r+0x20>
 800b39a:	6005      	str	r5, [r0, #0]
 800b39c:	e7d6      	b.n	800b34c <_malloc_r+0xa8>
 800b39e:	bf00      	nop
 800b3a0:	20026364 	.word	0x20026364

0800b3a4 <__malloc_lock>:
 800b3a4:	4801      	ldr	r0, [pc, #4]	@ (800b3ac <__malloc_lock+0x8>)
 800b3a6:	f000 bef6 	b.w	800c196 <__retarget_lock_acquire_recursive>
 800b3aa:	bf00      	nop
 800b3ac:	200264a8 	.word	0x200264a8

0800b3b0 <__malloc_unlock>:
 800b3b0:	4801      	ldr	r0, [pc, #4]	@ (800b3b8 <__malloc_unlock+0x8>)
 800b3b2:	f000 bef1 	b.w	800c198 <__retarget_lock_release_recursive>
 800b3b6:	bf00      	nop
 800b3b8:	200264a8 	.word	0x200264a8

0800b3bc <__cvt>:
 800b3bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c0:	ec57 6b10 	vmov	r6, r7, d0
 800b3c4:	2f00      	cmp	r7, #0
 800b3c6:	460c      	mov	r4, r1
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	463b      	mov	r3, r7
 800b3cc:	bfbb      	ittet	lt
 800b3ce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b3d2:	461f      	movlt	r7, r3
 800b3d4:	2300      	movge	r3, #0
 800b3d6:	232d      	movlt	r3, #45	@ 0x2d
 800b3d8:	700b      	strb	r3, [r1, #0]
 800b3da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3dc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b3e0:	4691      	mov	r9, r2
 800b3e2:	f023 0820 	bic.w	r8, r3, #32
 800b3e6:	bfbc      	itt	lt
 800b3e8:	4632      	movlt	r2, r6
 800b3ea:	4616      	movlt	r6, r2
 800b3ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b3f0:	d005      	beq.n	800b3fe <__cvt+0x42>
 800b3f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b3f6:	d100      	bne.n	800b3fa <__cvt+0x3e>
 800b3f8:	3401      	adds	r4, #1
 800b3fa:	2102      	movs	r1, #2
 800b3fc:	e000      	b.n	800b400 <__cvt+0x44>
 800b3fe:	2103      	movs	r1, #3
 800b400:	ab03      	add	r3, sp, #12
 800b402:	9301      	str	r3, [sp, #4]
 800b404:	ab02      	add	r3, sp, #8
 800b406:	9300      	str	r3, [sp, #0]
 800b408:	ec47 6b10 	vmov	d0, r6, r7
 800b40c:	4653      	mov	r3, sl
 800b40e:	4622      	mov	r2, r4
 800b410:	f000 ff5a 	bl	800c2c8 <_dtoa_r>
 800b414:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b418:	4605      	mov	r5, r0
 800b41a:	d119      	bne.n	800b450 <__cvt+0x94>
 800b41c:	f019 0f01 	tst.w	r9, #1
 800b420:	d00e      	beq.n	800b440 <__cvt+0x84>
 800b422:	eb00 0904 	add.w	r9, r0, r4
 800b426:	2200      	movs	r2, #0
 800b428:	2300      	movs	r3, #0
 800b42a:	4630      	mov	r0, r6
 800b42c:	4639      	mov	r1, r7
 800b42e:	f7f5 fb5b 	bl	8000ae8 <__aeabi_dcmpeq>
 800b432:	b108      	cbz	r0, 800b438 <__cvt+0x7c>
 800b434:	f8cd 900c 	str.w	r9, [sp, #12]
 800b438:	2230      	movs	r2, #48	@ 0x30
 800b43a:	9b03      	ldr	r3, [sp, #12]
 800b43c:	454b      	cmp	r3, r9
 800b43e:	d31e      	bcc.n	800b47e <__cvt+0xc2>
 800b440:	9b03      	ldr	r3, [sp, #12]
 800b442:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b444:	1b5b      	subs	r3, r3, r5
 800b446:	4628      	mov	r0, r5
 800b448:	6013      	str	r3, [r2, #0]
 800b44a:	b004      	add	sp, #16
 800b44c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b450:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b454:	eb00 0904 	add.w	r9, r0, r4
 800b458:	d1e5      	bne.n	800b426 <__cvt+0x6a>
 800b45a:	7803      	ldrb	r3, [r0, #0]
 800b45c:	2b30      	cmp	r3, #48	@ 0x30
 800b45e:	d10a      	bne.n	800b476 <__cvt+0xba>
 800b460:	2200      	movs	r2, #0
 800b462:	2300      	movs	r3, #0
 800b464:	4630      	mov	r0, r6
 800b466:	4639      	mov	r1, r7
 800b468:	f7f5 fb3e 	bl	8000ae8 <__aeabi_dcmpeq>
 800b46c:	b918      	cbnz	r0, 800b476 <__cvt+0xba>
 800b46e:	f1c4 0401 	rsb	r4, r4, #1
 800b472:	f8ca 4000 	str.w	r4, [sl]
 800b476:	f8da 3000 	ldr.w	r3, [sl]
 800b47a:	4499      	add	r9, r3
 800b47c:	e7d3      	b.n	800b426 <__cvt+0x6a>
 800b47e:	1c59      	adds	r1, r3, #1
 800b480:	9103      	str	r1, [sp, #12]
 800b482:	701a      	strb	r2, [r3, #0]
 800b484:	e7d9      	b.n	800b43a <__cvt+0x7e>

0800b486 <__exponent>:
 800b486:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b488:	2900      	cmp	r1, #0
 800b48a:	bfba      	itte	lt
 800b48c:	4249      	neglt	r1, r1
 800b48e:	232d      	movlt	r3, #45	@ 0x2d
 800b490:	232b      	movge	r3, #43	@ 0x2b
 800b492:	2909      	cmp	r1, #9
 800b494:	7002      	strb	r2, [r0, #0]
 800b496:	7043      	strb	r3, [r0, #1]
 800b498:	dd29      	ble.n	800b4ee <__exponent+0x68>
 800b49a:	f10d 0307 	add.w	r3, sp, #7
 800b49e:	461d      	mov	r5, r3
 800b4a0:	270a      	movs	r7, #10
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	fbb1 f6f7 	udiv	r6, r1, r7
 800b4a8:	fb07 1416 	mls	r4, r7, r6, r1
 800b4ac:	3430      	adds	r4, #48	@ 0x30
 800b4ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	2c63      	cmp	r4, #99	@ 0x63
 800b4b6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	dcf1      	bgt.n	800b4a2 <__exponent+0x1c>
 800b4be:	3130      	adds	r1, #48	@ 0x30
 800b4c0:	1e94      	subs	r4, r2, #2
 800b4c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b4c6:	1c41      	adds	r1, r0, #1
 800b4c8:	4623      	mov	r3, r4
 800b4ca:	42ab      	cmp	r3, r5
 800b4cc:	d30a      	bcc.n	800b4e4 <__exponent+0x5e>
 800b4ce:	f10d 0309 	add.w	r3, sp, #9
 800b4d2:	1a9b      	subs	r3, r3, r2
 800b4d4:	42ac      	cmp	r4, r5
 800b4d6:	bf88      	it	hi
 800b4d8:	2300      	movhi	r3, #0
 800b4da:	3302      	adds	r3, #2
 800b4dc:	4403      	add	r3, r0
 800b4de:	1a18      	subs	r0, r3, r0
 800b4e0:	b003      	add	sp, #12
 800b4e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b4e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b4ec:	e7ed      	b.n	800b4ca <__exponent+0x44>
 800b4ee:	2330      	movs	r3, #48	@ 0x30
 800b4f0:	3130      	adds	r1, #48	@ 0x30
 800b4f2:	7083      	strb	r3, [r0, #2]
 800b4f4:	70c1      	strb	r1, [r0, #3]
 800b4f6:	1d03      	adds	r3, r0, #4
 800b4f8:	e7f1      	b.n	800b4de <__exponent+0x58>
	...

0800b4fc <_printf_float>:
 800b4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b500:	b08d      	sub	sp, #52	@ 0x34
 800b502:	460c      	mov	r4, r1
 800b504:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b508:	4616      	mov	r6, r2
 800b50a:	461f      	mov	r7, r3
 800b50c:	4605      	mov	r5, r0
 800b50e:	f000 fdbd 	bl	800c08c <_localeconv_r>
 800b512:	6803      	ldr	r3, [r0, #0]
 800b514:	9304      	str	r3, [sp, #16]
 800b516:	4618      	mov	r0, r3
 800b518:	f7f4 feba 	bl	8000290 <strlen>
 800b51c:	2300      	movs	r3, #0
 800b51e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b520:	f8d8 3000 	ldr.w	r3, [r8]
 800b524:	9005      	str	r0, [sp, #20]
 800b526:	3307      	adds	r3, #7
 800b528:	f023 0307 	bic.w	r3, r3, #7
 800b52c:	f103 0208 	add.w	r2, r3, #8
 800b530:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b534:	f8d4 b000 	ldr.w	fp, [r4]
 800b538:	f8c8 2000 	str.w	r2, [r8]
 800b53c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b540:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b544:	9307      	str	r3, [sp, #28]
 800b546:	f8cd 8018 	str.w	r8, [sp, #24]
 800b54a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b54e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b552:	4b9c      	ldr	r3, [pc, #624]	@ (800b7c4 <_printf_float+0x2c8>)
 800b554:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b558:	f7f5 faf8 	bl	8000b4c <__aeabi_dcmpun>
 800b55c:	bb70      	cbnz	r0, 800b5bc <_printf_float+0xc0>
 800b55e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b562:	4b98      	ldr	r3, [pc, #608]	@ (800b7c4 <_printf_float+0x2c8>)
 800b564:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b568:	f7f5 fad2 	bl	8000b10 <__aeabi_dcmple>
 800b56c:	bb30      	cbnz	r0, 800b5bc <_printf_float+0xc0>
 800b56e:	2200      	movs	r2, #0
 800b570:	2300      	movs	r3, #0
 800b572:	4640      	mov	r0, r8
 800b574:	4649      	mov	r1, r9
 800b576:	f7f5 fac1 	bl	8000afc <__aeabi_dcmplt>
 800b57a:	b110      	cbz	r0, 800b582 <_printf_float+0x86>
 800b57c:	232d      	movs	r3, #45	@ 0x2d
 800b57e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b582:	4a91      	ldr	r2, [pc, #580]	@ (800b7c8 <_printf_float+0x2cc>)
 800b584:	4b91      	ldr	r3, [pc, #580]	@ (800b7cc <_printf_float+0x2d0>)
 800b586:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b58a:	bf8c      	ite	hi
 800b58c:	4690      	movhi	r8, r2
 800b58e:	4698      	movls	r8, r3
 800b590:	2303      	movs	r3, #3
 800b592:	6123      	str	r3, [r4, #16]
 800b594:	f02b 0304 	bic.w	r3, fp, #4
 800b598:	6023      	str	r3, [r4, #0]
 800b59a:	f04f 0900 	mov.w	r9, #0
 800b59e:	9700      	str	r7, [sp, #0]
 800b5a0:	4633      	mov	r3, r6
 800b5a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	f000 f9d2 	bl	800b950 <_printf_common>
 800b5ac:	3001      	adds	r0, #1
 800b5ae:	f040 808d 	bne.w	800b6cc <_printf_float+0x1d0>
 800b5b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5b6:	b00d      	add	sp, #52	@ 0x34
 800b5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5bc:	4642      	mov	r2, r8
 800b5be:	464b      	mov	r3, r9
 800b5c0:	4640      	mov	r0, r8
 800b5c2:	4649      	mov	r1, r9
 800b5c4:	f7f5 fac2 	bl	8000b4c <__aeabi_dcmpun>
 800b5c8:	b140      	cbz	r0, 800b5dc <_printf_float+0xe0>
 800b5ca:	464b      	mov	r3, r9
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	bfbc      	itt	lt
 800b5d0:	232d      	movlt	r3, #45	@ 0x2d
 800b5d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b5d6:	4a7e      	ldr	r2, [pc, #504]	@ (800b7d0 <_printf_float+0x2d4>)
 800b5d8:	4b7e      	ldr	r3, [pc, #504]	@ (800b7d4 <_printf_float+0x2d8>)
 800b5da:	e7d4      	b.n	800b586 <_printf_float+0x8a>
 800b5dc:	6863      	ldr	r3, [r4, #4]
 800b5de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b5e2:	9206      	str	r2, [sp, #24]
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	d13b      	bne.n	800b660 <_printf_float+0x164>
 800b5e8:	2306      	movs	r3, #6
 800b5ea:	6063      	str	r3, [r4, #4]
 800b5ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	6022      	str	r2, [r4, #0]
 800b5f4:	9303      	str	r3, [sp, #12]
 800b5f6:	ab0a      	add	r3, sp, #40	@ 0x28
 800b5f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b5fc:	ab09      	add	r3, sp, #36	@ 0x24
 800b5fe:	9300      	str	r3, [sp, #0]
 800b600:	6861      	ldr	r1, [r4, #4]
 800b602:	ec49 8b10 	vmov	d0, r8, r9
 800b606:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b60a:	4628      	mov	r0, r5
 800b60c:	f7ff fed6 	bl	800b3bc <__cvt>
 800b610:	9b06      	ldr	r3, [sp, #24]
 800b612:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b614:	2b47      	cmp	r3, #71	@ 0x47
 800b616:	4680      	mov	r8, r0
 800b618:	d129      	bne.n	800b66e <_printf_float+0x172>
 800b61a:	1cc8      	adds	r0, r1, #3
 800b61c:	db02      	blt.n	800b624 <_printf_float+0x128>
 800b61e:	6863      	ldr	r3, [r4, #4]
 800b620:	4299      	cmp	r1, r3
 800b622:	dd41      	ble.n	800b6a8 <_printf_float+0x1ac>
 800b624:	f1aa 0a02 	sub.w	sl, sl, #2
 800b628:	fa5f fa8a 	uxtb.w	sl, sl
 800b62c:	3901      	subs	r1, #1
 800b62e:	4652      	mov	r2, sl
 800b630:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b634:	9109      	str	r1, [sp, #36]	@ 0x24
 800b636:	f7ff ff26 	bl	800b486 <__exponent>
 800b63a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b63c:	1813      	adds	r3, r2, r0
 800b63e:	2a01      	cmp	r2, #1
 800b640:	4681      	mov	r9, r0
 800b642:	6123      	str	r3, [r4, #16]
 800b644:	dc02      	bgt.n	800b64c <_printf_float+0x150>
 800b646:	6822      	ldr	r2, [r4, #0]
 800b648:	07d2      	lsls	r2, r2, #31
 800b64a:	d501      	bpl.n	800b650 <_printf_float+0x154>
 800b64c:	3301      	adds	r3, #1
 800b64e:	6123      	str	r3, [r4, #16]
 800b650:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b654:	2b00      	cmp	r3, #0
 800b656:	d0a2      	beq.n	800b59e <_printf_float+0xa2>
 800b658:	232d      	movs	r3, #45	@ 0x2d
 800b65a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b65e:	e79e      	b.n	800b59e <_printf_float+0xa2>
 800b660:	9a06      	ldr	r2, [sp, #24]
 800b662:	2a47      	cmp	r2, #71	@ 0x47
 800b664:	d1c2      	bne.n	800b5ec <_printf_float+0xf0>
 800b666:	2b00      	cmp	r3, #0
 800b668:	d1c0      	bne.n	800b5ec <_printf_float+0xf0>
 800b66a:	2301      	movs	r3, #1
 800b66c:	e7bd      	b.n	800b5ea <_printf_float+0xee>
 800b66e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b672:	d9db      	bls.n	800b62c <_printf_float+0x130>
 800b674:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b678:	d118      	bne.n	800b6ac <_printf_float+0x1b0>
 800b67a:	2900      	cmp	r1, #0
 800b67c:	6863      	ldr	r3, [r4, #4]
 800b67e:	dd0b      	ble.n	800b698 <_printf_float+0x19c>
 800b680:	6121      	str	r1, [r4, #16]
 800b682:	b913      	cbnz	r3, 800b68a <_printf_float+0x18e>
 800b684:	6822      	ldr	r2, [r4, #0]
 800b686:	07d0      	lsls	r0, r2, #31
 800b688:	d502      	bpl.n	800b690 <_printf_float+0x194>
 800b68a:	3301      	adds	r3, #1
 800b68c:	440b      	add	r3, r1
 800b68e:	6123      	str	r3, [r4, #16]
 800b690:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b692:	f04f 0900 	mov.w	r9, #0
 800b696:	e7db      	b.n	800b650 <_printf_float+0x154>
 800b698:	b913      	cbnz	r3, 800b6a0 <_printf_float+0x1a4>
 800b69a:	6822      	ldr	r2, [r4, #0]
 800b69c:	07d2      	lsls	r2, r2, #31
 800b69e:	d501      	bpl.n	800b6a4 <_printf_float+0x1a8>
 800b6a0:	3302      	adds	r3, #2
 800b6a2:	e7f4      	b.n	800b68e <_printf_float+0x192>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e7f2      	b.n	800b68e <_printf_float+0x192>
 800b6a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6ae:	4299      	cmp	r1, r3
 800b6b0:	db05      	blt.n	800b6be <_printf_float+0x1c2>
 800b6b2:	6823      	ldr	r3, [r4, #0]
 800b6b4:	6121      	str	r1, [r4, #16]
 800b6b6:	07d8      	lsls	r0, r3, #31
 800b6b8:	d5ea      	bpl.n	800b690 <_printf_float+0x194>
 800b6ba:	1c4b      	adds	r3, r1, #1
 800b6bc:	e7e7      	b.n	800b68e <_printf_float+0x192>
 800b6be:	2900      	cmp	r1, #0
 800b6c0:	bfd4      	ite	le
 800b6c2:	f1c1 0202 	rsble	r2, r1, #2
 800b6c6:	2201      	movgt	r2, #1
 800b6c8:	4413      	add	r3, r2
 800b6ca:	e7e0      	b.n	800b68e <_printf_float+0x192>
 800b6cc:	6823      	ldr	r3, [r4, #0]
 800b6ce:	055a      	lsls	r2, r3, #21
 800b6d0:	d407      	bmi.n	800b6e2 <_printf_float+0x1e6>
 800b6d2:	6923      	ldr	r3, [r4, #16]
 800b6d4:	4642      	mov	r2, r8
 800b6d6:	4631      	mov	r1, r6
 800b6d8:	4628      	mov	r0, r5
 800b6da:	47b8      	blx	r7
 800b6dc:	3001      	adds	r0, #1
 800b6de:	d12b      	bne.n	800b738 <_printf_float+0x23c>
 800b6e0:	e767      	b.n	800b5b2 <_printf_float+0xb6>
 800b6e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b6e6:	f240 80dd 	bls.w	800b8a4 <_printf_float+0x3a8>
 800b6ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	f7f5 f9f9 	bl	8000ae8 <__aeabi_dcmpeq>
 800b6f6:	2800      	cmp	r0, #0
 800b6f8:	d033      	beq.n	800b762 <_printf_float+0x266>
 800b6fa:	4a37      	ldr	r2, [pc, #220]	@ (800b7d8 <_printf_float+0x2dc>)
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	4631      	mov	r1, r6
 800b700:	4628      	mov	r0, r5
 800b702:	47b8      	blx	r7
 800b704:	3001      	adds	r0, #1
 800b706:	f43f af54 	beq.w	800b5b2 <_printf_float+0xb6>
 800b70a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b70e:	4543      	cmp	r3, r8
 800b710:	db02      	blt.n	800b718 <_printf_float+0x21c>
 800b712:	6823      	ldr	r3, [r4, #0]
 800b714:	07d8      	lsls	r0, r3, #31
 800b716:	d50f      	bpl.n	800b738 <_printf_float+0x23c>
 800b718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b71c:	4631      	mov	r1, r6
 800b71e:	4628      	mov	r0, r5
 800b720:	47b8      	blx	r7
 800b722:	3001      	adds	r0, #1
 800b724:	f43f af45 	beq.w	800b5b2 <_printf_float+0xb6>
 800b728:	f04f 0900 	mov.w	r9, #0
 800b72c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b730:	f104 0a1a 	add.w	sl, r4, #26
 800b734:	45c8      	cmp	r8, r9
 800b736:	dc09      	bgt.n	800b74c <_printf_float+0x250>
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	079b      	lsls	r3, r3, #30
 800b73c:	f100 8103 	bmi.w	800b946 <_printf_float+0x44a>
 800b740:	68e0      	ldr	r0, [r4, #12]
 800b742:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b744:	4298      	cmp	r0, r3
 800b746:	bfb8      	it	lt
 800b748:	4618      	movlt	r0, r3
 800b74a:	e734      	b.n	800b5b6 <_printf_float+0xba>
 800b74c:	2301      	movs	r3, #1
 800b74e:	4652      	mov	r2, sl
 800b750:	4631      	mov	r1, r6
 800b752:	4628      	mov	r0, r5
 800b754:	47b8      	blx	r7
 800b756:	3001      	adds	r0, #1
 800b758:	f43f af2b 	beq.w	800b5b2 <_printf_float+0xb6>
 800b75c:	f109 0901 	add.w	r9, r9, #1
 800b760:	e7e8      	b.n	800b734 <_printf_float+0x238>
 800b762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b764:	2b00      	cmp	r3, #0
 800b766:	dc39      	bgt.n	800b7dc <_printf_float+0x2e0>
 800b768:	4a1b      	ldr	r2, [pc, #108]	@ (800b7d8 <_printf_float+0x2dc>)
 800b76a:	2301      	movs	r3, #1
 800b76c:	4631      	mov	r1, r6
 800b76e:	4628      	mov	r0, r5
 800b770:	47b8      	blx	r7
 800b772:	3001      	adds	r0, #1
 800b774:	f43f af1d 	beq.w	800b5b2 <_printf_float+0xb6>
 800b778:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b77c:	ea59 0303 	orrs.w	r3, r9, r3
 800b780:	d102      	bne.n	800b788 <_printf_float+0x28c>
 800b782:	6823      	ldr	r3, [r4, #0]
 800b784:	07d9      	lsls	r1, r3, #31
 800b786:	d5d7      	bpl.n	800b738 <_printf_float+0x23c>
 800b788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b78c:	4631      	mov	r1, r6
 800b78e:	4628      	mov	r0, r5
 800b790:	47b8      	blx	r7
 800b792:	3001      	adds	r0, #1
 800b794:	f43f af0d 	beq.w	800b5b2 <_printf_float+0xb6>
 800b798:	f04f 0a00 	mov.w	sl, #0
 800b79c:	f104 0b1a 	add.w	fp, r4, #26
 800b7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a2:	425b      	negs	r3, r3
 800b7a4:	4553      	cmp	r3, sl
 800b7a6:	dc01      	bgt.n	800b7ac <_printf_float+0x2b0>
 800b7a8:	464b      	mov	r3, r9
 800b7aa:	e793      	b.n	800b6d4 <_printf_float+0x1d8>
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	465a      	mov	r2, fp
 800b7b0:	4631      	mov	r1, r6
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	47b8      	blx	r7
 800b7b6:	3001      	adds	r0, #1
 800b7b8:	f43f aefb 	beq.w	800b5b2 <_printf_float+0xb6>
 800b7bc:	f10a 0a01 	add.w	sl, sl, #1
 800b7c0:	e7ee      	b.n	800b7a0 <_printf_float+0x2a4>
 800b7c2:	bf00      	nop
 800b7c4:	7fefffff 	.word	0x7fefffff
 800b7c8:	0800ddb8 	.word	0x0800ddb8
 800b7cc:	0800ddb4 	.word	0x0800ddb4
 800b7d0:	0800ddc0 	.word	0x0800ddc0
 800b7d4:	0800ddbc 	.word	0x0800ddbc
 800b7d8:	0800ddc4 	.word	0x0800ddc4
 800b7dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b7de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b7e2:	4553      	cmp	r3, sl
 800b7e4:	bfa8      	it	ge
 800b7e6:	4653      	movge	r3, sl
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	4699      	mov	r9, r3
 800b7ec:	dc36      	bgt.n	800b85c <_printf_float+0x360>
 800b7ee:	f04f 0b00 	mov.w	fp, #0
 800b7f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7f6:	f104 021a 	add.w	r2, r4, #26
 800b7fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b7fc:	9306      	str	r3, [sp, #24]
 800b7fe:	eba3 0309 	sub.w	r3, r3, r9
 800b802:	455b      	cmp	r3, fp
 800b804:	dc31      	bgt.n	800b86a <_printf_float+0x36e>
 800b806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b808:	459a      	cmp	sl, r3
 800b80a:	dc3a      	bgt.n	800b882 <_printf_float+0x386>
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	07da      	lsls	r2, r3, #31
 800b810:	d437      	bmi.n	800b882 <_printf_float+0x386>
 800b812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b814:	ebaa 0903 	sub.w	r9, sl, r3
 800b818:	9b06      	ldr	r3, [sp, #24]
 800b81a:	ebaa 0303 	sub.w	r3, sl, r3
 800b81e:	4599      	cmp	r9, r3
 800b820:	bfa8      	it	ge
 800b822:	4699      	movge	r9, r3
 800b824:	f1b9 0f00 	cmp.w	r9, #0
 800b828:	dc33      	bgt.n	800b892 <_printf_float+0x396>
 800b82a:	f04f 0800 	mov.w	r8, #0
 800b82e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b832:	f104 0b1a 	add.w	fp, r4, #26
 800b836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b838:	ebaa 0303 	sub.w	r3, sl, r3
 800b83c:	eba3 0309 	sub.w	r3, r3, r9
 800b840:	4543      	cmp	r3, r8
 800b842:	f77f af79 	ble.w	800b738 <_printf_float+0x23c>
 800b846:	2301      	movs	r3, #1
 800b848:	465a      	mov	r2, fp
 800b84a:	4631      	mov	r1, r6
 800b84c:	4628      	mov	r0, r5
 800b84e:	47b8      	blx	r7
 800b850:	3001      	adds	r0, #1
 800b852:	f43f aeae 	beq.w	800b5b2 <_printf_float+0xb6>
 800b856:	f108 0801 	add.w	r8, r8, #1
 800b85a:	e7ec      	b.n	800b836 <_printf_float+0x33a>
 800b85c:	4642      	mov	r2, r8
 800b85e:	4631      	mov	r1, r6
 800b860:	4628      	mov	r0, r5
 800b862:	47b8      	blx	r7
 800b864:	3001      	adds	r0, #1
 800b866:	d1c2      	bne.n	800b7ee <_printf_float+0x2f2>
 800b868:	e6a3      	b.n	800b5b2 <_printf_float+0xb6>
 800b86a:	2301      	movs	r3, #1
 800b86c:	4631      	mov	r1, r6
 800b86e:	4628      	mov	r0, r5
 800b870:	9206      	str	r2, [sp, #24]
 800b872:	47b8      	blx	r7
 800b874:	3001      	adds	r0, #1
 800b876:	f43f ae9c 	beq.w	800b5b2 <_printf_float+0xb6>
 800b87a:	9a06      	ldr	r2, [sp, #24]
 800b87c:	f10b 0b01 	add.w	fp, fp, #1
 800b880:	e7bb      	b.n	800b7fa <_printf_float+0x2fe>
 800b882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b886:	4631      	mov	r1, r6
 800b888:	4628      	mov	r0, r5
 800b88a:	47b8      	blx	r7
 800b88c:	3001      	adds	r0, #1
 800b88e:	d1c0      	bne.n	800b812 <_printf_float+0x316>
 800b890:	e68f      	b.n	800b5b2 <_printf_float+0xb6>
 800b892:	9a06      	ldr	r2, [sp, #24]
 800b894:	464b      	mov	r3, r9
 800b896:	4442      	add	r2, r8
 800b898:	4631      	mov	r1, r6
 800b89a:	4628      	mov	r0, r5
 800b89c:	47b8      	blx	r7
 800b89e:	3001      	adds	r0, #1
 800b8a0:	d1c3      	bne.n	800b82a <_printf_float+0x32e>
 800b8a2:	e686      	b.n	800b5b2 <_printf_float+0xb6>
 800b8a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b8a8:	f1ba 0f01 	cmp.w	sl, #1
 800b8ac:	dc01      	bgt.n	800b8b2 <_printf_float+0x3b6>
 800b8ae:	07db      	lsls	r3, r3, #31
 800b8b0:	d536      	bpl.n	800b920 <_printf_float+0x424>
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	4642      	mov	r2, r8
 800b8b6:	4631      	mov	r1, r6
 800b8b8:	4628      	mov	r0, r5
 800b8ba:	47b8      	blx	r7
 800b8bc:	3001      	adds	r0, #1
 800b8be:	f43f ae78 	beq.w	800b5b2 <_printf_float+0xb6>
 800b8c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8c6:	4631      	mov	r1, r6
 800b8c8:	4628      	mov	r0, r5
 800b8ca:	47b8      	blx	r7
 800b8cc:	3001      	adds	r0, #1
 800b8ce:	f43f ae70 	beq.w	800b5b2 <_printf_float+0xb6>
 800b8d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	2300      	movs	r3, #0
 800b8da:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b8de:	f7f5 f903 	bl	8000ae8 <__aeabi_dcmpeq>
 800b8e2:	b9c0      	cbnz	r0, 800b916 <_printf_float+0x41a>
 800b8e4:	4653      	mov	r3, sl
 800b8e6:	f108 0201 	add.w	r2, r8, #1
 800b8ea:	4631      	mov	r1, r6
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	47b8      	blx	r7
 800b8f0:	3001      	adds	r0, #1
 800b8f2:	d10c      	bne.n	800b90e <_printf_float+0x412>
 800b8f4:	e65d      	b.n	800b5b2 <_printf_float+0xb6>
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	465a      	mov	r2, fp
 800b8fa:	4631      	mov	r1, r6
 800b8fc:	4628      	mov	r0, r5
 800b8fe:	47b8      	blx	r7
 800b900:	3001      	adds	r0, #1
 800b902:	f43f ae56 	beq.w	800b5b2 <_printf_float+0xb6>
 800b906:	f108 0801 	add.w	r8, r8, #1
 800b90a:	45d0      	cmp	r8, sl
 800b90c:	dbf3      	blt.n	800b8f6 <_printf_float+0x3fa>
 800b90e:	464b      	mov	r3, r9
 800b910:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b914:	e6df      	b.n	800b6d6 <_printf_float+0x1da>
 800b916:	f04f 0800 	mov.w	r8, #0
 800b91a:	f104 0b1a 	add.w	fp, r4, #26
 800b91e:	e7f4      	b.n	800b90a <_printf_float+0x40e>
 800b920:	2301      	movs	r3, #1
 800b922:	4642      	mov	r2, r8
 800b924:	e7e1      	b.n	800b8ea <_printf_float+0x3ee>
 800b926:	2301      	movs	r3, #1
 800b928:	464a      	mov	r2, r9
 800b92a:	4631      	mov	r1, r6
 800b92c:	4628      	mov	r0, r5
 800b92e:	47b8      	blx	r7
 800b930:	3001      	adds	r0, #1
 800b932:	f43f ae3e 	beq.w	800b5b2 <_printf_float+0xb6>
 800b936:	f108 0801 	add.w	r8, r8, #1
 800b93a:	68e3      	ldr	r3, [r4, #12]
 800b93c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b93e:	1a5b      	subs	r3, r3, r1
 800b940:	4543      	cmp	r3, r8
 800b942:	dcf0      	bgt.n	800b926 <_printf_float+0x42a>
 800b944:	e6fc      	b.n	800b740 <_printf_float+0x244>
 800b946:	f04f 0800 	mov.w	r8, #0
 800b94a:	f104 0919 	add.w	r9, r4, #25
 800b94e:	e7f4      	b.n	800b93a <_printf_float+0x43e>

0800b950 <_printf_common>:
 800b950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b954:	4616      	mov	r6, r2
 800b956:	4698      	mov	r8, r3
 800b958:	688a      	ldr	r2, [r1, #8]
 800b95a:	690b      	ldr	r3, [r1, #16]
 800b95c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b960:	4293      	cmp	r3, r2
 800b962:	bfb8      	it	lt
 800b964:	4613      	movlt	r3, r2
 800b966:	6033      	str	r3, [r6, #0]
 800b968:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b96c:	4607      	mov	r7, r0
 800b96e:	460c      	mov	r4, r1
 800b970:	b10a      	cbz	r2, 800b976 <_printf_common+0x26>
 800b972:	3301      	adds	r3, #1
 800b974:	6033      	str	r3, [r6, #0]
 800b976:	6823      	ldr	r3, [r4, #0]
 800b978:	0699      	lsls	r1, r3, #26
 800b97a:	bf42      	ittt	mi
 800b97c:	6833      	ldrmi	r3, [r6, #0]
 800b97e:	3302      	addmi	r3, #2
 800b980:	6033      	strmi	r3, [r6, #0]
 800b982:	6825      	ldr	r5, [r4, #0]
 800b984:	f015 0506 	ands.w	r5, r5, #6
 800b988:	d106      	bne.n	800b998 <_printf_common+0x48>
 800b98a:	f104 0a19 	add.w	sl, r4, #25
 800b98e:	68e3      	ldr	r3, [r4, #12]
 800b990:	6832      	ldr	r2, [r6, #0]
 800b992:	1a9b      	subs	r3, r3, r2
 800b994:	42ab      	cmp	r3, r5
 800b996:	dc26      	bgt.n	800b9e6 <_printf_common+0x96>
 800b998:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b99c:	6822      	ldr	r2, [r4, #0]
 800b99e:	3b00      	subs	r3, #0
 800b9a0:	bf18      	it	ne
 800b9a2:	2301      	movne	r3, #1
 800b9a4:	0692      	lsls	r2, r2, #26
 800b9a6:	d42b      	bmi.n	800ba00 <_printf_common+0xb0>
 800b9a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b9ac:	4641      	mov	r1, r8
 800b9ae:	4638      	mov	r0, r7
 800b9b0:	47c8      	blx	r9
 800b9b2:	3001      	adds	r0, #1
 800b9b4:	d01e      	beq.n	800b9f4 <_printf_common+0xa4>
 800b9b6:	6823      	ldr	r3, [r4, #0]
 800b9b8:	6922      	ldr	r2, [r4, #16]
 800b9ba:	f003 0306 	and.w	r3, r3, #6
 800b9be:	2b04      	cmp	r3, #4
 800b9c0:	bf02      	ittt	eq
 800b9c2:	68e5      	ldreq	r5, [r4, #12]
 800b9c4:	6833      	ldreq	r3, [r6, #0]
 800b9c6:	1aed      	subeq	r5, r5, r3
 800b9c8:	68a3      	ldr	r3, [r4, #8]
 800b9ca:	bf0c      	ite	eq
 800b9cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9d0:	2500      	movne	r5, #0
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	bfc4      	itt	gt
 800b9d6:	1a9b      	subgt	r3, r3, r2
 800b9d8:	18ed      	addgt	r5, r5, r3
 800b9da:	2600      	movs	r6, #0
 800b9dc:	341a      	adds	r4, #26
 800b9de:	42b5      	cmp	r5, r6
 800b9e0:	d11a      	bne.n	800ba18 <_printf_common+0xc8>
 800b9e2:	2000      	movs	r0, #0
 800b9e4:	e008      	b.n	800b9f8 <_printf_common+0xa8>
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	4652      	mov	r2, sl
 800b9ea:	4641      	mov	r1, r8
 800b9ec:	4638      	mov	r0, r7
 800b9ee:	47c8      	blx	r9
 800b9f0:	3001      	adds	r0, #1
 800b9f2:	d103      	bne.n	800b9fc <_printf_common+0xac>
 800b9f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b9f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9fc:	3501      	adds	r5, #1
 800b9fe:	e7c6      	b.n	800b98e <_printf_common+0x3e>
 800ba00:	18e1      	adds	r1, r4, r3
 800ba02:	1c5a      	adds	r2, r3, #1
 800ba04:	2030      	movs	r0, #48	@ 0x30
 800ba06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ba0a:	4422      	add	r2, r4
 800ba0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ba10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ba14:	3302      	adds	r3, #2
 800ba16:	e7c7      	b.n	800b9a8 <_printf_common+0x58>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	4622      	mov	r2, r4
 800ba1c:	4641      	mov	r1, r8
 800ba1e:	4638      	mov	r0, r7
 800ba20:	47c8      	blx	r9
 800ba22:	3001      	adds	r0, #1
 800ba24:	d0e6      	beq.n	800b9f4 <_printf_common+0xa4>
 800ba26:	3601      	adds	r6, #1
 800ba28:	e7d9      	b.n	800b9de <_printf_common+0x8e>
	...

0800ba2c <_printf_i>:
 800ba2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba30:	7e0f      	ldrb	r7, [r1, #24]
 800ba32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ba34:	2f78      	cmp	r7, #120	@ 0x78
 800ba36:	4691      	mov	r9, r2
 800ba38:	4680      	mov	r8, r0
 800ba3a:	460c      	mov	r4, r1
 800ba3c:	469a      	mov	sl, r3
 800ba3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ba42:	d807      	bhi.n	800ba54 <_printf_i+0x28>
 800ba44:	2f62      	cmp	r7, #98	@ 0x62
 800ba46:	d80a      	bhi.n	800ba5e <_printf_i+0x32>
 800ba48:	2f00      	cmp	r7, #0
 800ba4a:	f000 80d1 	beq.w	800bbf0 <_printf_i+0x1c4>
 800ba4e:	2f58      	cmp	r7, #88	@ 0x58
 800ba50:	f000 80b8 	beq.w	800bbc4 <_printf_i+0x198>
 800ba54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba5c:	e03a      	b.n	800bad4 <_printf_i+0xa8>
 800ba5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba62:	2b15      	cmp	r3, #21
 800ba64:	d8f6      	bhi.n	800ba54 <_printf_i+0x28>
 800ba66:	a101      	add	r1, pc, #4	@ (adr r1, 800ba6c <_printf_i+0x40>)
 800ba68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba6c:	0800bac5 	.word	0x0800bac5
 800ba70:	0800bad9 	.word	0x0800bad9
 800ba74:	0800ba55 	.word	0x0800ba55
 800ba78:	0800ba55 	.word	0x0800ba55
 800ba7c:	0800ba55 	.word	0x0800ba55
 800ba80:	0800ba55 	.word	0x0800ba55
 800ba84:	0800bad9 	.word	0x0800bad9
 800ba88:	0800ba55 	.word	0x0800ba55
 800ba8c:	0800ba55 	.word	0x0800ba55
 800ba90:	0800ba55 	.word	0x0800ba55
 800ba94:	0800ba55 	.word	0x0800ba55
 800ba98:	0800bbd7 	.word	0x0800bbd7
 800ba9c:	0800bb03 	.word	0x0800bb03
 800baa0:	0800bb91 	.word	0x0800bb91
 800baa4:	0800ba55 	.word	0x0800ba55
 800baa8:	0800ba55 	.word	0x0800ba55
 800baac:	0800bbf9 	.word	0x0800bbf9
 800bab0:	0800ba55 	.word	0x0800ba55
 800bab4:	0800bb03 	.word	0x0800bb03
 800bab8:	0800ba55 	.word	0x0800ba55
 800babc:	0800ba55 	.word	0x0800ba55
 800bac0:	0800bb99 	.word	0x0800bb99
 800bac4:	6833      	ldr	r3, [r6, #0]
 800bac6:	1d1a      	adds	r2, r3, #4
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	6032      	str	r2, [r6, #0]
 800bacc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bad0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bad4:	2301      	movs	r3, #1
 800bad6:	e09c      	b.n	800bc12 <_printf_i+0x1e6>
 800bad8:	6833      	ldr	r3, [r6, #0]
 800bada:	6820      	ldr	r0, [r4, #0]
 800badc:	1d19      	adds	r1, r3, #4
 800bade:	6031      	str	r1, [r6, #0]
 800bae0:	0606      	lsls	r6, r0, #24
 800bae2:	d501      	bpl.n	800bae8 <_printf_i+0xbc>
 800bae4:	681d      	ldr	r5, [r3, #0]
 800bae6:	e003      	b.n	800baf0 <_printf_i+0xc4>
 800bae8:	0645      	lsls	r5, r0, #25
 800baea:	d5fb      	bpl.n	800bae4 <_printf_i+0xb8>
 800baec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800baf0:	2d00      	cmp	r5, #0
 800baf2:	da03      	bge.n	800bafc <_printf_i+0xd0>
 800baf4:	232d      	movs	r3, #45	@ 0x2d
 800baf6:	426d      	negs	r5, r5
 800baf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bafc:	4858      	ldr	r0, [pc, #352]	@ (800bc60 <_printf_i+0x234>)
 800bafe:	230a      	movs	r3, #10
 800bb00:	e011      	b.n	800bb26 <_printf_i+0xfa>
 800bb02:	6821      	ldr	r1, [r4, #0]
 800bb04:	6833      	ldr	r3, [r6, #0]
 800bb06:	0608      	lsls	r0, r1, #24
 800bb08:	f853 5b04 	ldr.w	r5, [r3], #4
 800bb0c:	d402      	bmi.n	800bb14 <_printf_i+0xe8>
 800bb0e:	0649      	lsls	r1, r1, #25
 800bb10:	bf48      	it	mi
 800bb12:	b2ad      	uxthmi	r5, r5
 800bb14:	2f6f      	cmp	r7, #111	@ 0x6f
 800bb16:	4852      	ldr	r0, [pc, #328]	@ (800bc60 <_printf_i+0x234>)
 800bb18:	6033      	str	r3, [r6, #0]
 800bb1a:	bf14      	ite	ne
 800bb1c:	230a      	movne	r3, #10
 800bb1e:	2308      	moveq	r3, #8
 800bb20:	2100      	movs	r1, #0
 800bb22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bb26:	6866      	ldr	r6, [r4, #4]
 800bb28:	60a6      	str	r6, [r4, #8]
 800bb2a:	2e00      	cmp	r6, #0
 800bb2c:	db05      	blt.n	800bb3a <_printf_i+0x10e>
 800bb2e:	6821      	ldr	r1, [r4, #0]
 800bb30:	432e      	orrs	r6, r5
 800bb32:	f021 0104 	bic.w	r1, r1, #4
 800bb36:	6021      	str	r1, [r4, #0]
 800bb38:	d04b      	beq.n	800bbd2 <_printf_i+0x1a6>
 800bb3a:	4616      	mov	r6, r2
 800bb3c:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb40:	fb03 5711 	mls	r7, r3, r1, r5
 800bb44:	5dc7      	ldrb	r7, [r0, r7]
 800bb46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb4a:	462f      	mov	r7, r5
 800bb4c:	42bb      	cmp	r3, r7
 800bb4e:	460d      	mov	r5, r1
 800bb50:	d9f4      	bls.n	800bb3c <_printf_i+0x110>
 800bb52:	2b08      	cmp	r3, #8
 800bb54:	d10b      	bne.n	800bb6e <_printf_i+0x142>
 800bb56:	6823      	ldr	r3, [r4, #0]
 800bb58:	07df      	lsls	r7, r3, #31
 800bb5a:	d508      	bpl.n	800bb6e <_printf_i+0x142>
 800bb5c:	6923      	ldr	r3, [r4, #16]
 800bb5e:	6861      	ldr	r1, [r4, #4]
 800bb60:	4299      	cmp	r1, r3
 800bb62:	bfde      	ittt	le
 800bb64:	2330      	movle	r3, #48	@ 0x30
 800bb66:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb6a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bb6e:	1b92      	subs	r2, r2, r6
 800bb70:	6122      	str	r2, [r4, #16]
 800bb72:	f8cd a000 	str.w	sl, [sp]
 800bb76:	464b      	mov	r3, r9
 800bb78:	aa03      	add	r2, sp, #12
 800bb7a:	4621      	mov	r1, r4
 800bb7c:	4640      	mov	r0, r8
 800bb7e:	f7ff fee7 	bl	800b950 <_printf_common>
 800bb82:	3001      	adds	r0, #1
 800bb84:	d14a      	bne.n	800bc1c <_printf_i+0x1f0>
 800bb86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb8a:	b004      	add	sp, #16
 800bb8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb90:	6823      	ldr	r3, [r4, #0]
 800bb92:	f043 0320 	orr.w	r3, r3, #32
 800bb96:	6023      	str	r3, [r4, #0]
 800bb98:	4832      	ldr	r0, [pc, #200]	@ (800bc64 <_printf_i+0x238>)
 800bb9a:	2778      	movs	r7, #120	@ 0x78
 800bb9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bba0:	6823      	ldr	r3, [r4, #0]
 800bba2:	6831      	ldr	r1, [r6, #0]
 800bba4:	061f      	lsls	r7, r3, #24
 800bba6:	f851 5b04 	ldr.w	r5, [r1], #4
 800bbaa:	d402      	bmi.n	800bbb2 <_printf_i+0x186>
 800bbac:	065f      	lsls	r7, r3, #25
 800bbae:	bf48      	it	mi
 800bbb0:	b2ad      	uxthmi	r5, r5
 800bbb2:	6031      	str	r1, [r6, #0]
 800bbb4:	07d9      	lsls	r1, r3, #31
 800bbb6:	bf44      	itt	mi
 800bbb8:	f043 0320 	orrmi.w	r3, r3, #32
 800bbbc:	6023      	strmi	r3, [r4, #0]
 800bbbe:	b11d      	cbz	r5, 800bbc8 <_printf_i+0x19c>
 800bbc0:	2310      	movs	r3, #16
 800bbc2:	e7ad      	b.n	800bb20 <_printf_i+0xf4>
 800bbc4:	4826      	ldr	r0, [pc, #152]	@ (800bc60 <_printf_i+0x234>)
 800bbc6:	e7e9      	b.n	800bb9c <_printf_i+0x170>
 800bbc8:	6823      	ldr	r3, [r4, #0]
 800bbca:	f023 0320 	bic.w	r3, r3, #32
 800bbce:	6023      	str	r3, [r4, #0]
 800bbd0:	e7f6      	b.n	800bbc0 <_printf_i+0x194>
 800bbd2:	4616      	mov	r6, r2
 800bbd4:	e7bd      	b.n	800bb52 <_printf_i+0x126>
 800bbd6:	6833      	ldr	r3, [r6, #0]
 800bbd8:	6825      	ldr	r5, [r4, #0]
 800bbda:	6961      	ldr	r1, [r4, #20]
 800bbdc:	1d18      	adds	r0, r3, #4
 800bbde:	6030      	str	r0, [r6, #0]
 800bbe0:	062e      	lsls	r6, r5, #24
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	d501      	bpl.n	800bbea <_printf_i+0x1be>
 800bbe6:	6019      	str	r1, [r3, #0]
 800bbe8:	e002      	b.n	800bbf0 <_printf_i+0x1c4>
 800bbea:	0668      	lsls	r0, r5, #25
 800bbec:	d5fb      	bpl.n	800bbe6 <_printf_i+0x1ba>
 800bbee:	8019      	strh	r1, [r3, #0]
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	6123      	str	r3, [r4, #16]
 800bbf4:	4616      	mov	r6, r2
 800bbf6:	e7bc      	b.n	800bb72 <_printf_i+0x146>
 800bbf8:	6833      	ldr	r3, [r6, #0]
 800bbfa:	1d1a      	adds	r2, r3, #4
 800bbfc:	6032      	str	r2, [r6, #0]
 800bbfe:	681e      	ldr	r6, [r3, #0]
 800bc00:	6862      	ldr	r2, [r4, #4]
 800bc02:	2100      	movs	r1, #0
 800bc04:	4630      	mov	r0, r6
 800bc06:	f7f4 faf3 	bl	80001f0 <memchr>
 800bc0a:	b108      	cbz	r0, 800bc10 <_printf_i+0x1e4>
 800bc0c:	1b80      	subs	r0, r0, r6
 800bc0e:	6060      	str	r0, [r4, #4]
 800bc10:	6863      	ldr	r3, [r4, #4]
 800bc12:	6123      	str	r3, [r4, #16]
 800bc14:	2300      	movs	r3, #0
 800bc16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc1a:	e7aa      	b.n	800bb72 <_printf_i+0x146>
 800bc1c:	6923      	ldr	r3, [r4, #16]
 800bc1e:	4632      	mov	r2, r6
 800bc20:	4649      	mov	r1, r9
 800bc22:	4640      	mov	r0, r8
 800bc24:	47d0      	blx	sl
 800bc26:	3001      	adds	r0, #1
 800bc28:	d0ad      	beq.n	800bb86 <_printf_i+0x15a>
 800bc2a:	6823      	ldr	r3, [r4, #0]
 800bc2c:	079b      	lsls	r3, r3, #30
 800bc2e:	d413      	bmi.n	800bc58 <_printf_i+0x22c>
 800bc30:	68e0      	ldr	r0, [r4, #12]
 800bc32:	9b03      	ldr	r3, [sp, #12]
 800bc34:	4298      	cmp	r0, r3
 800bc36:	bfb8      	it	lt
 800bc38:	4618      	movlt	r0, r3
 800bc3a:	e7a6      	b.n	800bb8a <_printf_i+0x15e>
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	4632      	mov	r2, r6
 800bc40:	4649      	mov	r1, r9
 800bc42:	4640      	mov	r0, r8
 800bc44:	47d0      	blx	sl
 800bc46:	3001      	adds	r0, #1
 800bc48:	d09d      	beq.n	800bb86 <_printf_i+0x15a>
 800bc4a:	3501      	adds	r5, #1
 800bc4c:	68e3      	ldr	r3, [r4, #12]
 800bc4e:	9903      	ldr	r1, [sp, #12]
 800bc50:	1a5b      	subs	r3, r3, r1
 800bc52:	42ab      	cmp	r3, r5
 800bc54:	dcf2      	bgt.n	800bc3c <_printf_i+0x210>
 800bc56:	e7eb      	b.n	800bc30 <_printf_i+0x204>
 800bc58:	2500      	movs	r5, #0
 800bc5a:	f104 0619 	add.w	r6, r4, #25
 800bc5e:	e7f5      	b.n	800bc4c <_printf_i+0x220>
 800bc60:	0800ddc6 	.word	0x0800ddc6
 800bc64:	0800ddd7 	.word	0x0800ddd7

0800bc68 <std>:
 800bc68:	2300      	movs	r3, #0
 800bc6a:	b510      	push	{r4, lr}
 800bc6c:	4604      	mov	r4, r0
 800bc6e:	e9c0 3300 	strd	r3, r3, [r0]
 800bc72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc76:	6083      	str	r3, [r0, #8]
 800bc78:	8181      	strh	r1, [r0, #12]
 800bc7a:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc7c:	81c2      	strh	r2, [r0, #14]
 800bc7e:	6183      	str	r3, [r0, #24]
 800bc80:	4619      	mov	r1, r3
 800bc82:	2208      	movs	r2, #8
 800bc84:	305c      	adds	r0, #92	@ 0x5c
 800bc86:	f000 f9f9 	bl	800c07c <memset>
 800bc8a:	4b0d      	ldr	r3, [pc, #52]	@ (800bcc0 <std+0x58>)
 800bc8c:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc8e:	4b0d      	ldr	r3, [pc, #52]	@ (800bcc4 <std+0x5c>)
 800bc90:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc92:	4b0d      	ldr	r3, [pc, #52]	@ (800bcc8 <std+0x60>)
 800bc94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc96:	4b0d      	ldr	r3, [pc, #52]	@ (800bccc <std+0x64>)
 800bc98:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bcd0 <std+0x68>)
 800bc9c:	6224      	str	r4, [r4, #32]
 800bc9e:	429c      	cmp	r4, r3
 800bca0:	d006      	beq.n	800bcb0 <std+0x48>
 800bca2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bca6:	4294      	cmp	r4, r2
 800bca8:	d002      	beq.n	800bcb0 <std+0x48>
 800bcaa:	33d0      	adds	r3, #208	@ 0xd0
 800bcac:	429c      	cmp	r4, r3
 800bcae:	d105      	bne.n	800bcbc <std+0x54>
 800bcb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bcb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcb8:	f000 ba6c 	b.w	800c194 <__retarget_lock_init_recursive>
 800bcbc:	bd10      	pop	{r4, pc}
 800bcbe:	bf00      	nop
 800bcc0:	0800becd 	.word	0x0800becd
 800bcc4:	0800beef 	.word	0x0800beef
 800bcc8:	0800bf27 	.word	0x0800bf27
 800bccc:	0800bf4b 	.word	0x0800bf4b
 800bcd0:	20026368 	.word	0x20026368

0800bcd4 <stdio_exit_handler>:
 800bcd4:	4a02      	ldr	r2, [pc, #8]	@ (800bce0 <stdio_exit_handler+0xc>)
 800bcd6:	4903      	ldr	r1, [pc, #12]	@ (800bce4 <stdio_exit_handler+0x10>)
 800bcd8:	4803      	ldr	r0, [pc, #12]	@ (800bce8 <stdio_exit_handler+0x14>)
 800bcda:	f000 b869 	b.w	800bdb0 <_fwalk_sglue>
 800bcde:	bf00      	nop
 800bce0:	20000014 	.word	0x20000014
 800bce4:	0800d97d 	.word	0x0800d97d
 800bce8:	20000024 	.word	0x20000024

0800bcec <cleanup_stdio>:
 800bcec:	6841      	ldr	r1, [r0, #4]
 800bcee:	4b0c      	ldr	r3, [pc, #48]	@ (800bd20 <cleanup_stdio+0x34>)
 800bcf0:	4299      	cmp	r1, r3
 800bcf2:	b510      	push	{r4, lr}
 800bcf4:	4604      	mov	r4, r0
 800bcf6:	d001      	beq.n	800bcfc <cleanup_stdio+0x10>
 800bcf8:	f001 fe40 	bl	800d97c <_fflush_r>
 800bcfc:	68a1      	ldr	r1, [r4, #8]
 800bcfe:	4b09      	ldr	r3, [pc, #36]	@ (800bd24 <cleanup_stdio+0x38>)
 800bd00:	4299      	cmp	r1, r3
 800bd02:	d002      	beq.n	800bd0a <cleanup_stdio+0x1e>
 800bd04:	4620      	mov	r0, r4
 800bd06:	f001 fe39 	bl	800d97c <_fflush_r>
 800bd0a:	68e1      	ldr	r1, [r4, #12]
 800bd0c:	4b06      	ldr	r3, [pc, #24]	@ (800bd28 <cleanup_stdio+0x3c>)
 800bd0e:	4299      	cmp	r1, r3
 800bd10:	d004      	beq.n	800bd1c <cleanup_stdio+0x30>
 800bd12:	4620      	mov	r0, r4
 800bd14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd18:	f001 be30 	b.w	800d97c <_fflush_r>
 800bd1c:	bd10      	pop	{r4, pc}
 800bd1e:	bf00      	nop
 800bd20:	20026368 	.word	0x20026368
 800bd24:	200263d0 	.word	0x200263d0
 800bd28:	20026438 	.word	0x20026438

0800bd2c <global_stdio_init.part.0>:
 800bd2c:	b510      	push	{r4, lr}
 800bd2e:	4b0b      	ldr	r3, [pc, #44]	@ (800bd5c <global_stdio_init.part.0+0x30>)
 800bd30:	4c0b      	ldr	r4, [pc, #44]	@ (800bd60 <global_stdio_init.part.0+0x34>)
 800bd32:	4a0c      	ldr	r2, [pc, #48]	@ (800bd64 <global_stdio_init.part.0+0x38>)
 800bd34:	601a      	str	r2, [r3, #0]
 800bd36:	4620      	mov	r0, r4
 800bd38:	2200      	movs	r2, #0
 800bd3a:	2104      	movs	r1, #4
 800bd3c:	f7ff ff94 	bl	800bc68 <std>
 800bd40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bd44:	2201      	movs	r2, #1
 800bd46:	2109      	movs	r1, #9
 800bd48:	f7ff ff8e 	bl	800bc68 <std>
 800bd4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd50:	2202      	movs	r2, #2
 800bd52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd56:	2112      	movs	r1, #18
 800bd58:	f7ff bf86 	b.w	800bc68 <std>
 800bd5c:	200264a0 	.word	0x200264a0
 800bd60:	20026368 	.word	0x20026368
 800bd64:	0800bcd5 	.word	0x0800bcd5

0800bd68 <__sfp_lock_acquire>:
 800bd68:	4801      	ldr	r0, [pc, #4]	@ (800bd70 <__sfp_lock_acquire+0x8>)
 800bd6a:	f000 ba14 	b.w	800c196 <__retarget_lock_acquire_recursive>
 800bd6e:	bf00      	nop
 800bd70:	200264a9 	.word	0x200264a9

0800bd74 <__sfp_lock_release>:
 800bd74:	4801      	ldr	r0, [pc, #4]	@ (800bd7c <__sfp_lock_release+0x8>)
 800bd76:	f000 ba0f 	b.w	800c198 <__retarget_lock_release_recursive>
 800bd7a:	bf00      	nop
 800bd7c:	200264a9 	.word	0x200264a9

0800bd80 <__sinit>:
 800bd80:	b510      	push	{r4, lr}
 800bd82:	4604      	mov	r4, r0
 800bd84:	f7ff fff0 	bl	800bd68 <__sfp_lock_acquire>
 800bd88:	6a23      	ldr	r3, [r4, #32]
 800bd8a:	b11b      	cbz	r3, 800bd94 <__sinit+0x14>
 800bd8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd90:	f7ff bff0 	b.w	800bd74 <__sfp_lock_release>
 800bd94:	4b04      	ldr	r3, [pc, #16]	@ (800bda8 <__sinit+0x28>)
 800bd96:	6223      	str	r3, [r4, #32]
 800bd98:	4b04      	ldr	r3, [pc, #16]	@ (800bdac <__sinit+0x2c>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d1f5      	bne.n	800bd8c <__sinit+0xc>
 800bda0:	f7ff ffc4 	bl	800bd2c <global_stdio_init.part.0>
 800bda4:	e7f2      	b.n	800bd8c <__sinit+0xc>
 800bda6:	bf00      	nop
 800bda8:	0800bced 	.word	0x0800bced
 800bdac:	200264a0 	.word	0x200264a0

0800bdb0 <_fwalk_sglue>:
 800bdb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdb4:	4607      	mov	r7, r0
 800bdb6:	4688      	mov	r8, r1
 800bdb8:	4614      	mov	r4, r2
 800bdba:	2600      	movs	r6, #0
 800bdbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdc0:	f1b9 0901 	subs.w	r9, r9, #1
 800bdc4:	d505      	bpl.n	800bdd2 <_fwalk_sglue+0x22>
 800bdc6:	6824      	ldr	r4, [r4, #0]
 800bdc8:	2c00      	cmp	r4, #0
 800bdca:	d1f7      	bne.n	800bdbc <_fwalk_sglue+0xc>
 800bdcc:	4630      	mov	r0, r6
 800bdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdd2:	89ab      	ldrh	r3, [r5, #12]
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	d907      	bls.n	800bde8 <_fwalk_sglue+0x38>
 800bdd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bddc:	3301      	adds	r3, #1
 800bdde:	d003      	beq.n	800bde8 <_fwalk_sglue+0x38>
 800bde0:	4629      	mov	r1, r5
 800bde2:	4638      	mov	r0, r7
 800bde4:	47c0      	blx	r8
 800bde6:	4306      	orrs	r6, r0
 800bde8:	3568      	adds	r5, #104	@ 0x68
 800bdea:	e7e9      	b.n	800bdc0 <_fwalk_sglue+0x10>

0800bdec <iprintf>:
 800bdec:	b40f      	push	{r0, r1, r2, r3}
 800bdee:	b507      	push	{r0, r1, r2, lr}
 800bdf0:	4906      	ldr	r1, [pc, #24]	@ (800be0c <iprintf+0x20>)
 800bdf2:	ab04      	add	r3, sp, #16
 800bdf4:	6808      	ldr	r0, [r1, #0]
 800bdf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdfa:	6881      	ldr	r1, [r0, #8]
 800bdfc:	9301      	str	r3, [sp, #4]
 800bdfe:	f001 fc21 	bl	800d644 <_vfiprintf_r>
 800be02:	b003      	add	sp, #12
 800be04:	f85d eb04 	ldr.w	lr, [sp], #4
 800be08:	b004      	add	sp, #16
 800be0a:	4770      	bx	lr
 800be0c:	20000020 	.word	0x20000020

0800be10 <_puts_r>:
 800be10:	6a03      	ldr	r3, [r0, #32]
 800be12:	b570      	push	{r4, r5, r6, lr}
 800be14:	6884      	ldr	r4, [r0, #8]
 800be16:	4605      	mov	r5, r0
 800be18:	460e      	mov	r6, r1
 800be1a:	b90b      	cbnz	r3, 800be20 <_puts_r+0x10>
 800be1c:	f7ff ffb0 	bl	800bd80 <__sinit>
 800be20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be22:	07db      	lsls	r3, r3, #31
 800be24:	d405      	bmi.n	800be32 <_puts_r+0x22>
 800be26:	89a3      	ldrh	r3, [r4, #12]
 800be28:	0598      	lsls	r0, r3, #22
 800be2a:	d402      	bmi.n	800be32 <_puts_r+0x22>
 800be2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be2e:	f000 f9b2 	bl	800c196 <__retarget_lock_acquire_recursive>
 800be32:	89a3      	ldrh	r3, [r4, #12]
 800be34:	0719      	lsls	r1, r3, #28
 800be36:	d502      	bpl.n	800be3e <_puts_r+0x2e>
 800be38:	6923      	ldr	r3, [r4, #16]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d135      	bne.n	800beaa <_puts_r+0x9a>
 800be3e:	4621      	mov	r1, r4
 800be40:	4628      	mov	r0, r5
 800be42:	f000 f8c5 	bl	800bfd0 <__swsetup_r>
 800be46:	b380      	cbz	r0, 800beaa <_puts_r+0x9a>
 800be48:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800be4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be4e:	07da      	lsls	r2, r3, #31
 800be50:	d405      	bmi.n	800be5e <_puts_r+0x4e>
 800be52:	89a3      	ldrh	r3, [r4, #12]
 800be54:	059b      	lsls	r3, r3, #22
 800be56:	d402      	bmi.n	800be5e <_puts_r+0x4e>
 800be58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be5a:	f000 f99d 	bl	800c198 <__retarget_lock_release_recursive>
 800be5e:	4628      	mov	r0, r5
 800be60:	bd70      	pop	{r4, r5, r6, pc}
 800be62:	2b00      	cmp	r3, #0
 800be64:	da04      	bge.n	800be70 <_puts_r+0x60>
 800be66:	69a2      	ldr	r2, [r4, #24]
 800be68:	429a      	cmp	r2, r3
 800be6a:	dc17      	bgt.n	800be9c <_puts_r+0x8c>
 800be6c:	290a      	cmp	r1, #10
 800be6e:	d015      	beq.n	800be9c <_puts_r+0x8c>
 800be70:	6823      	ldr	r3, [r4, #0]
 800be72:	1c5a      	adds	r2, r3, #1
 800be74:	6022      	str	r2, [r4, #0]
 800be76:	7019      	strb	r1, [r3, #0]
 800be78:	68a3      	ldr	r3, [r4, #8]
 800be7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800be7e:	3b01      	subs	r3, #1
 800be80:	60a3      	str	r3, [r4, #8]
 800be82:	2900      	cmp	r1, #0
 800be84:	d1ed      	bne.n	800be62 <_puts_r+0x52>
 800be86:	2b00      	cmp	r3, #0
 800be88:	da11      	bge.n	800beae <_puts_r+0x9e>
 800be8a:	4622      	mov	r2, r4
 800be8c:	210a      	movs	r1, #10
 800be8e:	4628      	mov	r0, r5
 800be90:	f000 f85f 	bl	800bf52 <__swbuf_r>
 800be94:	3001      	adds	r0, #1
 800be96:	d0d7      	beq.n	800be48 <_puts_r+0x38>
 800be98:	250a      	movs	r5, #10
 800be9a:	e7d7      	b.n	800be4c <_puts_r+0x3c>
 800be9c:	4622      	mov	r2, r4
 800be9e:	4628      	mov	r0, r5
 800bea0:	f000 f857 	bl	800bf52 <__swbuf_r>
 800bea4:	3001      	adds	r0, #1
 800bea6:	d1e7      	bne.n	800be78 <_puts_r+0x68>
 800bea8:	e7ce      	b.n	800be48 <_puts_r+0x38>
 800beaa:	3e01      	subs	r6, #1
 800beac:	e7e4      	b.n	800be78 <_puts_r+0x68>
 800beae:	6823      	ldr	r3, [r4, #0]
 800beb0:	1c5a      	adds	r2, r3, #1
 800beb2:	6022      	str	r2, [r4, #0]
 800beb4:	220a      	movs	r2, #10
 800beb6:	701a      	strb	r2, [r3, #0]
 800beb8:	e7ee      	b.n	800be98 <_puts_r+0x88>
	...

0800bebc <puts>:
 800bebc:	4b02      	ldr	r3, [pc, #8]	@ (800bec8 <puts+0xc>)
 800bebe:	4601      	mov	r1, r0
 800bec0:	6818      	ldr	r0, [r3, #0]
 800bec2:	f7ff bfa5 	b.w	800be10 <_puts_r>
 800bec6:	bf00      	nop
 800bec8:	20000020 	.word	0x20000020

0800becc <__sread>:
 800becc:	b510      	push	{r4, lr}
 800bece:	460c      	mov	r4, r1
 800bed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bed4:	f000 f900 	bl	800c0d8 <_read_r>
 800bed8:	2800      	cmp	r0, #0
 800beda:	bfab      	itete	ge
 800bedc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bede:	89a3      	ldrhlt	r3, [r4, #12]
 800bee0:	181b      	addge	r3, r3, r0
 800bee2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bee6:	bfac      	ite	ge
 800bee8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800beea:	81a3      	strhlt	r3, [r4, #12]
 800beec:	bd10      	pop	{r4, pc}

0800beee <__swrite>:
 800beee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef2:	461f      	mov	r7, r3
 800bef4:	898b      	ldrh	r3, [r1, #12]
 800bef6:	05db      	lsls	r3, r3, #23
 800bef8:	4605      	mov	r5, r0
 800befa:	460c      	mov	r4, r1
 800befc:	4616      	mov	r6, r2
 800befe:	d505      	bpl.n	800bf0c <__swrite+0x1e>
 800bf00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf04:	2302      	movs	r3, #2
 800bf06:	2200      	movs	r2, #0
 800bf08:	f000 f8d4 	bl	800c0b4 <_lseek_r>
 800bf0c:	89a3      	ldrh	r3, [r4, #12]
 800bf0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bf16:	81a3      	strh	r3, [r4, #12]
 800bf18:	4632      	mov	r2, r6
 800bf1a:	463b      	mov	r3, r7
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf22:	f000 b8fb 	b.w	800c11c <_write_r>

0800bf26 <__sseek>:
 800bf26:	b510      	push	{r4, lr}
 800bf28:	460c      	mov	r4, r1
 800bf2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf2e:	f000 f8c1 	bl	800c0b4 <_lseek_r>
 800bf32:	1c43      	adds	r3, r0, #1
 800bf34:	89a3      	ldrh	r3, [r4, #12]
 800bf36:	bf15      	itete	ne
 800bf38:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bf3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bf3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bf42:	81a3      	strheq	r3, [r4, #12]
 800bf44:	bf18      	it	ne
 800bf46:	81a3      	strhne	r3, [r4, #12]
 800bf48:	bd10      	pop	{r4, pc}

0800bf4a <__sclose>:
 800bf4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf4e:	f000 b8a1 	b.w	800c094 <_close_r>

0800bf52 <__swbuf_r>:
 800bf52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf54:	460e      	mov	r6, r1
 800bf56:	4614      	mov	r4, r2
 800bf58:	4605      	mov	r5, r0
 800bf5a:	b118      	cbz	r0, 800bf64 <__swbuf_r+0x12>
 800bf5c:	6a03      	ldr	r3, [r0, #32]
 800bf5e:	b90b      	cbnz	r3, 800bf64 <__swbuf_r+0x12>
 800bf60:	f7ff ff0e 	bl	800bd80 <__sinit>
 800bf64:	69a3      	ldr	r3, [r4, #24]
 800bf66:	60a3      	str	r3, [r4, #8]
 800bf68:	89a3      	ldrh	r3, [r4, #12]
 800bf6a:	071a      	lsls	r2, r3, #28
 800bf6c:	d501      	bpl.n	800bf72 <__swbuf_r+0x20>
 800bf6e:	6923      	ldr	r3, [r4, #16]
 800bf70:	b943      	cbnz	r3, 800bf84 <__swbuf_r+0x32>
 800bf72:	4621      	mov	r1, r4
 800bf74:	4628      	mov	r0, r5
 800bf76:	f000 f82b 	bl	800bfd0 <__swsetup_r>
 800bf7a:	b118      	cbz	r0, 800bf84 <__swbuf_r+0x32>
 800bf7c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bf80:	4638      	mov	r0, r7
 800bf82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf84:	6823      	ldr	r3, [r4, #0]
 800bf86:	6922      	ldr	r2, [r4, #16]
 800bf88:	1a98      	subs	r0, r3, r2
 800bf8a:	6963      	ldr	r3, [r4, #20]
 800bf8c:	b2f6      	uxtb	r6, r6
 800bf8e:	4283      	cmp	r3, r0
 800bf90:	4637      	mov	r7, r6
 800bf92:	dc05      	bgt.n	800bfa0 <__swbuf_r+0x4e>
 800bf94:	4621      	mov	r1, r4
 800bf96:	4628      	mov	r0, r5
 800bf98:	f001 fcf0 	bl	800d97c <_fflush_r>
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	d1ed      	bne.n	800bf7c <__swbuf_r+0x2a>
 800bfa0:	68a3      	ldr	r3, [r4, #8]
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	60a3      	str	r3, [r4, #8]
 800bfa6:	6823      	ldr	r3, [r4, #0]
 800bfa8:	1c5a      	adds	r2, r3, #1
 800bfaa:	6022      	str	r2, [r4, #0]
 800bfac:	701e      	strb	r6, [r3, #0]
 800bfae:	6962      	ldr	r2, [r4, #20]
 800bfb0:	1c43      	adds	r3, r0, #1
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d004      	beq.n	800bfc0 <__swbuf_r+0x6e>
 800bfb6:	89a3      	ldrh	r3, [r4, #12]
 800bfb8:	07db      	lsls	r3, r3, #31
 800bfba:	d5e1      	bpl.n	800bf80 <__swbuf_r+0x2e>
 800bfbc:	2e0a      	cmp	r6, #10
 800bfbe:	d1df      	bne.n	800bf80 <__swbuf_r+0x2e>
 800bfc0:	4621      	mov	r1, r4
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	f001 fcda 	bl	800d97c <_fflush_r>
 800bfc8:	2800      	cmp	r0, #0
 800bfca:	d0d9      	beq.n	800bf80 <__swbuf_r+0x2e>
 800bfcc:	e7d6      	b.n	800bf7c <__swbuf_r+0x2a>
	...

0800bfd0 <__swsetup_r>:
 800bfd0:	b538      	push	{r3, r4, r5, lr}
 800bfd2:	4b29      	ldr	r3, [pc, #164]	@ (800c078 <__swsetup_r+0xa8>)
 800bfd4:	4605      	mov	r5, r0
 800bfd6:	6818      	ldr	r0, [r3, #0]
 800bfd8:	460c      	mov	r4, r1
 800bfda:	b118      	cbz	r0, 800bfe4 <__swsetup_r+0x14>
 800bfdc:	6a03      	ldr	r3, [r0, #32]
 800bfde:	b90b      	cbnz	r3, 800bfe4 <__swsetup_r+0x14>
 800bfe0:	f7ff fece 	bl	800bd80 <__sinit>
 800bfe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfe8:	0719      	lsls	r1, r3, #28
 800bfea:	d422      	bmi.n	800c032 <__swsetup_r+0x62>
 800bfec:	06da      	lsls	r2, r3, #27
 800bfee:	d407      	bmi.n	800c000 <__swsetup_r+0x30>
 800bff0:	2209      	movs	r2, #9
 800bff2:	602a      	str	r2, [r5, #0]
 800bff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bff8:	81a3      	strh	r3, [r4, #12]
 800bffa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bffe:	e033      	b.n	800c068 <__swsetup_r+0x98>
 800c000:	0758      	lsls	r0, r3, #29
 800c002:	d512      	bpl.n	800c02a <__swsetup_r+0x5a>
 800c004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c006:	b141      	cbz	r1, 800c01a <__swsetup_r+0x4a>
 800c008:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c00c:	4299      	cmp	r1, r3
 800c00e:	d002      	beq.n	800c016 <__swsetup_r+0x46>
 800c010:	4628      	mov	r0, r5
 800c012:	f000 ff29 	bl	800ce68 <_free_r>
 800c016:	2300      	movs	r3, #0
 800c018:	6363      	str	r3, [r4, #52]	@ 0x34
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c020:	81a3      	strh	r3, [r4, #12]
 800c022:	2300      	movs	r3, #0
 800c024:	6063      	str	r3, [r4, #4]
 800c026:	6923      	ldr	r3, [r4, #16]
 800c028:	6023      	str	r3, [r4, #0]
 800c02a:	89a3      	ldrh	r3, [r4, #12]
 800c02c:	f043 0308 	orr.w	r3, r3, #8
 800c030:	81a3      	strh	r3, [r4, #12]
 800c032:	6923      	ldr	r3, [r4, #16]
 800c034:	b94b      	cbnz	r3, 800c04a <__swsetup_r+0x7a>
 800c036:	89a3      	ldrh	r3, [r4, #12]
 800c038:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c03c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c040:	d003      	beq.n	800c04a <__swsetup_r+0x7a>
 800c042:	4621      	mov	r1, r4
 800c044:	4628      	mov	r0, r5
 800c046:	f001 fce7 	bl	800da18 <__smakebuf_r>
 800c04a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c04e:	f013 0201 	ands.w	r2, r3, #1
 800c052:	d00a      	beq.n	800c06a <__swsetup_r+0x9a>
 800c054:	2200      	movs	r2, #0
 800c056:	60a2      	str	r2, [r4, #8]
 800c058:	6962      	ldr	r2, [r4, #20]
 800c05a:	4252      	negs	r2, r2
 800c05c:	61a2      	str	r2, [r4, #24]
 800c05e:	6922      	ldr	r2, [r4, #16]
 800c060:	b942      	cbnz	r2, 800c074 <__swsetup_r+0xa4>
 800c062:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c066:	d1c5      	bne.n	800bff4 <__swsetup_r+0x24>
 800c068:	bd38      	pop	{r3, r4, r5, pc}
 800c06a:	0799      	lsls	r1, r3, #30
 800c06c:	bf58      	it	pl
 800c06e:	6962      	ldrpl	r2, [r4, #20]
 800c070:	60a2      	str	r2, [r4, #8]
 800c072:	e7f4      	b.n	800c05e <__swsetup_r+0x8e>
 800c074:	2000      	movs	r0, #0
 800c076:	e7f7      	b.n	800c068 <__swsetup_r+0x98>
 800c078:	20000020 	.word	0x20000020

0800c07c <memset>:
 800c07c:	4402      	add	r2, r0
 800c07e:	4603      	mov	r3, r0
 800c080:	4293      	cmp	r3, r2
 800c082:	d100      	bne.n	800c086 <memset+0xa>
 800c084:	4770      	bx	lr
 800c086:	f803 1b01 	strb.w	r1, [r3], #1
 800c08a:	e7f9      	b.n	800c080 <memset+0x4>

0800c08c <_localeconv_r>:
 800c08c:	4800      	ldr	r0, [pc, #0]	@ (800c090 <_localeconv_r+0x4>)
 800c08e:	4770      	bx	lr
 800c090:	20000160 	.word	0x20000160

0800c094 <_close_r>:
 800c094:	b538      	push	{r3, r4, r5, lr}
 800c096:	4d06      	ldr	r5, [pc, #24]	@ (800c0b0 <_close_r+0x1c>)
 800c098:	2300      	movs	r3, #0
 800c09a:	4604      	mov	r4, r0
 800c09c:	4608      	mov	r0, r1
 800c09e:	602b      	str	r3, [r5, #0]
 800c0a0:	f7f6 ff94 	bl	8002fcc <_close>
 800c0a4:	1c43      	adds	r3, r0, #1
 800c0a6:	d102      	bne.n	800c0ae <_close_r+0x1a>
 800c0a8:	682b      	ldr	r3, [r5, #0]
 800c0aa:	b103      	cbz	r3, 800c0ae <_close_r+0x1a>
 800c0ac:	6023      	str	r3, [r4, #0]
 800c0ae:	bd38      	pop	{r3, r4, r5, pc}
 800c0b0:	200264a4 	.word	0x200264a4

0800c0b4 <_lseek_r>:
 800c0b4:	b538      	push	{r3, r4, r5, lr}
 800c0b6:	4d07      	ldr	r5, [pc, #28]	@ (800c0d4 <_lseek_r+0x20>)
 800c0b8:	4604      	mov	r4, r0
 800c0ba:	4608      	mov	r0, r1
 800c0bc:	4611      	mov	r1, r2
 800c0be:	2200      	movs	r2, #0
 800c0c0:	602a      	str	r2, [r5, #0]
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	f7f6 ffa9 	bl	800301a <_lseek>
 800c0c8:	1c43      	adds	r3, r0, #1
 800c0ca:	d102      	bne.n	800c0d2 <_lseek_r+0x1e>
 800c0cc:	682b      	ldr	r3, [r5, #0]
 800c0ce:	b103      	cbz	r3, 800c0d2 <_lseek_r+0x1e>
 800c0d0:	6023      	str	r3, [r4, #0]
 800c0d2:	bd38      	pop	{r3, r4, r5, pc}
 800c0d4:	200264a4 	.word	0x200264a4

0800c0d8 <_read_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d07      	ldr	r5, [pc, #28]	@ (800c0f8 <_read_r+0x20>)
 800c0dc:	4604      	mov	r4, r0
 800c0de:	4608      	mov	r0, r1
 800c0e0:	4611      	mov	r1, r2
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	602a      	str	r2, [r5, #0]
 800c0e6:	461a      	mov	r2, r3
 800c0e8:	f7f6 ff53 	bl	8002f92 <_read>
 800c0ec:	1c43      	adds	r3, r0, #1
 800c0ee:	d102      	bne.n	800c0f6 <_read_r+0x1e>
 800c0f0:	682b      	ldr	r3, [r5, #0]
 800c0f2:	b103      	cbz	r3, 800c0f6 <_read_r+0x1e>
 800c0f4:	6023      	str	r3, [r4, #0]
 800c0f6:	bd38      	pop	{r3, r4, r5, pc}
 800c0f8:	200264a4 	.word	0x200264a4

0800c0fc <_sbrk_r>:
 800c0fc:	b538      	push	{r3, r4, r5, lr}
 800c0fe:	4d06      	ldr	r5, [pc, #24]	@ (800c118 <_sbrk_r+0x1c>)
 800c100:	2300      	movs	r3, #0
 800c102:	4604      	mov	r4, r0
 800c104:	4608      	mov	r0, r1
 800c106:	602b      	str	r3, [r5, #0]
 800c108:	f7f6 ff94 	bl	8003034 <_sbrk>
 800c10c:	1c43      	adds	r3, r0, #1
 800c10e:	d102      	bne.n	800c116 <_sbrk_r+0x1a>
 800c110:	682b      	ldr	r3, [r5, #0]
 800c112:	b103      	cbz	r3, 800c116 <_sbrk_r+0x1a>
 800c114:	6023      	str	r3, [r4, #0]
 800c116:	bd38      	pop	{r3, r4, r5, pc}
 800c118:	200264a4 	.word	0x200264a4

0800c11c <_write_r>:
 800c11c:	b538      	push	{r3, r4, r5, lr}
 800c11e:	4d07      	ldr	r5, [pc, #28]	@ (800c13c <_write_r+0x20>)
 800c120:	4604      	mov	r4, r0
 800c122:	4608      	mov	r0, r1
 800c124:	4611      	mov	r1, r2
 800c126:	2200      	movs	r2, #0
 800c128:	602a      	str	r2, [r5, #0]
 800c12a:	461a      	mov	r2, r3
 800c12c:	f7f5 f9a8 	bl	8001480 <_write>
 800c130:	1c43      	adds	r3, r0, #1
 800c132:	d102      	bne.n	800c13a <_write_r+0x1e>
 800c134:	682b      	ldr	r3, [r5, #0]
 800c136:	b103      	cbz	r3, 800c13a <_write_r+0x1e>
 800c138:	6023      	str	r3, [r4, #0]
 800c13a:	bd38      	pop	{r3, r4, r5, pc}
 800c13c:	200264a4 	.word	0x200264a4

0800c140 <__errno>:
 800c140:	4b01      	ldr	r3, [pc, #4]	@ (800c148 <__errno+0x8>)
 800c142:	6818      	ldr	r0, [r3, #0]
 800c144:	4770      	bx	lr
 800c146:	bf00      	nop
 800c148:	20000020 	.word	0x20000020

0800c14c <__libc_init_array>:
 800c14c:	b570      	push	{r4, r5, r6, lr}
 800c14e:	4d0d      	ldr	r5, [pc, #52]	@ (800c184 <__libc_init_array+0x38>)
 800c150:	4c0d      	ldr	r4, [pc, #52]	@ (800c188 <__libc_init_array+0x3c>)
 800c152:	1b64      	subs	r4, r4, r5
 800c154:	10a4      	asrs	r4, r4, #2
 800c156:	2600      	movs	r6, #0
 800c158:	42a6      	cmp	r6, r4
 800c15a:	d109      	bne.n	800c170 <__libc_init_array+0x24>
 800c15c:	4d0b      	ldr	r5, [pc, #44]	@ (800c18c <__libc_init_array+0x40>)
 800c15e:	4c0c      	ldr	r4, [pc, #48]	@ (800c190 <__libc_init_array+0x44>)
 800c160:	f001 fd68 	bl	800dc34 <_init>
 800c164:	1b64      	subs	r4, r4, r5
 800c166:	10a4      	asrs	r4, r4, #2
 800c168:	2600      	movs	r6, #0
 800c16a:	42a6      	cmp	r6, r4
 800c16c:	d105      	bne.n	800c17a <__libc_init_array+0x2e>
 800c16e:	bd70      	pop	{r4, r5, r6, pc}
 800c170:	f855 3b04 	ldr.w	r3, [r5], #4
 800c174:	4798      	blx	r3
 800c176:	3601      	adds	r6, #1
 800c178:	e7ee      	b.n	800c158 <__libc_init_array+0xc>
 800c17a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c17e:	4798      	blx	r3
 800c180:	3601      	adds	r6, #1
 800c182:	e7f2      	b.n	800c16a <__libc_init_array+0x1e>
 800c184:	0800e134 	.word	0x0800e134
 800c188:	0800e134 	.word	0x0800e134
 800c18c:	0800e134 	.word	0x0800e134
 800c190:	0800e138 	.word	0x0800e138

0800c194 <__retarget_lock_init_recursive>:
 800c194:	4770      	bx	lr

0800c196 <__retarget_lock_acquire_recursive>:
 800c196:	4770      	bx	lr

0800c198 <__retarget_lock_release_recursive>:
 800c198:	4770      	bx	lr

0800c19a <memcpy>:
 800c19a:	440a      	add	r2, r1
 800c19c:	4291      	cmp	r1, r2
 800c19e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c1a2:	d100      	bne.n	800c1a6 <memcpy+0xc>
 800c1a4:	4770      	bx	lr
 800c1a6:	b510      	push	{r4, lr}
 800c1a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1b0:	4291      	cmp	r1, r2
 800c1b2:	d1f9      	bne.n	800c1a8 <memcpy+0xe>
 800c1b4:	bd10      	pop	{r4, pc}

0800c1b6 <quorem>:
 800c1b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ba:	6903      	ldr	r3, [r0, #16]
 800c1bc:	690c      	ldr	r4, [r1, #16]
 800c1be:	42a3      	cmp	r3, r4
 800c1c0:	4607      	mov	r7, r0
 800c1c2:	db7e      	blt.n	800c2c2 <quorem+0x10c>
 800c1c4:	3c01      	subs	r4, #1
 800c1c6:	f101 0814 	add.w	r8, r1, #20
 800c1ca:	00a3      	lsls	r3, r4, #2
 800c1cc:	f100 0514 	add.w	r5, r0, #20
 800c1d0:	9300      	str	r3, [sp, #0]
 800c1d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1d6:	9301      	str	r3, [sp, #4]
 800c1d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c1dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c1e8:	fbb2 f6f3 	udiv	r6, r2, r3
 800c1ec:	d32e      	bcc.n	800c24c <quorem+0x96>
 800c1ee:	f04f 0a00 	mov.w	sl, #0
 800c1f2:	46c4      	mov	ip, r8
 800c1f4:	46ae      	mov	lr, r5
 800c1f6:	46d3      	mov	fp, sl
 800c1f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c1fc:	b298      	uxth	r0, r3
 800c1fe:	fb06 a000 	mla	r0, r6, r0, sl
 800c202:	0c02      	lsrs	r2, r0, #16
 800c204:	0c1b      	lsrs	r3, r3, #16
 800c206:	fb06 2303 	mla	r3, r6, r3, r2
 800c20a:	f8de 2000 	ldr.w	r2, [lr]
 800c20e:	b280      	uxth	r0, r0
 800c210:	b292      	uxth	r2, r2
 800c212:	1a12      	subs	r2, r2, r0
 800c214:	445a      	add	r2, fp
 800c216:	f8de 0000 	ldr.w	r0, [lr]
 800c21a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c21e:	b29b      	uxth	r3, r3
 800c220:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c224:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c228:	b292      	uxth	r2, r2
 800c22a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c22e:	45e1      	cmp	r9, ip
 800c230:	f84e 2b04 	str.w	r2, [lr], #4
 800c234:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c238:	d2de      	bcs.n	800c1f8 <quorem+0x42>
 800c23a:	9b00      	ldr	r3, [sp, #0]
 800c23c:	58eb      	ldr	r3, [r5, r3]
 800c23e:	b92b      	cbnz	r3, 800c24c <quorem+0x96>
 800c240:	9b01      	ldr	r3, [sp, #4]
 800c242:	3b04      	subs	r3, #4
 800c244:	429d      	cmp	r5, r3
 800c246:	461a      	mov	r2, r3
 800c248:	d32f      	bcc.n	800c2aa <quorem+0xf4>
 800c24a:	613c      	str	r4, [r7, #16]
 800c24c:	4638      	mov	r0, r7
 800c24e:	f001 f8c7 	bl	800d3e0 <__mcmp>
 800c252:	2800      	cmp	r0, #0
 800c254:	db25      	blt.n	800c2a2 <quorem+0xec>
 800c256:	4629      	mov	r1, r5
 800c258:	2000      	movs	r0, #0
 800c25a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c25e:	f8d1 c000 	ldr.w	ip, [r1]
 800c262:	fa1f fe82 	uxth.w	lr, r2
 800c266:	fa1f f38c 	uxth.w	r3, ip
 800c26a:	eba3 030e 	sub.w	r3, r3, lr
 800c26e:	4403      	add	r3, r0
 800c270:	0c12      	lsrs	r2, r2, #16
 800c272:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c276:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c27a:	b29b      	uxth	r3, r3
 800c27c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c280:	45c1      	cmp	r9, r8
 800c282:	f841 3b04 	str.w	r3, [r1], #4
 800c286:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c28a:	d2e6      	bcs.n	800c25a <quorem+0xa4>
 800c28c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c290:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c294:	b922      	cbnz	r2, 800c2a0 <quorem+0xea>
 800c296:	3b04      	subs	r3, #4
 800c298:	429d      	cmp	r5, r3
 800c29a:	461a      	mov	r2, r3
 800c29c:	d30b      	bcc.n	800c2b6 <quorem+0x100>
 800c29e:	613c      	str	r4, [r7, #16]
 800c2a0:	3601      	adds	r6, #1
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	b003      	add	sp, #12
 800c2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2aa:	6812      	ldr	r2, [r2, #0]
 800c2ac:	3b04      	subs	r3, #4
 800c2ae:	2a00      	cmp	r2, #0
 800c2b0:	d1cb      	bne.n	800c24a <quorem+0x94>
 800c2b2:	3c01      	subs	r4, #1
 800c2b4:	e7c6      	b.n	800c244 <quorem+0x8e>
 800c2b6:	6812      	ldr	r2, [r2, #0]
 800c2b8:	3b04      	subs	r3, #4
 800c2ba:	2a00      	cmp	r2, #0
 800c2bc:	d1ef      	bne.n	800c29e <quorem+0xe8>
 800c2be:	3c01      	subs	r4, #1
 800c2c0:	e7ea      	b.n	800c298 <quorem+0xe2>
 800c2c2:	2000      	movs	r0, #0
 800c2c4:	e7ee      	b.n	800c2a4 <quorem+0xee>
	...

0800c2c8 <_dtoa_r>:
 800c2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	69c7      	ldr	r7, [r0, #28]
 800c2ce:	b097      	sub	sp, #92	@ 0x5c
 800c2d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c2d4:	ec55 4b10 	vmov	r4, r5, d0
 800c2d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c2da:	9107      	str	r1, [sp, #28]
 800c2dc:	4681      	mov	r9, r0
 800c2de:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c2e2:	b97f      	cbnz	r7, 800c304 <_dtoa_r+0x3c>
 800c2e4:	2010      	movs	r0, #16
 800c2e6:	f7fe ffb3 	bl	800b250 <malloc>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800c2f0:	b920      	cbnz	r0, 800c2fc <_dtoa_r+0x34>
 800c2f2:	4ba9      	ldr	r3, [pc, #676]	@ (800c598 <_dtoa_r+0x2d0>)
 800c2f4:	21ef      	movs	r1, #239	@ 0xef
 800c2f6:	48a9      	ldr	r0, [pc, #676]	@ (800c59c <_dtoa_r+0x2d4>)
 800c2f8:	f001 fbec 	bl	800dad4 <__assert_func>
 800c2fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c300:	6007      	str	r7, [r0, #0]
 800c302:	60c7      	str	r7, [r0, #12]
 800c304:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c308:	6819      	ldr	r1, [r3, #0]
 800c30a:	b159      	cbz	r1, 800c324 <_dtoa_r+0x5c>
 800c30c:	685a      	ldr	r2, [r3, #4]
 800c30e:	604a      	str	r2, [r1, #4]
 800c310:	2301      	movs	r3, #1
 800c312:	4093      	lsls	r3, r2
 800c314:	608b      	str	r3, [r1, #8]
 800c316:	4648      	mov	r0, r9
 800c318:	f000 fe30 	bl	800cf7c <_Bfree>
 800c31c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c320:	2200      	movs	r2, #0
 800c322:	601a      	str	r2, [r3, #0]
 800c324:	1e2b      	subs	r3, r5, #0
 800c326:	bfb9      	ittee	lt
 800c328:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c32c:	9305      	strlt	r3, [sp, #20]
 800c32e:	2300      	movge	r3, #0
 800c330:	6033      	strge	r3, [r6, #0]
 800c332:	9f05      	ldr	r7, [sp, #20]
 800c334:	4b9a      	ldr	r3, [pc, #616]	@ (800c5a0 <_dtoa_r+0x2d8>)
 800c336:	bfbc      	itt	lt
 800c338:	2201      	movlt	r2, #1
 800c33a:	6032      	strlt	r2, [r6, #0]
 800c33c:	43bb      	bics	r3, r7
 800c33e:	d112      	bne.n	800c366 <_dtoa_r+0x9e>
 800c340:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c342:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c346:	6013      	str	r3, [r2, #0]
 800c348:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c34c:	4323      	orrs	r3, r4
 800c34e:	f000 855a 	beq.w	800ce06 <_dtoa_r+0xb3e>
 800c352:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c354:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c5b4 <_dtoa_r+0x2ec>
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f000 855c 	beq.w	800ce16 <_dtoa_r+0xb4e>
 800c35e:	f10a 0303 	add.w	r3, sl, #3
 800c362:	f000 bd56 	b.w	800ce12 <_dtoa_r+0xb4a>
 800c366:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c36a:	2200      	movs	r2, #0
 800c36c:	ec51 0b17 	vmov	r0, r1, d7
 800c370:	2300      	movs	r3, #0
 800c372:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c376:	f7f4 fbb7 	bl	8000ae8 <__aeabi_dcmpeq>
 800c37a:	4680      	mov	r8, r0
 800c37c:	b158      	cbz	r0, 800c396 <_dtoa_r+0xce>
 800c37e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c380:	2301      	movs	r3, #1
 800c382:	6013      	str	r3, [r2, #0]
 800c384:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c386:	b113      	cbz	r3, 800c38e <_dtoa_r+0xc6>
 800c388:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c38a:	4b86      	ldr	r3, [pc, #536]	@ (800c5a4 <_dtoa_r+0x2dc>)
 800c38c:	6013      	str	r3, [r2, #0]
 800c38e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c5b8 <_dtoa_r+0x2f0>
 800c392:	f000 bd40 	b.w	800ce16 <_dtoa_r+0xb4e>
 800c396:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c39a:	aa14      	add	r2, sp, #80	@ 0x50
 800c39c:	a915      	add	r1, sp, #84	@ 0x54
 800c39e:	4648      	mov	r0, r9
 800c3a0:	f001 f8ce 	bl	800d540 <__d2b>
 800c3a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c3a8:	9002      	str	r0, [sp, #8]
 800c3aa:	2e00      	cmp	r6, #0
 800c3ac:	d078      	beq.n	800c4a0 <_dtoa_r+0x1d8>
 800c3ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c3b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c3b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c3c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c3c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	4b76      	ldr	r3, [pc, #472]	@ (800c5a8 <_dtoa_r+0x2e0>)
 800c3ce:	f7f3 ff6b 	bl	80002a8 <__aeabi_dsub>
 800c3d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c580 <_dtoa_r+0x2b8>)
 800c3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d8:	f7f4 f91e 	bl	8000618 <__aeabi_dmul>
 800c3dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c588 <_dtoa_r+0x2c0>)
 800c3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e2:	f7f3 ff63 	bl	80002ac <__adddf3>
 800c3e6:	4604      	mov	r4, r0
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	f7f4 f8aa 	bl	8000544 <__aeabi_i2d>
 800c3f0:	a367      	add	r3, pc, #412	@ (adr r3, 800c590 <_dtoa_r+0x2c8>)
 800c3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f6:	f7f4 f90f 	bl	8000618 <__aeabi_dmul>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4620      	mov	r0, r4
 800c400:	4629      	mov	r1, r5
 800c402:	f7f3 ff53 	bl	80002ac <__adddf3>
 800c406:	4604      	mov	r4, r0
 800c408:	460d      	mov	r5, r1
 800c40a:	f7f4 fbb5 	bl	8000b78 <__aeabi_d2iz>
 800c40e:	2200      	movs	r2, #0
 800c410:	4607      	mov	r7, r0
 800c412:	2300      	movs	r3, #0
 800c414:	4620      	mov	r0, r4
 800c416:	4629      	mov	r1, r5
 800c418:	f7f4 fb70 	bl	8000afc <__aeabi_dcmplt>
 800c41c:	b140      	cbz	r0, 800c430 <_dtoa_r+0x168>
 800c41e:	4638      	mov	r0, r7
 800c420:	f7f4 f890 	bl	8000544 <__aeabi_i2d>
 800c424:	4622      	mov	r2, r4
 800c426:	462b      	mov	r3, r5
 800c428:	f7f4 fb5e 	bl	8000ae8 <__aeabi_dcmpeq>
 800c42c:	b900      	cbnz	r0, 800c430 <_dtoa_r+0x168>
 800c42e:	3f01      	subs	r7, #1
 800c430:	2f16      	cmp	r7, #22
 800c432:	d852      	bhi.n	800c4da <_dtoa_r+0x212>
 800c434:	4b5d      	ldr	r3, [pc, #372]	@ (800c5ac <_dtoa_r+0x2e4>)
 800c436:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c442:	f7f4 fb5b 	bl	8000afc <__aeabi_dcmplt>
 800c446:	2800      	cmp	r0, #0
 800c448:	d049      	beq.n	800c4de <_dtoa_r+0x216>
 800c44a:	3f01      	subs	r7, #1
 800c44c:	2300      	movs	r3, #0
 800c44e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c450:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c452:	1b9b      	subs	r3, r3, r6
 800c454:	1e5a      	subs	r2, r3, #1
 800c456:	bf45      	ittet	mi
 800c458:	f1c3 0301 	rsbmi	r3, r3, #1
 800c45c:	9300      	strmi	r3, [sp, #0]
 800c45e:	2300      	movpl	r3, #0
 800c460:	2300      	movmi	r3, #0
 800c462:	9206      	str	r2, [sp, #24]
 800c464:	bf54      	ite	pl
 800c466:	9300      	strpl	r3, [sp, #0]
 800c468:	9306      	strmi	r3, [sp, #24]
 800c46a:	2f00      	cmp	r7, #0
 800c46c:	db39      	blt.n	800c4e2 <_dtoa_r+0x21a>
 800c46e:	9b06      	ldr	r3, [sp, #24]
 800c470:	970d      	str	r7, [sp, #52]	@ 0x34
 800c472:	443b      	add	r3, r7
 800c474:	9306      	str	r3, [sp, #24]
 800c476:	2300      	movs	r3, #0
 800c478:	9308      	str	r3, [sp, #32]
 800c47a:	9b07      	ldr	r3, [sp, #28]
 800c47c:	2b09      	cmp	r3, #9
 800c47e:	d863      	bhi.n	800c548 <_dtoa_r+0x280>
 800c480:	2b05      	cmp	r3, #5
 800c482:	bfc4      	itt	gt
 800c484:	3b04      	subgt	r3, #4
 800c486:	9307      	strgt	r3, [sp, #28]
 800c488:	9b07      	ldr	r3, [sp, #28]
 800c48a:	f1a3 0302 	sub.w	r3, r3, #2
 800c48e:	bfcc      	ite	gt
 800c490:	2400      	movgt	r4, #0
 800c492:	2401      	movle	r4, #1
 800c494:	2b03      	cmp	r3, #3
 800c496:	d863      	bhi.n	800c560 <_dtoa_r+0x298>
 800c498:	e8df f003 	tbb	[pc, r3]
 800c49c:	2b375452 	.word	0x2b375452
 800c4a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c4a4:	441e      	add	r6, r3
 800c4a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c4aa:	2b20      	cmp	r3, #32
 800c4ac:	bfc1      	itttt	gt
 800c4ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c4b2:	409f      	lslgt	r7, r3
 800c4b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c4b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c4bc:	bfd6      	itet	le
 800c4be:	f1c3 0320 	rsble	r3, r3, #32
 800c4c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c4c6:	fa04 f003 	lslle.w	r0, r4, r3
 800c4ca:	f7f4 f82b 	bl	8000524 <__aeabi_ui2d>
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c4d4:	3e01      	subs	r6, #1
 800c4d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c4d8:	e776      	b.n	800c3c8 <_dtoa_r+0x100>
 800c4da:	2301      	movs	r3, #1
 800c4dc:	e7b7      	b.n	800c44e <_dtoa_r+0x186>
 800c4de:	9010      	str	r0, [sp, #64]	@ 0x40
 800c4e0:	e7b6      	b.n	800c450 <_dtoa_r+0x188>
 800c4e2:	9b00      	ldr	r3, [sp, #0]
 800c4e4:	1bdb      	subs	r3, r3, r7
 800c4e6:	9300      	str	r3, [sp, #0]
 800c4e8:	427b      	negs	r3, r7
 800c4ea:	9308      	str	r3, [sp, #32]
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800c4f0:	e7c3      	b.n	800c47a <_dtoa_r+0x1b2>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4f8:	eb07 0b03 	add.w	fp, r7, r3
 800c4fc:	f10b 0301 	add.w	r3, fp, #1
 800c500:	2b01      	cmp	r3, #1
 800c502:	9303      	str	r3, [sp, #12]
 800c504:	bfb8      	it	lt
 800c506:	2301      	movlt	r3, #1
 800c508:	e006      	b.n	800c518 <_dtoa_r+0x250>
 800c50a:	2301      	movs	r3, #1
 800c50c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c50e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c510:	2b00      	cmp	r3, #0
 800c512:	dd28      	ble.n	800c566 <_dtoa_r+0x29e>
 800c514:	469b      	mov	fp, r3
 800c516:	9303      	str	r3, [sp, #12]
 800c518:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c51c:	2100      	movs	r1, #0
 800c51e:	2204      	movs	r2, #4
 800c520:	f102 0514 	add.w	r5, r2, #20
 800c524:	429d      	cmp	r5, r3
 800c526:	d926      	bls.n	800c576 <_dtoa_r+0x2ae>
 800c528:	6041      	str	r1, [r0, #4]
 800c52a:	4648      	mov	r0, r9
 800c52c:	f000 fce6 	bl	800cefc <_Balloc>
 800c530:	4682      	mov	sl, r0
 800c532:	2800      	cmp	r0, #0
 800c534:	d142      	bne.n	800c5bc <_dtoa_r+0x2f4>
 800c536:	4b1e      	ldr	r3, [pc, #120]	@ (800c5b0 <_dtoa_r+0x2e8>)
 800c538:	4602      	mov	r2, r0
 800c53a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c53e:	e6da      	b.n	800c2f6 <_dtoa_r+0x2e>
 800c540:	2300      	movs	r3, #0
 800c542:	e7e3      	b.n	800c50c <_dtoa_r+0x244>
 800c544:	2300      	movs	r3, #0
 800c546:	e7d5      	b.n	800c4f4 <_dtoa_r+0x22c>
 800c548:	2401      	movs	r4, #1
 800c54a:	2300      	movs	r3, #0
 800c54c:	9307      	str	r3, [sp, #28]
 800c54e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c550:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c554:	2200      	movs	r2, #0
 800c556:	f8cd b00c 	str.w	fp, [sp, #12]
 800c55a:	2312      	movs	r3, #18
 800c55c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c55e:	e7db      	b.n	800c518 <_dtoa_r+0x250>
 800c560:	2301      	movs	r3, #1
 800c562:	9309      	str	r3, [sp, #36]	@ 0x24
 800c564:	e7f4      	b.n	800c550 <_dtoa_r+0x288>
 800c566:	f04f 0b01 	mov.w	fp, #1
 800c56a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c56e:	465b      	mov	r3, fp
 800c570:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c574:	e7d0      	b.n	800c518 <_dtoa_r+0x250>
 800c576:	3101      	adds	r1, #1
 800c578:	0052      	lsls	r2, r2, #1
 800c57a:	e7d1      	b.n	800c520 <_dtoa_r+0x258>
 800c57c:	f3af 8000 	nop.w
 800c580:	636f4361 	.word	0x636f4361
 800c584:	3fd287a7 	.word	0x3fd287a7
 800c588:	8b60c8b3 	.word	0x8b60c8b3
 800c58c:	3fc68a28 	.word	0x3fc68a28
 800c590:	509f79fb 	.word	0x509f79fb
 800c594:	3fd34413 	.word	0x3fd34413
 800c598:	0800ddf5 	.word	0x0800ddf5
 800c59c:	0800de0c 	.word	0x0800de0c
 800c5a0:	7ff00000 	.word	0x7ff00000
 800c5a4:	0800ddc5 	.word	0x0800ddc5
 800c5a8:	3ff80000 	.word	0x3ff80000
 800c5ac:	0800df60 	.word	0x0800df60
 800c5b0:	0800de64 	.word	0x0800de64
 800c5b4:	0800ddf1 	.word	0x0800ddf1
 800c5b8:	0800ddc4 	.word	0x0800ddc4
 800c5bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c5c0:	6018      	str	r0, [r3, #0]
 800c5c2:	9b03      	ldr	r3, [sp, #12]
 800c5c4:	2b0e      	cmp	r3, #14
 800c5c6:	f200 80a1 	bhi.w	800c70c <_dtoa_r+0x444>
 800c5ca:	2c00      	cmp	r4, #0
 800c5cc:	f000 809e 	beq.w	800c70c <_dtoa_r+0x444>
 800c5d0:	2f00      	cmp	r7, #0
 800c5d2:	dd33      	ble.n	800c63c <_dtoa_r+0x374>
 800c5d4:	4b9c      	ldr	r3, [pc, #624]	@ (800c848 <_dtoa_r+0x580>)
 800c5d6:	f007 020f 	and.w	r2, r7, #15
 800c5da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5de:	ed93 7b00 	vldr	d7, [r3]
 800c5e2:	05f8      	lsls	r0, r7, #23
 800c5e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c5e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c5ec:	d516      	bpl.n	800c61c <_dtoa_r+0x354>
 800c5ee:	4b97      	ldr	r3, [pc, #604]	@ (800c84c <_dtoa_r+0x584>)
 800c5f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c5f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5f8:	f7f4 f938 	bl	800086c <__aeabi_ddiv>
 800c5fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c600:	f004 040f 	and.w	r4, r4, #15
 800c604:	2603      	movs	r6, #3
 800c606:	4d91      	ldr	r5, [pc, #580]	@ (800c84c <_dtoa_r+0x584>)
 800c608:	b954      	cbnz	r4, 800c620 <_dtoa_r+0x358>
 800c60a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c60e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c612:	f7f4 f92b 	bl	800086c <__aeabi_ddiv>
 800c616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c61a:	e028      	b.n	800c66e <_dtoa_r+0x3a6>
 800c61c:	2602      	movs	r6, #2
 800c61e:	e7f2      	b.n	800c606 <_dtoa_r+0x33e>
 800c620:	07e1      	lsls	r1, r4, #31
 800c622:	d508      	bpl.n	800c636 <_dtoa_r+0x36e>
 800c624:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c628:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c62c:	f7f3 fff4 	bl	8000618 <__aeabi_dmul>
 800c630:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c634:	3601      	adds	r6, #1
 800c636:	1064      	asrs	r4, r4, #1
 800c638:	3508      	adds	r5, #8
 800c63a:	e7e5      	b.n	800c608 <_dtoa_r+0x340>
 800c63c:	f000 80af 	beq.w	800c79e <_dtoa_r+0x4d6>
 800c640:	427c      	negs	r4, r7
 800c642:	4b81      	ldr	r3, [pc, #516]	@ (800c848 <_dtoa_r+0x580>)
 800c644:	4d81      	ldr	r5, [pc, #516]	@ (800c84c <_dtoa_r+0x584>)
 800c646:	f004 020f 	and.w	r2, r4, #15
 800c64a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c652:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c656:	f7f3 ffdf 	bl	8000618 <__aeabi_dmul>
 800c65a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c65e:	1124      	asrs	r4, r4, #4
 800c660:	2300      	movs	r3, #0
 800c662:	2602      	movs	r6, #2
 800c664:	2c00      	cmp	r4, #0
 800c666:	f040 808f 	bne.w	800c788 <_dtoa_r+0x4c0>
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d1d3      	bne.n	800c616 <_dtoa_r+0x34e>
 800c66e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c670:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c674:	2b00      	cmp	r3, #0
 800c676:	f000 8094 	beq.w	800c7a2 <_dtoa_r+0x4da>
 800c67a:	4b75      	ldr	r3, [pc, #468]	@ (800c850 <_dtoa_r+0x588>)
 800c67c:	2200      	movs	r2, #0
 800c67e:	4620      	mov	r0, r4
 800c680:	4629      	mov	r1, r5
 800c682:	f7f4 fa3b 	bl	8000afc <__aeabi_dcmplt>
 800c686:	2800      	cmp	r0, #0
 800c688:	f000 808b 	beq.w	800c7a2 <_dtoa_r+0x4da>
 800c68c:	9b03      	ldr	r3, [sp, #12]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f000 8087 	beq.w	800c7a2 <_dtoa_r+0x4da>
 800c694:	f1bb 0f00 	cmp.w	fp, #0
 800c698:	dd34      	ble.n	800c704 <_dtoa_r+0x43c>
 800c69a:	4620      	mov	r0, r4
 800c69c:	4b6d      	ldr	r3, [pc, #436]	@ (800c854 <_dtoa_r+0x58c>)
 800c69e:	2200      	movs	r2, #0
 800c6a0:	4629      	mov	r1, r5
 800c6a2:	f7f3 ffb9 	bl	8000618 <__aeabi_dmul>
 800c6a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6aa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c6ae:	3601      	adds	r6, #1
 800c6b0:	465c      	mov	r4, fp
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	f7f3 ff46 	bl	8000544 <__aeabi_i2d>
 800c6b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6bc:	f7f3 ffac 	bl	8000618 <__aeabi_dmul>
 800c6c0:	4b65      	ldr	r3, [pc, #404]	@ (800c858 <_dtoa_r+0x590>)
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	f7f3 fdf2 	bl	80002ac <__adddf3>
 800c6c8:	4605      	mov	r5, r0
 800c6ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c6ce:	2c00      	cmp	r4, #0
 800c6d0:	d16a      	bne.n	800c7a8 <_dtoa_r+0x4e0>
 800c6d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6d6:	4b61      	ldr	r3, [pc, #388]	@ (800c85c <_dtoa_r+0x594>)
 800c6d8:	2200      	movs	r2, #0
 800c6da:	f7f3 fde5 	bl	80002a8 <__aeabi_dsub>
 800c6de:	4602      	mov	r2, r0
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6e6:	462a      	mov	r2, r5
 800c6e8:	4633      	mov	r3, r6
 800c6ea:	f7f4 fa25 	bl	8000b38 <__aeabi_dcmpgt>
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	f040 8298 	bne.w	800cc24 <_dtoa_r+0x95c>
 800c6f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6f8:	462a      	mov	r2, r5
 800c6fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c6fe:	f7f4 f9fd 	bl	8000afc <__aeabi_dcmplt>
 800c702:	bb38      	cbnz	r0, 800c754 <_dtoa_r+0x48c>
 800c704:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c708:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c70c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f2c0 8157 	blt.w	800c9c2 <_dtoa_r+0x6fa>
 800c714:	2f0e      	cmp	r7, #14
 800c716:	f300 8154 	bgt.w	800c9c2 <_dtoa_r+0x6fa>
 800c71a:	4b4b      	ldr	r3, [pc, #300]	@ (800c848 <_dtoa_r+0x580>)
 800c71c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c720:	ed93 7b00 	vldr	d7, [r3]
 800c724:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c726:	2b00      	cmp	r3, #0
 800c728:	ed8d 7b00 	vstr	d7, [sp]
 800c72c:	f280 80e5 	bge.w	800c8fa <_dtoa_r+0x632>
 800c730:	9b03      	ldr	r3, [sp, #12]
 800c732:	2b00      	cmp	r3, #0
 800c734:	f300 80e1 	bgt.w	800c8fa <_dtoa_r+0x632>
 800c738:	d10c      	bne.n	800c754 <_dtoa_r+0x48c>
 800c73a:	4b48      	ldr	r3, [pc, #288]	@ (800c85c <_dtoa_r+0x594>)
 800c73c:	2200      	movs	r2, #0
 800c73e:	ec51 0b17 	vmov	r0, r1, d7
 800c742:	f7f3 ff69 	bl	8000618 <__aeabi_dmul>
 800c746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c74a:	f7f4 f9eb 	bl	8000b24 <__aeabi_dcmpge>
 800c74e:	2800      	cmp	r0, #0
 800c750:	f000 8266 	beq.w	800cc20 <_dtoa_r+0x958>
 800c754:	2400      	movs	r4, #0
 800c756:	4625      	mov	r5, r4
 800c758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c75a:	4656      	mov	r6, sl
 800c75c:	ea6f 0803 	mvn.w	r8, r3
 800c760:	2700      	movs	r7, #0
 800c762:	4621      	mov	r1, r4
 800c764:	4648      	mov	r0, r9
 800c766:	f000 fc09 	bl	800cf7c <_Bfree>
 800c76a:	2d00      	cmp	r5, #0
 800c76c:	f000 80bd 	beq.w	800c8ea <_dtoa_r+0x622>
 800c770:	b12f      	cbz	r7, 800c77e <_dtoa_r+0x4b6>
 800c772:	42af      	cmp	r7, r5
 800c774:	d003      	beq.n	800c77e <_dtoa_r+0x4b6>
 800c776:	4639      	mov	r1, r7
 800c778:	4648      	mov	r0, r9
 800c77a:	f000 fbff 	bl	800cf7c <_Bfree>
 800c77e:	4629      	mov	r1, r5
 800c780:	4648      	mov	r0, r9
 800c782:	f000 fbfb 	bl	800cf7c <_Bfree>
 800c786:	e0b0      	b.n	800c8ea <_dtoa_r+0x622>
 800c788:	07e2      	lsls	r2, r4, #31
 800c78a:	d505      	bpl.n	800c798 <_dtoa_r+0x4d0>
 800c78c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c790:	f7f3 ff42 	bl	8000618 <__aeabi_dmul>
 800c794:	3601      	adds	r6, #1
 800c796:	2301      	movs	r3, #1
 800c798:	1064      	asrs	r4, r4, #1
 800c79a:	3508      	adds	r5, #8
 800c79c:	e762      	b.n	800c664 <_dtoa_r+0x39c>
 800c79e:	2602      	movs	r6, #2
 800c7a0:	e765      	b.n	800c66e <_dtoa_r+0x3a6>
 800c7a2:	9c03      	ldr	r4, [sp, #12]
 800c7a4:	46b8      	mov	r8, r7
 800c7a6:	e784      	b.n	800c6b2 <_dtoa_r+0x3ea>
 800c7a8:	4b27      	ldr	r3, [pc, #156]	@ (800c848 <_dtoa_r+0x580>)
 800c7aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c7ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c7b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c7b4:	4454      	add	r4, sl
 800c7b6:	2900      	cmp	r1, #0
 800c7b8:	d054      	beq.n	800c864 <_dtoa_r+0x59c>
 800c7ba:	4929      	ldr	r1, [pc, #164]	@ (800c860 <_dtoa_r+0x598>)
 800c7bc:	2000      	movs	r0, #0
 800c7be:	f7f4 f855 	bl	800086c <__aeabi_ddiv>
 800c7c2:	4633      	mov	r3, r6
 800c7c4:	462a      	mov	r2, r5
 800c7c6:	f7f3 fd6f 	bl	80002a8 <__aeabi_dsub>
 800c7ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c7ce:	4656      	mov	r6, sl
 800c7d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7d4:	f7f4 f9d0 	bl	8000b78 <__aeabi_d2iz>
 800c7d8:	4605      	mov	r5, r0
 800c7da:	f7f3 feb3 	bl	8000544 <__aeabi_i2d>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7e6:	f7f3 fd5f 	bl	80002a8 <__aeabi_dsub>
 800c7ea:	3530      	adds	r5, #48	@ 0x30
 800c7ec:	4602      	mov	r2, r0
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c7f4:	f806 5b01 	strb.w	r5, [r6], #1
 800c7f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c7fc:	f7f4 f97e 	bl	8000afc <__aeabi_dcmplt>
 800c800:	2800      	cmp	r0, #0
 800c802:	d172      	bne.n	800c8ea <_dtoa_r+0x622>
 800c804:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c808:	4911      	ldr	r1, [pc, #68]	@ (800c850 <_dtoa_r+0x588>)
 800c80a:	2000      	movs	r0, #0
 800c80c:	f7f3 fd4c 	bl	80002a8 <__aeabi_dsub>
 800c810:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c814:	f7f4 f972 	bl	8000afc <__aeabi_dcmplt>
 800c818:	2800      	cmp	r0, #0
 800c81a:	f040 80b4 	bne.w	800c986 <_dtoa_r+0x6be>
 800c81e:	42a6      	cmp	r6, r4
 800c820:	f43f af70 	beq.w	800c704 <_dtoa_r+0x43c>
 800c824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c828:	4b0a      	ldr	r3, [pc, #40]	@ (800c854 <_dtoa_r+0x58c>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	f7f3 fef4 	bl	8000618 <__aeabi_dmul>
 800c830:	4b08      	ldr	r3, [pc, #32]	@ (800c854 <_dtoa_r+0x58c>)
 800c832:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c836:	2200      	movs	r2, #0
 800c838:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c83c:	f7f3 feec 	bl	8000618 <__aeabi_dmul>
 800c840:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c844:	e7c4      	b.n	800c7d0 <_dtoa_r+0x508>
 800c846:	bf00      	nop
 800c848:	0800df60 	.word	0x0800df60
 800c84c:	0800df38 	.word	0x0800df38
 800c850:	3ff00000 	.word	0x3ff00000
 800c854:	40240000 	.word	0x40240000
 800c858:	401c0000 	.word	0x401c0000
 800c85c:	40140000 	.word	0x40140000
 800c860:	3fe00000 	.word	0x3fe00000
 800c864:	4631      	mov	r1, r6
 800c866:	4628      	mov	r0, r5
 800c868:	f7f3 fed6 	bl	8000618 <__aeabi_dmul>
 800c86c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c870:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c872:	4656      	mov	r6, sl
 800c874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c878:	f7f4 f97e 	bl	8000b78 <__aeabi_d2iz>
 800c87c:	4605      	mov	r5, r0
 800c87e:	f7f3 fe61 	bl	8000544 <__aeabi_i2d>
 800c882:	4602      	mov	r2, r0
 800c884:	460b      	mov	r3, r1
 800c886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c88a:	f7f3 fd0d 	bl	80002a8 <__aeabi_dsub>
 800c88e:	3530      	adds	r5, #48	@ 0x30
 800c890:	f806 5b01 	strb.w	r5, [r6], #1
 800c894:	4602      	mov	r2, r0
 800c896:	460b      	mov	r3, r1
 800c898:	42a6      	cmp	r6, r4
 800c89a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c89e:	f04f 0200 	mov.w	r2, #0
 800c8a2:	d124      	bne.n	800c8ee <_dtoa_r+0x626>
 800c8a4:	4baf      	ldr	r3, [pc, #700]	@ (800cb64 <_dtoa_r+0x89c>)
 800c8a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c8aa:	f7f3 fcff 	bl	80002ac <__adddf3>
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8b6:	f7f4 f93f 	bl	8000b38 <__aeabi_dcmpgt>
 800c8ba:	2800      	cmp	r0, #0
 800c8bc:	d163      	bne.n	800c986 <_dtoa_r+0x6be>
 800c8be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c8c2:	49a8      	ldr	r1, [pc, #672]	@ (800cb64 <_dtoa_r+0x89c>)
 800c8c4:	2000      	movs	r0, #0
 800c8c6:	f7f3 fcef 	bl	80002a8 <__aeabi_dsub>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8d2:	f7f4 f913 	bl	8000afc <__aeabi_dcmplt>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	f43f af14 	beq.w	800c704 <_dtoa_r+0x43c>
 800c8dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c8de:	1e73      	subs	r3, r6, #1
 800c8e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c8e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c8e6:	2b30      	cmp	r3, #48	@ 0x30
 800c8e8:	d0f8      	beq.n	800c8dc <_dtoa_r+0x614>
 800c8ea:	4647      	mov	r7, r8
 800c8ec:	e03b      	b.n	800c966 <_dtoa_r+0x69e>
 800c8ee:	4b9e      	ldr	r3, [pc, #632]	@ (800cb68 <_dtoa_r+0x8a0>)
 800c8f0:	f7f3 fe92 	bl	8000618 <__aeabi_dmul>
 800c8f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8f8:	e7bc      	b.n	800c874 <_dtoa_r+0x5ac>
 800c8fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c8fe:	4656      	mov	r6, sl
 800c900:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c904:	4620      	mov	r0, r4
 800c906:	4629      	mov	r1, r5
 800c908:	f7f3 ffb0 	bl	800086c <__aeabi_ddiv>
 800c90c:	f7f4 f934 	bl	8000b78 <__aeabi_d2iz>
 800c910:	4680      	mov	r8, r0
 800c912:	f7f3 fe17 	bl	8000544 <__aeabi_i2d>
 800c916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c91a:	f7f3 fe7d 	bl	8000618 <__aeabi_dmul>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	4620      	mov	r0, r4
 800c924:	4629      	mov	r1, r5
 800c926:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c92a:	f7f3 fcbd 	bl	80002a8 <__aeabi_dsub>
 800c92e:	f806 4b01 	strb.w	r4, [r6], #1
 800c932:	9d03      	ldr	r5, [sp, #12]
 800c934:	eba6 040a 	sub.w	r4, r6, sl
 800c938:	42a5      	cmp	r5, r4
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	d133      	bne.n	800c9a8 <_dtoa_r+0x6e0>
 800c940:	f7f3 fcb4 	bl	80002ac <__adddf3>
 800c944:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c948:	4604      	mov	r4, r0
 800c94a:	460d      	mov	r5, r1
 800c94c:	f7f4 f8f4 	bl	8000b38 <__aeabi_dcmpgt>
 800c950:	b9c0      	cbnz	r0, 800c984 <_dtoa_r+0x6bc>
 800c952:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c956:	4620      	mov	r0, r4
 800c958:	4629      	mov	r1, r5
 800c95a:	f7f4 f8c5 	bl	8000ae8 <__aeabi_dcmpeq>
 800c95e:	b110      	cbz	r0, 800c966 <_dtoa_r+0x69e>
 800c960:	f018 0f01 	tst.w	r8, #1
 800c964:	d10e      	bne.n	800c984 <_dtoa_r+0x6bc>
 800c966:	9902      	ldr	r1, [sp, #8]
 800c968:	4648      	mov	r0, r9
 800c96a:	f000 fb07 	bl	800cf7c <_Bfree>
 800c96e:	2300      	movs	r3, #0
 800c970:	7033      	strb	r3, [r6, #0]
 800c972:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c974:	3701      	adds	r7, #1
 800c976:	601f      	str	r7, [r3, #0]
 800c978:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	f000 824b 	beq.w	800ce16 <_dtoa_r+0xb4e>
 800c980:	601e      	str	r6, [r3, #0]
 800c982:	e248      	b.n	800ce16 <_dtoa_r+0xb4e>
 800c984:	46b8      	mov	r8, r7
 800c986:	4633      	mov	r3, r6
 800c988:	461e      	mov	r6, r3
 800c98a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c98e:	2a39      	cmp	r2, #57	@ 0x39
 800c990:	d106      	bne.n	800c9a0 <_dtoa_r+0x6d8>
 800c992:	459a      	cmp	sl, r3
 800c994:	d1f8      	bne.n	800c988 <_dtoa_r+0x6c0>
 800c996:	2230      	movs	r2, #48	@ 0x30
 800c998:	f108 0801 	add.w	r8, r8, #1
 800c99c:	f88a 2000 	strb.w	r2, [sl]
 800c9a0:	781a      	ldrb	r2, [r3, #0]
 800c9a2:	3201      	adds	r2, #1
 800c9a4:	701a      	strb	r2, [r3, #0]
 800c9a6:	e7a0      	b.n	800c8ea <_dtoa_r+0x622>
 800c9a8:	4b6f      	ldr	r3, [pc, #444]	@ (800cb68 <_dtoa_r+0x8a0>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f7f3 fe34 	bl	8000618 <__aeabi_dmul>
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	4604      	mov	r4, r0
 800c9b6:	460d      	mov	r5, r1
 800c9b8:	f7f4 f896 	bl	8000ae8 <__aeabi_dcmpeq>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d09f      	beq.n	800c900 <_dtoa_r+0x638>
 800c9c0:	e7d1      	b.n	800c966 <_dtoa_r+0x69e>
 800c9c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9c4:	2a00      	cmp	r2, #0
 800c9c6:	f000 80ea 	beq.w	800cb9e <_dtoa_r+0x8d6>
 800c9ca:	9a07      	ldr	r2, [sp, #28]
 800c9cc:	2a01      	cmp	r2, #1
 800c9ce:	f300 80cd 	bgt.w	800cb6c <_dtoa_r+0x8a4>
 800c9d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c9d4:	2a00      	cmp	r2, #0
 800c9d6:	f000 80c1 	beq.w	800cb5c <_dtoa_r+0x894>
 800c9da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c9de:	9c08      	ldr	r4, [sp, #32]
 800c9e0:	9e00      	ldr	r6, [sp, #0]
 800c9e2:	9a00      	ldr	r2, [sp, #0]
 800c9e4:	441a      	add	r2, r3
 800c9e6:	9200      	str	r2, [sp, #0]
 800c9e8:	9a06      	ldr	r2, [sp, #24]
 800c9ea:	2101      	movs	r1, #1
 800c9ec:	441a      	add	r2, r3
 800c9ee:	4648      	mov	r0, r9
 800c9f0:	9206      	str	r2, [sp, #24]
 800c9f2:	f000 fb77 	bl	800d0e4 <__i2b>
 800c9f6:	4605      	mov	r5, r0
 800c9f8:	b166      	cbz	r6, 800ca14 <_dtoa_r+0x74c>
 800c9fa:	9b06      	ldr	r3, [sp, #24]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	dd09      	ble.n	800ca14 <_dtoa_r+0x74c>
 800ca00:	42b3      	cmp	r3, r6
 800ca02:	9a00      	ldr	r2, [sp, #0]
 800ca04:	bfa8      	it	ge
 800ca06:	4633      	movge	r3, r6
 800ca08:	1ad2      	subs	r2, r2, r3
 800ca0a:	9200      	str	r2, [sp, #0]
 800ca0c:	9a06      	ldr	r2, [sp, #24]
 800ca0e:	1af6      	subs	r6, r6, r3
 800ca10:	1ad3      	subs	r3, r2, r3
 800ca12:	9306      	str	r3, [sp, #24]
 800ca14:	9b08      	ldr	r3, [sp, #32]
 800ca16:	b30b      	cbz	r3, 800ca5c <_dtoa_r+0x794>
 800ca18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	f000 80c6 	beq.w	800cbac <_dtoa_r+0x8e4>
 800ca20:	2c00      	cmp	r4, #0
 800ca22:	f000 80c0 	beq.w	800cba6 <_dtoa_r+0x8de>
 800ca26:	4629      	mov	r1, r5
 800ca28:	4622      	mov	r2, r4
 800ca2a:	4648      	mov	r0, r9
 800ca2c:	f000 fc12 	bl	800d254 <__pow5mult>
 800ca30:	9a02      	ldr	r2, [sp, #8]
 800ca32:	4601      	mov	r1, r0
 800ca34:	4605      	mov	r5, r0
 800ca36:	4648      	mov	r0, r9
 800ca38:	f000 fb6a 	bl	800d110 <__multiply>
 800ca3c:	9902      	ldr	r1, [sp, #8]
 800ca3e:	4680      	mov	r8, r0
 800ca40:	4648      	mov	r0, r9
 800ca42:	f000 fa9b 	bl	800cf7c <_Bfree>
 800ca46:	9b08      	ldr	r3, [sp, #32]
 800ca48:	1b1b      	subs	r3, r3, r4
 800ca4a:	9308      	str	r3, [sp, #32]
 800ca4c:	f000 80b1 	beq.w	800cbb2 <_dtoa_r+0x8ea>
 800ca50:	9a08      	ldr	r2, [sp, #32]
 800ca52:	4641      	mov	r1, r8
 800ca54:	4648      	mov	r0, r9
 800ca56:	f000 fbfd 	bl	800d254 <__pow5mult>
 800ca5a:	9002      	str	r0, [sp, #8]
 800ca5c:	2101      	movs	r1, #1
 800ca5e:	4648      	mov	r0, r9
 800ca60:	f000 fb40 	bl	800d0e4 <__i2b>
 800ca64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca66:	4604      	mov	r4, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	f000 81d8 	beq.w	800ce1e <_dtoa_r+0xb56>
 800ca6e:	461a      	mov	r2, r3
 800ca70:	4601      	mov	r1, r0
 800ca72:	4648      	mov	r0, r9
 800ca74:	f000 fbee 	bl	800d254 <__pow5mult>
 800ca78:	9b07      	ldr	r3, [sp, #28]
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	f300 809f 	bgt.w	800cbc0 <_dtoa_r+0x8f8>
 800ca82:	9b04      	ldr	r3, [sp, #16]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	f040 8097 	bne.w	800cbb8 <_dtoa_r+0x8f0>
 800ca8a:	9b05      	ldr	r3, [sp, #20]
 800ca8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f040 8093 	bne.w	800cbbc <_dtoa_r+0x8f4>
 800ca96:	9b05      	ldr	r3, [sp, #20]
 800ca98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ca9c:	0d1b      	lsrs	r3, r3, #20
 800ca9e:	051b      	lsls	r3, r3, #20
 800caa0:	b133      	cbz	r3, 800cab0 <_dtoa_r+0x7e8>
 800caa2:	9b00      	ldr	r3, [sp, #0]
 800caa4:	3301      	adds	r3, #1
 800caa6:	9300      	str	r3, [sp, #0]
 800caa8:	9b06      	ldr	r3, [sp, #24]
 800caaa:	3301      	adds	r3, #1
 800caac:	9306      	str	r3, [sp, #24]
 800caae:	2301      	movs	r3, #1
 800cab0:	9308      	str	r3, [sp, #32]
 800cab2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	f000 81b8 	beq.w	800ce2a <_dtoa_r+0xb62>
 800caba:	6923      	ldr	r3, [r4, #16]
 800cabc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cac0:	6918      	ldr	r0, [r3, #16]
 800cac2:	f000 fac3 	bl	800d04c <__hi0bits>
 800cac6:	f1c0 0020 	rsb	r0, r0, #32
 800caca:	9b06      	ldr	r3, [sp, #24]
 800cacc:	4418      	add	r0, r3
 800cace:	f010 001f 	ands.w	r0, r0, #31
 800cad2:	f000 8082 	beq.w	800cbda <_dtoa_r+0x912>
 800cad6:	f1c0 0320 	rsb	r3, r0, #32
 800cada:	2b04      	cmp	r3, #4
 800cadc:	dd73      	ble.n	800cbc6 <_dtoa_r+0x8fe>
 800cade:	9b00      	ldr	r3, [sp, #0]
 800cae0:	f1c0 001c 	rsb	r0, r0, #28
 800cae4:	4403      	add	r3, r0
 800cae6:	9300      	str	r3, [sp, #0]
 800cae8:	9b06      	ldr	r3, [sp, #24]
 800caea:	4403      	add	r3, r0
 800caec:	4406      	add	r6, r0
 800caee:	9306      	str	r3, [sp, #24]
 800caf0:	9b00      	ldr	r3, [sp, #0]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	dd05      	ble.n	800cb02 <_dtoa_r+0x83a>
 800caf6:	9902      	ldr	r1, [sp, #8]
 800caf8:	461a      	mov	r2, r3
 800cafa:	4648      	mov	r0, r9
 800cafc:	f000 fc04 	bl	800d308 <__lshift>
 800cb00:	9002      	str	r0, [sp, #8]
 800cb02:	9b06      	ldr	r3, [sp, #24]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	dd05      	ble.n	800cb14 <_dtoa_r+0x84c>
 800cb08:	4621      	mov	r1, r4
 800cb0a:	461a      	mov	r2, r3
 800cb0c:	4648      	mov	r0, r9
 800cb0e:	f000 fbfb 	bl	800d308 <__lshift>
 800cb12:	4604      	mov	r4, r0
 800cb14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d061      	beq.n	800cbde <_dtoa_r+0x916>
 800cb1a:	9802      	ldr	r0, [sp, #8]
 800cb1c:	4621      	mov	r1, r4
 800cb1e:	f000 fc5f 	bl	800d3e0 <__mcmp>
 800cb22:	2800      	cmp	r0, #0
 800cb24:	da5b      	bge.n	800cbde <_dtoa_r+0x916>
 800cb26:	2300      	movs	r3, #0
 800cb28:	9902      	ldr	r1, [sp, #8]
 800cb2a:	220a      	movs	r2, #10
 800cb2c:	4648      	mov	r0, r9
 800cb2e:	f000 fa47 	bl	800cfc0 <__multadd>
 800cb32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb34:	9002      	str	r0, [sp, #8]
 800cb36:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	f000 8177 	beq.w	800ce2e <_dtoa_r+0xb66>
 800cb40:	4629      	mov	r1, r5
 800cb42:	2300      	movs	r3, #0
 800cb44:	220a      	movs	r2, #10
 800cb46:	4648      	mov	r0, r9
 800cb48:	f000 fa3a 	bl	800cfc0 <__multadd>
 800cb4c:	f1bb 0f00 	cmp.w	fp, #0
 800cb50:	4605      	mov	r5, r0
 800cb52:	dc6f      	bgt.n	800cc34 <_dtoa_r+0x96c>
 800cb54:	9b07      	ldr	r3, [sp, #28]
 800cb56:	2b02      	cmp	r3, #2
 800cb58:	dc49      	bgt.n	800cbee <_dtoa_r+0x926>
 800cb5a:	e06b      	b.n	800cc34 <_dtoa_r+0x96c>
 800cb5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cb5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cb62:	e73c      	b.n	800c9de <_dtoa_r+0x716>
 800cb64:	3fe00000 	.word	0x3fe00000
 800cb68:	40240000 	.word	0x40240000
 800cb6c:	9b03      	ldr	r3, [sp, #12]
 800cb6e:	1e5c      	subs	r4, r3, #1
 800cb70:	9b08      	ldr	r3, [sp, #32]
 800cb72:	42a3      	cmp	r3, r4
 800cb74:	db09      	blt.n	800cb8a <_dtoa_r+0x8c2>
 800cb76:	1b1c      	subs	r4, r3, r4
 800cb78:	9b03      	ldr	r3, [sp, #12]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	f6bf af30 	bge.w	800c9e0 <_dtoa_r+0x718>
 800cb80:	9b00      	ldr	r3, [sp, #0]
 800cb82:	9a03      	ldr	r2, [sp, #12]
 800cb84:	1a9e      	subs	r6, r3, r2
 800cb86:	2300      	movs	r3, #0
 800cb88:	e72b      	b.n	800c9e2 <_dtoa_r+0x71a>
 800cb8a:	9b08      	ldr	r3, [sp, #32]
 800cb8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb8e:	9408      	str	r4, [sp, #32]
 800cb90:	1ae3      	subs	r3, r4, r3
 800cb92:	441a      	add	r2, r3
 800cb94:	9e00      	ldr	r6, [sp, #0]
 800cb96:	9b03      	ldr	r3, [sp, #12]
 800cb98:	920d      	str	r2, [sp, #52]	@ 0x34
 800cb9a:	2400      	movs	r4, #0
 800cb9c:	e721      	b.n	800c9e2 <_dtoa_r+0x71a>
 800cb9e:	9c08      	ldr	r4, [sp, #32]
 800cba0:	9e00      	ldr	r6, [sp, #0]
 800cba2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cba4:	e728      	b.n	800c9f8 <_dtoa_r+0x730>
 800cba6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cbaa:	e751      	b.n	800ca50 <_dtoa_r+0x788>
 800cbac:	9a08      	ldr	r2, [sp, #32]
 800cbae:	9902      	ldr	r1, [sp, #8]
 800cbb0:	e750      	b.n	800ca54 <_dtoa_r+0x78c>
 800cbb2:	f8cd 8008 	str.w	r8, [sp, #8]
 800cbb6:	e751      	b.n	800ca5c <_dtoa_r+0x794>
 800cbb8:	2300      	movs	r3, #0
 800cbba:	e779      	b.n	800cab0 <_dtoa_r+0x7e8>
 800cbbc:	9b04      	ldr	r3, [sp, #16]
 800cbbe:	e777      	b.n	800cab0 <_dtoa_r+0x7e8>
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	9308      	str	r3, [sp, #32]
 800cbc4:	e779      	b.n	800caba <_dtoa_r+0x7f2>
 800cbc6:	d093      	beq.n	800caf0 <_dtoa_r+0x828>
 800cbc8:	9a00      	ldr	r2, [sp, #0]
 800cbca:	331c      	adds	r3, #28
 800cbcc:	441a      	add	r2, r3
 800cbce:	9200      	str	r2, [sp, #0]
 800cbd0:	9a06      	ldr	r2, [sp, #24]
 800cbd2:	441a      	add	r2, r3
 800cbd4:	441e      	add	r6, r3
 800cbd6:	9206      	str	r2, [sp, #24]
 800cbd8:	e78a      	b.n	800caf0 <_dtoa_r+0x828>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	e7f4      	b.n	800cbc8 <_dtoa_r+0x900>
 800cbde:	9b03      	ldr	r3, [sp, #12]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	46b8      	mov	r8, r7
 800cbe4:	dc20      	bgt.n	800cc28 <_dtoa_r+0x960>
 800cbe6:	469b      	mov	fp, r3
 800cbe8:	9b07      	ldr	r3, [sp, #28]
 800cbea:	2b02      	cmp	r3, #2
 800cbec:	dd1e      	ble.n	800cc2c <_dtoa_r+0x964>
 800cbee:	f1bb 0f00 	cmp.w	fp, #0
 800cbf2:	f47f adb1 	bne.w	800c758 <_dtoa_r+0x490>
 800cbf6:	4621      	mov	r1, r4
 800cbf8:	465b      	mov	r3, fp
 800cbfa:	2205      	movs	r2, #5
 800cbfc:	4648      	mov	r0, r9
 800cbfe:	f000 f9df 	bl	800cfc0 <__multadd>
 800cc02:	4601      	mov	r1, r0
 800cc04:	4604      	mov	r4, r0
 800cc06:	9802      	ldr	r0, [sp, #8]
 800cc08:	f000 fbea 	bl	800d3e0 <__mcmp>
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	f77f ada3 	ble.w	800c758 <_dtoa_r+0x490>
 800cc12:	4656      	mov	r6, sl
 800cc14:	2331      	movs	r3, #49	@ 0x31
 800cc16:	f806 3b01 	strb.w	r3, [r6], #1
 800cc1a:	f108 0801 	add.w	r8, r8, #1
 800cc1e:	e59f      	b.n	800c760 <_dtoa_r+0x498>
 800cc20:	9c03      	ldr	r4, [sp, #12]
 800cc22:	46b8      	mov	r8, r7
 800cc24:	4625      	mov	r5, r4
 800cc26:	e7f4      	b.n	800cc12 <_dtoa_r+0x94a>
 800cc28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cc2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	f000 8101 	beq.w	800ce36 <_dtoa_r+0xb6e>
 800cc34:	2e00      	cmp	r6, #0
 800cc36:	dd05      	ble.n	800cc44 <_dtoa_r+0x97c>
 800cc38:	4629      	mov	r1, r5
 800cc3a:	4632      	mov	r2, r6
 800cc3c:	4648      	mov	r0, r9
 800cc3e:	f000 fb63 	bl	800d308 <__lshift>
 800cc42:	4605      	mov	r5, r0
 800cc44:	9b08      	ldr	r3, [sp, #32]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d05c      	beq.n	800cd04 <_dtoa_r+0xa3c>
 800cc4a:	6869      	ldr	r1, [r5, #4]
 800cc4c:	4648      	mov	r0, r9
 800cc4e:	f000 f955 	bl	800cefc <_Balloc>
 800cc52:	4606      	mov	r6, r0
 800cc54:	b928      	cbnz	r0, 800cc62 <_dtoa_r+0x99a>
 800cc56:	4b82      	ldr	r3, [pc, #520]	@ (800ce60 <_dtoa_r+0xb98>)
 800cc58:	4602      	mov	r2, r0
 800cc5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cc5e:	f7ff bb4a 	b.w	800c2f6 <_dtoa_r+0x2e>
 800cc62:	692a      	ldr	r2, [r5, #16]
 800cc64:	3202      	adds	r2, #2
 800cc66:	0092      	lsls	r2, r2, #2
 800cc68:	f105 010c 	add.w	r1, r5, #12
 800cc6c:	300c      	adds	r0, #12
 800cc6e:	f7ff fa94 	bl	800c19a <memcpy>
 800cc72:	2201      	movs	r2, #1
 800cc74:	4631      	mov	r1, r6
 800cc76:	4648      	mov	r0, r9
 800cc78:	f000 fb46 	bl	800d308 <__lshift>
 800cc7c:	f10a 0301 	add.w	r3, sl, #1
 800cc80:	9300      	str	r3, [sp, #0]
 800cc82:	eb0a 030b 	add.w	r3, sl, fp
 800cc86:	9308      	str	r3, [sp, #32]
 800cc88:	9b04      	ldr	r3, [sp, #16]
 800cc8a:	f003 0301 	and.w	r3, r3, #1
 800cc8e:	462f      	mov	r7, r5
 800cc90:	9306      	str	r3, [sp, #24]
 800cc92:	4605      	mov	r5, r0
 800cc94:	9b00      	ldr	r3, [sp, #0]
 800cc96:	9802      	ldr	r0, [sp, #8]
 800cc98:	4621      	mov	r1, r4
 800cc9a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800cc9e:	f7ff fa8a 	bl	800c1b6 <quorem>
 800cca2:	4603      	mov	r3, r0
 800cca4:	3330      	adds	r3, #48	@ 0x30
 800cca6:	9003      	str	r0, [sp, #12]
 800cca8:	4639      	mov	r1, r7
 800ccaa:	9802      	ldr	r0, [sp, #8]
 800ccac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccae:	f000 fb97 	bl	800d3e0 <__mcmp>
 800ccb2:	462a      	mov	r2, r5
 800ccb4:	9004      	str	r0, [sp, #16]
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	4648      	mov	r0, r9
 800ccba:	f000 fbad 	bl	800d418 <__mdiff>
 800ccbe:	68c2      	ldr	r2, [r0, #12]
 800ccc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	bb02      	cbnz	r2, 800cd08 <_dtoa_r+0xa40>
 800ccc6:	4601      	mov	r1, r0
 800ccc8:	9802      	ldr	r0, [sp, #8]
 800ccca:	f000 fb89 	bl	800d3e0 <__mcmp>
 800ccce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	4648      	mov	r0, r9
 800ccd6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ccd8:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccda:	f000 f94f 	bl	800cf7c <_Bfree>
 800ccde:	9b07      	ldr	r3, [sp, #28]
 800cce0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cce2:	9e00      	ldr	r6, [sp, #0]
 800cce4:	ea42 0103 	orr.w	r1, r2, r3
 800cce8:	9b06      	ldr	r3, [sp, #24]
 800ccea:	4319      	orrs	r1, r3
 800ccec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccee:	d10d      	bne.n	800cd0c <_dtoa_r+0xa44>
 800ccf0:	2b39      	cmp	r3, #57	@ 0x39
 800ccf2:	d027      	beq.n	800cd44 <_dtoa_r+0xa7c>
 800ccf4:	9a04      	ldr	r2, [sp, #16]
 800ccf6:	2a00      	cmp	r2, #0
 800ccf8:	dd01      	ble.n	800ccfe <_dtoa_r+0xa36>
 800ccfa:	9b03      	ldr	r3, [sp, #12]
 800ccfc:	3331      	adds	r3, #49	@ 0x31
 800ccfe:	f88b 3000 	strb.w	r3, [fp]
 800cd02:	e52e      	b.n	800c762 <_dtoa_r+0x49a>
 800cd04:	4628      	mov	r0, r5
 800cd06:	e7b9      	b.n	800cc7c <_dtoa_r+0x9b4>
 800cd08:	2201      	movs	r2, #1
 800cd0a:	e7e2      	b.n	800ccd2 <_dtoa_r+0xa0a>
 800cd0c:	9904      	ldr	r1, [sp, #16]
 800cd0e:	2900      	cmp	r1, #0
 800cd10:	db04      	blt.n	800cd1c <_dtoa_r+0xa54>
 800cd12:	9807      	ldr	r0, [sp, #28]
 800cd14:	4301      	orrs	r1, r0
 800cd16:	9806      	ldr	r0, [sp, #24]
 800cd18:	4301      	orrs	r1, r0
 800cd1a:	d120      	bne.n	800cd5e <_dtoa_r+0xa96>
 800cd1c:	2a00      	cmp	r2, #0
 800cd1e:	ddee      	ble.n	800ccfe <_dtoa_r+0xa36>
 800cd20:	9902      	ldr	r1, [sp, #8]
 800cd22:	9300      	str	r3, [sp, #0]
 800cd24:	2201      	movs	r2, #1
 800cd26:	4648      	mov	r0, r9
 800cd28:	f000 faee 	bl	800d308 <__lshift>
 800cd2c:	4621      	mov	r1, r4
 800cd2e:	9002      	str	r0, [sp, #8]
 800cd30:	f000 fb56 	bl	800d3e0 <__mcmp>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	9b00      	ldr	r3, [sp, #0]
 800cd38:	dc02      	bgt.n	800cd40 <_dtoa_r+0xa78>
 800cd3a:	d1e0      	bne.n	800ccfe <_dtoa_r+0xa36>
 800cd3c:	07da      	lsls	r2, r3, #31
 800cd3e:	d5de      	bpl.n	800ccfe <_dtoa_r+0xa36>
 800cd40:	2b39      	cmp	r3, #57	@ 0x39
 800cd42:	d1da      	bne.n	800ccfa <_dtoa_r+0xa32>
 800cd44:	2339      	movs	r3, #57	@ 0x39
 800cd46:	f88b 3000 	strb.w	r3, [fp]
 800cd4a:	4633      	mov	r3, r6
 800cd4c:	461e      	mov	r6, r3
 800cd4e:	3b01      	subs	r3, #1
 800cd50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cd54:	2a39      	cmp	r2, #57	@ 0x39
 800cd56:	d04e      	beq.n	800cdf6 <_dtoa_r+0xb2e>
 800cd58:	3201      	adds	r2, #1
 800cd5a:	701a      	strb	r2, [r3, #0]
 800cd5c:	e501      	b.n	800c762 <_dtoa_r+0x49a>
 800cd5e:	2a00      	cmp	r2, #0
 800cd60:	dd03      	ble.n	800cd6a <_dtoa_r+0xaa2>
 800cd62:	2b39      	cmp	r3, #57	@ 0x39
 800cd64:	d0ee      	beq.n	800cd44 <_dtoa_r+0xa7c>
 800cd66:	3301      	adds	r3, #1
 800cd68:	e7c9      	b.n	800ccfe <_dtoa_r+0xa36>
 800cd6a:	9a00      	ldr	r2, [sp, #0]
 800cd6c:	9908      	ldr	r1, [sp, #32]
 800cd6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cd72:	428a      	cmp	r2, r1
 800cd74:	d028      	beq.n	800cdc8 <_dtoa_r+0xb00>
 800cd76:	9902      	ldr	r1, [sp, #8]
 800cd78:	2300      	movs	r3, #0
 800cd7a:	220a      	movs	r2, #10
 800cd7c:	4648      	mov	r0, r9
 800cd7e:	f000 f91f 	bl	800cfc0 <__multadd>
 800cd82:	42af      	cmp	r7, r5
 800cd84:	9002      	str	r0, [sp, #8]
 800cd86:	f04f 0300 	mov.w	r3, #0
 800cd8a:	f04f 020a 	mov.w	r2, #10
 800cd8e:	4639      	mov	r1, r7
 800cd90:	4648      	mov	r0, r9
 800cd92:	d107      	bne.n	800cda4 <_dtoa_r+0xadc>
 800cd94:	f000 f914 	bl	800cfc0 <__multadd>
 800cd98:	4607      	mov	r7, r0
 800cd9a:	4605      	mov	r5, r0
 800cd9c:	9b00      	ldr	r3, [sp, #0]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	9300      	str	r3, [sp, #0]
 800cda2:	e777      	b.n	800cc94 <_dtoa_r+0x9cc>
 800cda4:	f000 f90c 	bl	800cfc0 <__multadd>
 800cda8:	4629      	mov	r1, r5
 800cdaa:	4607      	mov	r7, r0
 800cdac:	2300      	movs	r3, #0
 800cdae:	220a      	movs	r2, #10
 800cdb0:	4648      	mov	r0, r9
 800cdb2:	f000 f905 	bl	800cfc0 <__multadd>
 800cdb6:	4605      	mov	r5, r0
 800cdb8:	e7f0      	b.n	800cd9c <_dtoa_r+0xad4>
 800cdba:	f1bb 0f00 	cmp.w	fp, #0
 800cdbe:	bfcc      	ite	gt
 800cdc0:	465e      	movgt	r6, fp
 800cdc2:	2601      	movle	r6, #1
 800cdc4:	4456      	add	r6, sl
 800cdc6:	2700      	movs	r7, #0
 800cdc8:	9902      	ldr	r1, [sp, #8]
 800cdca:	9300      	str	r3, [sp, #0]
 800cdcc:	2201      	movs	r2, #1
 800cdce:	4648      	mov	r0, r9
 800cdd0:	f000 fa9a 	bl	800d308 <__lshift>
 800cdd4:	4621      	mov	r1, r4
 800cdd6:	9002      	str	r0, [sp, #8]
 800cdd8:	f000 fb02 	bl	800d3e0 <__mcmp>
 800cddc:	2800      	cmp	r0, #0
 800cdde:	dcb4      	bgt.n	800cd4a <_dtoa_r+0xa82>
 800cde0:	d102      	bne.n	800cde8 <_dtoa_r+0xb20>
 800cde2:	9b00      	ldr	r3, [sp, #0]
 800cde4:	07db      	lsls	r3, r3, #31
 800cde6:	d4b0      	bmi.n	800cd4a <_dtoa_r+0xa82>
 800cde8:	4633      	mov	r3, r6
 800cdea:	461e      	mov	r6, r3
 800cdec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdf0:	2a30      	cmp	r2, #48	@ 0x30
 800cdf2:	d0fa      	beq.n	800cdea <_dtoa_r+0xb22>
 800cdf4:	e4b5      	b.n	800c762 <_dtoa_r+0x49a>
 800cdf6:	459a      	cmp	sl, r3
 800cdf8:	d1a8      	bne.n	800cd4c <_dtoa_r+0xa84>
 800cdfa:	2331      	movs	r3, #49	@ 0x31
 800cdfc:	f108 0801 	add.w	r8, r8, #1
 800ce00:	f88a 3000 	strb.w	r3, [sl]
 800ce04:	e4ad      	b.n	800c762 <_dtoa_r+0x49a>
 800ce06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ce64 <_dtoa_r+0xb9c>
 800ce0c:	b11b      	cbz	r3, 800ce16 <_dtoa_r+0xb4e>
 800ce0e:	f10a 0308 	add.w	r3, sl, #8
 800ce12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ce14:	6013      	str	r3, [r2, #0]
 800ce16:	4650      	mov	r0, sl
 800ce18:	b017      	add	sp, #92	@ 0x5c
 800ce1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce1e:	9b07      	ldr	r3, [sp, #28]
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	f77f ae2e 	ble.w	800ca82 <_dtoa_r+0x7ba>
 800ce26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce28:	9308      	str	r3, [sp, #32]
 800ce2a:	2001      	movs	r0, #1
 800ce2c:	e64d      	b.n	800caca <_dtoa_r+0x802>
 800ce2e:	f1bb 0f00 	cmp.w	fp, #0
 800ce32:	f77f aed9 	ble.w	800cbe8 <_dtoa_r+0x920>
 800ce36:	4656      	mov	r6, sl
 800ce38:	9802      	ldr	r0, [sp, #8]
 800ce3a:	4621      	mov	r1, r4
 800ce3c:	f7ff f9bb 	bl	800c1b6 <quorem>
 800ce40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ce44:	f806 3b01 	strb.w	r3, [r6], #1
 800ce48:	eba6 020a 	sub.w	r2, r6, sl
 800ce4c:	4593      	cmp	fp, r2
 800ce4e:	ddb4      	ble.n	800cdba <_dtoa_r+0xaf2>
 800ce50:	9902      	ldr	r1, [sp, #8]
 800ce52:	2300      	movs	r3, #0
 800ce54:	220a      	movs	r2, #10
 800ce56:	4648      	mov	r0, r9
 800ce58:	f000 f8b2 	bl	800cfc0 <__multadd>
 800ce5c:	9002      	str	r0, [sp, #8]
 800ce5e:	e7eb      	b.n	800ce38 <_dtoa_r+0xb70>
 800ce60:	0800de64 	.word	0x0800de64
 800ce64:	0800dde8 	.word	0x0800dde8

0800ce68 <_free_r>:
 800ce68:	b538      	push	{r3, r4, r5, lr}
 800ce6a:	4605      	mov	r5, r0
 800ce6c:	2900      	cmp	r1, #0
 800ce6e:	d041      	beq.n	800cef4 <_free_r+0x8c>
 800ce70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce74:	1f0c      	subs	r4, r1, #4
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	bfb8      	it	lt
 800ce7a:	18e4      	addlt	r4, r4, r3
 800ce7c:	f7fe fa92 	bl	800b3a4 <__malloc_lock>
 800ce80:	4a1d      	ldr	r2, [pc, #116]	@ (800cef8 <_free_r+0x90>)
 800ce82:	6813      	ldr	r3, [r2, #0]
 800ce84:	b933      	cbnz	r3, 800ce94 <_free_r+0x2c>
 800ce86:	6063      	str	r3, [r4, #4]
 800ce88:	6014      	str	r4, [r2, #0]
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce90:	f7fe ba8e 	b.w	800b3b0 <__malloc_unlock>
 800ce94:	42a3      	cmp	r3, r4
 800ce96:	d908      	bls.n	800ceaa <_free_r+0x42>
 800ce98:	6820      	ldr	r0, [r4, #0]
 800ce9a:	1821      	adds	r1, r4, r0
 800ce9c:	428b      	cmp	r3, r1
 800ce9e:	bf01      	itttt	eq
 800cea0:	6819      	ldreq	r1, [r3, #0]
 800cea2:	685b      	ldreq	r3, [r3, #4]
 800cea4:	1809      	addeq	r1, r1, r0
 800cea6:	6021      	streq	r1, [r4, #0]
 800cea8:	e7ed      	b.n	800ce86 <_free_r+0x1e>
 800ceaa:	461a      	mov	r2, r3
 800ceac:	685b      	ldr	r3, [r3, #4]
 800ceae:	b10b      	cbz	r3, 800ceb4 <_free_r+0x4c>
 800ceb0:	42a3      	cmp	r3, r4
 800ceb2:	d9fa      	bls.n	800ceaa <_free_r+0x42>
 800ceb4:	6811      	ldr	r1, [r2, #0]
 800ceb6:	1850      	adds	r0, r2, r1
 800ceb8:	42a0      	cmp	r0, r4
 800ceba:	d10b      	bne.n	800ced4 <_free_r+0x6c>
 800cebc:	6820      	ldr	r0, [r4, #0]
 800cebe:	4401      	add	r1, r0
 800cec0:	1850      	adds	r0, r2, r1
 800cec2:	4283      	cmp	r3, r0
 800cec4:	6011      	str	r1, [r2, #0]
 800cec6:	d1e0      	bne.n	800ce8a <_free_r+0x22>
 800cec8:	6818      	ldr	r0, [r3, #0]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	6053      	str	r3, [r2, #4]
 800cece:	4408      	add	r0, r1
 800ced0:	6010      	str	r0, [r2, #0]
 800ced2:	e7da      	b.n	800ce8a <_free_r+0x22>
 800ced4:	d902      	bls.n	800cedc <_free_r+0x74>
 800ced6:	230c      	movs	r3, #12
 800ced8:	602b      	str	r3, [r5, #0]
 800ceda:	e7d6      	b.n	800ce8a <_free_r+0x22>
 800cedc:	6820      	ldr	r0, [r4, #0]
 800cede:	1821      	adds	r1, r4, r0
 800cee0:	428b      	cmp	r3, r1
 800cee2:	bf04      	itt	eq
 800cee4:	6819      	ldreq	r1, [r3, #0]
 800cee6:	685b      	ldreq	r3, [r3, #4]
 800cee8:	6063      	str	r3, [r4, #4]
 800ceea:	bf04      	itt	eq
 800ceec:	1809      	addeq	r1, r1, r0
 800ceee:	6021      	streq	r1, [r4, #0]
 800cef0:	6054      	str	r4, [r2, #4]
 800cef2:	e7ca      	b.n	800ce8a <_free_r+0x22>
 800cef4:	bd38      	pop	{r3, r4, r5, pc}
 800cef6:	bf00      	nop
 800cef8:	20026364 	.word	0x20026364

0800cefc <_Balloc>:
 800cefc:	b570      	push	{r4, r5, r6, lr}
 800cefe:	69c6      	ldr	r6, [r0, #28]
 800cf00:	4604      	mov	r4, r0
 800cf02:	460d      	mov	r5, r1
 800cf04:	b976      	cbnz	r6, 800cf24 <_Balloc+0x28>
 800cf06:	2010      	movs	r0, #16
 800cf08:	f7fe f9a2 	bl	800b250 <malloc>
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	61e0      	str	r0, [r4, #28]
 800cf10:	b920      	cbnz	r0, 800cf1c <_Balloc+0x20>
 800cf12:	4b18      	ldr	r3, [pc, #96]	@ (800cf74 <_Balloc+0x78>)
 800cf14:	4818      	ldr	r0, [pc, #96]	@ (800cf78 <_Balloc+0x7c>)
 800cf16:	216b      	movs	r1, #107	@ 0x6b
 800cf18:	f000 fddc 	bl	800dad4 <__assert_func>
 800cf1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf20:	6006      	str	r6, [r0, #0]
 800cf22:	60c6      	str	r6, [r0, #12]
 800cf24:	69e6      	ldr	r6, [r4, #28]
 800cf26:	68f3      	ldr	r3, [r6, #12]
 800cf28:	b183      	cbz	r3, 800cf4c <_Balloc+0x50>
 800cf2a:	69e3      	ldr	r3, [r4, #28]
 800cf2c:	68db      	ldr	r3, [r3, #12]
 800cf2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf32:	b9b8      	cbnz	r0, 800cf64 <_Balloc+0x68>
 800cf34:	2101      	movs	r1, #1
 800cf36:	fa01 f605 	lsl.w	r6, r1, r5
 800cf3a:	1d72      	adds	r2, r6, #5
 800cf3c:	0092      	lsls	r2, r2, #2
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f000 fde6 	bl	800db10 <_calloc_r>
 800cf44:	b160      	cbz	r0, 800cf60 <_Balloc+0x64>
 800cf46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf4a:	e00e      	b.n	800cf6a <_Balloc+0x6e>
 800cf4c:	2221      	movs	r2, #33	@ 0x21
 800cf4e:	2104      	movs	r1, #4
 800cf50:	4620      	mov	r0, r4
 800cf52:	f000 fddd 	bl	800db10 <_calloc_r>
 800cf56:	69e3      	ldr	r3, [r4, #28]
 800cf58:	60f0      	str	r0, [r6, #12]
 800cf5a:	68db      	ldr	r3, [r3, #12]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d1e4      	bne.n	800cf2a <_Balloc+0x2e>
 800cf60:	2000      	movs	r0, #0
 800cf62:	bd70      	pop	{r4, r5, r6, pc}
 800cf64:	6802      	ldr	r2, [r0, #0]
 800cf66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf70:	e7f7      	b.n	800cf62 <_Balloc+0x66>
 800cf72:	bf00      	nop
 800cf74:	0800ddf5 	.word	0x0800ddf5
 800cf78:	0800de75 	.word	0x0800de75

0800cf7c <_Bfree>:
 800cf7c:	b570      	push	{r4, r5, r6, lr}
 800cf7e:	69c6      	ldr	r6, [r0, #28]
 800cf80:	4605      	mov	r5, r0
 800cf82:	460c      	mov	r4, r1
 800cf84:	b976      	cbnz	r6, 800cfa4 <_Bfree+0x28>
 800cf86:	2010      	movs	r0, #16
 800cf88:	f7fe f962 	bl	800b250 <malloc>
 800cf8c:	4602      	mov	r2, r0
 800cf8e:	61e8      	str	r0, [r5, #28]
 800cf90:	b920      	cbnz	r0, 800cf9c <_Bfree+0x20>
 800cf92:	4b09      	ldr	r3, [pc, #36]	@ (800cfb8 <_Bfree+0x3c>)
 800cf94:	4809      	ldr	r0, [pc, #36]	@ (800cfbc <_Bfree+0x40>)
 800cf96:	218f      	movs	r1, #143	@ 0x8f
 800cf98:	f000 fd9c 	bl	800dad4 <__assert_func>
 800cf9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cfa0:	6006      	str	r6, [r0, #0]
 800cfa2:	60c6      	str	r6, [r0, #12]
 800cfa4:	b13c      	cbz	r4, 800cfb6 <_Bfree+0x3a>
 800cfa6:	69eb      	ldr	r3, [r5, #28]
 800cfa8:	6862      	ldr	r2, [r4, #4]
 800cfaa:	68db      	ldr	r3, [r3, #12]
 800cfac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfb0:	6021      	str	r1, [r4, #0]
 800cfb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cfb6:	bd70      	pop	{r4, r5, r6, pc}
 800cfb8:	0800ddf5 	.word	0x0800ddf5
 800cfbc:	0800de75 	.word	0x0800de75

0800cfc0 <__multadd>:
 800cfc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfc4:	690d      	ldr	r5, [r1, #16]
 800cfc6:	4607      	mov	r7, r0
 800cfc8:	460c      	mov	r4, r1
 800cfca:	461e      	mov	r6, r3
 800cfcc:	f101 0c14 	add.w	ip, r1, #20
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	f8dc 3000 	ldr.w	r3, [ip]
 800cfd6:	b299      	uxth	r1, r3
 800cfd8:	fb02 6101 	mla	r1, r2, r1, r6
 800cfdc:	0c1e      	lsrs	r6, r3, #16
 800cfde:	0c0b      	lsrs	r3, r1, #16
 800cfe0:	fb02 3306 	mla	r3, r2, r6, r3
 800cfe4:	b289      	uxth	r1, r1
 800cfe6:	3001      	adds	r0, #1
 800cfe8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cfec:	4285      	cmp	r5, r0
 800cfee:	f84c 1b04 	str.w	r1, [ip], #4
 800cff2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cff6:	dcec      	bgt.n	800cfd2 <__multadd+0x12>
 800cff8:	b30e      	cbz	r6, 800d03e <__multadd+0x7e>
 800cffa:	68a3      	ldr	r3, [r4, #8]
 800cffc:	42ab      	cmp	r3, r5
 800cffe:	dc19      	bgt.n	800d034 <__multadd+0x74>
 800d000:	6861      	ldr	r1, [r4, #4]
 800d002:	4638      	mov	r0, r7
 800d004:	3101      	adds	r1, #1
 800d006:	f7ff ff79 	bl	800cefc <_Balloc>
 800d00a:	4680      	mov	r8, r0
 800d00c:	b928      	cbnz	r0, 800d01a <__multadd+0x5a>
 800d00e:	4602      	mov	r2, r0
 800d010:	4b0c      	ldr	r3, [pc, #48]	@ (800d044 <__multadd+0x84>)
 800d012:	480d      	ldr	r0, [pc, #52]	@ (800d048 <__multadd+0x88>)
 800d014:	21ba      	movs	r1, #186	@ 0xba
 800d016:	f000 fd5d 	bl	800dad4 <__assert_func>
 800d01a:	6922      	ldr	r2, [r4, #16]
 800d01c:	3202      	adds	r2, #2
 800d01e:	f104 010c 	add.w	r1, r4, #12
 800d022:	0092      	lsls	r2, r2, #2
 800d024:	300c      	adds	r0, #12
 800d026:	f7ff f8b8 	bl	800c19a <memcpy>
 800d02a:	4621      	mov	r1, r4
 800d02c:	4638      	mov	r0, r7
 800d02e:	f7ff ffa5 	bl	800cf7c <_Bfree>
 800d032:	4644      	mov	r4, r8
 800d034:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d038:	3501      	adds	r5, #1
 800d03a:	615e      	str	r6, [r3, #20]
 800d03c:	6125      	str	r5, [r4, #16]
 800d03e:	4620      	mov	r0, r4
 800d040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d044:	0800de64 	.word	0x0800de64
 800d048:	0800de75 	.word	0x0800de75

0800d04c <__hi0bits>:
 800d04c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d050:	4603      	mov	r3, r0
 800d052:	bf36      	itet	cc
 800d054:	0403      	lslcc	r3, r0, #16
 800d056:	2000      	movcs	r0, #0
 800d058:	2010      	movcc	r0, #16
 800d05a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d05e:	bf3c      	itt	cc
 800d060:	021b      	lslcc	r3, r3, #8
 800d062:	3008      	addcc	r0, #8
 800d064:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d068:	bf3c      	itt	cc
 800d06a:	011b      	lslcc	r3, r3, #4
 800d06c:	3004      	addcc	r0, #4
 800d06e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d072:	bf3c      	itt	cc
 800d074:	009b      	lslcc	r3, r3, #2
 800d076:	3002      	addcc	r0, #2
 800d078:	2b00      	cmp	r3, #0
 800d07a:	db05      	blt.n	800d088 <__hi0bits+0x3c>
 800d07c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d080:	f100 0001 	add.w	r0, r0, #1
 800d084:	bf08      	it	eq
 800d086:	2020      	moveq	r0, #32
 800d088:	4770      	bx	lr

0800d08a <__lo0bits>:
 800d08a:	6803      	ldr	r3, [r0, #0]
 800d08c:	4602      	mov	r2, r0
 800d08e:	f013 0007 	ands.w	r0, r3, #7
 800d092:	d00b      	beq.n	800d0ac <__lo0bits+0x22>
 800d094:	07d9      	lsls	r1, r3, #31
 800d096:	d421      	bmi.n	800d0dc <__lo0bits+0x52>
 800d098:	0798      	lsls	r0, r3, #30
 800d09a:	bf49      	itett	mi
 800d09c:	085b      	lsrmi	r3, r3, #1
 800d09e:	089b      	lsrpl	r3, r3, #2
 800d0a0:	2001      	movmi	r0, #1
 800d0a2:	6013      	strmi	r3, [r2, #0]
 800d0a4:	bf5c      	itt	pl
 800d0a6:	6013      	strpl	r3, [r2, #0]
 800d0a8:	2002      	movpl	r0, #2
 800d0aa:	4770      	bx	lr
 800d0ac:	b299      	uxth	r1, r3
 800d0ae:	b909      	cbnz	r1, 800d0b4 <__lo0bits+0x2a>
 800d0b0:	0c1b      	lsrs	r3, r3, #16
 800d0b2:	2010      	movs	r0, #16
 800d0b4:	b2d9      	uxtb	r1, r3
 800d0b6:	b909      	cbnz	r1, 800d0bc <__lo0bits+0x32>
 800d0b8:	3008      	adds	r0, #8
 800d0ba:	0a1b      	lsrs	r3, r3, #8
 800d0bc:	0719      	lsls	r1, r3, #28
 800d0be:	bf04      	itt	eq
 800d0c0:	091b      	lsreq	r3, r3, #4
 800d0c2:	3004      	addeq	r0, #4
 800d0c4:	0799      	lsls	r1, r3, #30
 800d0c6:	bf04      	itt	eq
 800d0c8:	089b      	lsreq	r3, r3, #2
 800d0ca:	3002      	addeq	r0, #2
 800d0cc:	07d9      	lsls	r1, r3, #31
 800d0ce:	d403      	bmi.n	800d0d8 <__lo0bits+0x4e>
 800d0d0:	085b      	lsrs	r3, r3, #1
 800d0d2:	f100 0001 	add.w	r0, r0, #1
 800d0d6:	d003      	beq.n	800d0e0 <__lo0bits+0x56>
 800d0d8:	6013      	str	r3, [r2, #0]
 800d0da:	4770      	bx	lr
 800d0dc:	2000      	movs	r0, #0
 800d0de:	4770      	bx	lr
 800d0e0:	2020      	movs	r0, #32
 800d0e2:	4770      	bx	lr

0800d0e4 <__i2b>:
 800d0e4:	b510      	push	{r4, lr}
 800d0e6:	460c      	mov	r4, r1
 800d0e8:	2101      	movs	r1, #1
 800d0ea:	f7ff ff07 	bl	800cefc <_Balloc>
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	b928      	cbnz	r0, 800d0fe <__i2b+0x1a>
 800d0f2:	4b05      	ldr	r3, [pc, #20]	@ (800d108 <__i2b+0x24>)
 800d0f4:	4805      	ldr	r0, [pc, #20]	@ (800d10c <__i2b+0x28>)
 800d0f6:	f240 1145 	movw	r1, #325	@ 0x145
 800d0fa:	f000 fceb 	bl	800dad4 <__assert_func>
 800d0fe:	2301      	movs	r3, #1
 800d100:	6144      	str	r4, [r0, #20]
 800d102:	6103      	str	r3, [r0, #16]
 800d104:	bd10      	pop	{r4, pc}
 800d106:	bf00      	nop
 800d108:	0800de64 	.word	0x0800de64
 800d10c:	0800de75 	.word	0x0800de75

0800d110 <__multiply>:
 800d110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d114:	4617      	mov	r7, r2
 800d116:	690a      	ldr	r2, [r1, #16]
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	429a      	cmp	r2, r3
 800d11c:	bfa8      	it	ge
 800d11e:	463b      	movge	r3, r7
 800d120:	4689      	mov	r9, r1
 800d122:	bfa4      	itt	ge
 800d124:	460f      	movge	r7, r1
 800d126:	4699      	movge	r9, r3
 800d128:	693d      	ldr	r5, [r7, #16]
 800d12a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	6879      	ldr	r1, [r7, #4]
 800d132:	eb05 060a 	add.w	r6, r5, sl
 800d136:	42b3      	cmp	r3, r6
 800d138:	b085      	sub	sp, #20
 800d13a:	bfb8      	it	lt
 800d13c:	3101      	addlt	r1, #1
 800d13e:	f7ff fedd 	bl	800cefc <_Balloc>
 800d142:	b930      	cbnz	r0, 800d152 <__multiply+0x42>
 800d144:	4602      	mov	r2, r0
 800d146:	4b41      	ldr	r3, [pc, #260]	@ (800d24c <__multiply+0x13c>)
 800d148:	4841      	ldr	r0, [pc, #260]	@ (800d250 <__multiply+0x140>)
 800d14a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d14e:	f000 fcc1 	bl	800dad4 <__assert_func>
 800d152:	f100 0414 	add.w	r4, r0, #20
 800d156:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d15a:	4623      	mov	r3, r4
 800d15c:	2200      	movs	r2, #0
 800d15e:	4573      	cmp	r3, lr
 800d160:	d320      	bcc.n	800d1a4 <__multiply+0x94>
 800d162:	f107 0814 	add.w	r8, r7, #20
 800d166:	f109 0114 	add.w	r1, r9, #20
 800d16a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d16e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d172:	9302      	str	r3, [sp, #8]
 800d174:	1beb      	subs	r3, r5, r7
 800d176:	3b15      	subs	r3, #21
 800d178:	f023 0303 	bic.w	r3, r3, #3
 800d17c:	3304      	adds	r3, #4
 800d17e:	3715      	adds	r7, #21
 800d180:	42bd      	cmp	r5, r7
 800d182:	bf38      	it	cc
 800d184:	2304      	movcc	r3, #4
 800d186:	9301      	str	r3, [sp, #4]
 800d188:	9b02      	ldr	r3, [sp, #8]
 800d18a:	9103      	str	r1, [sp, #12]
 800d18c:	428b      	cmp	r3, r1
 800d18e:	d80c      	bhi.n	800d1aa <__multiply+0x9a>
 800d190:	2e00      	cmp	r6, #0
 800d192:	dd03      	ble.n	800d19c <__multiply+0x8c>
 800d194:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d055      	beq.n	800d248 <__multiply+0x138>
 800d19c:	6106      	str	r6, [r0, #16]
 800d19e:	b005      	add	sp, #20
 800d1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a4:	f843 2b04 	str.w	r2, [r3], #4
 800d1a8:	e7d9      	b.n	800d15e <__multiply+0x4e>
 800d1aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800d1ae:	f1ba 0f00 	cmp.w	sl, #0
 800d1b2:	d01f      	beq.n	800d1f4 <__multiply+0xe4>
 800d1b4:	46c4      	mov	ip, r8
 800d1b6:	46a1      	mov	r9, r4
 800d1b8:	2700      	movs	r7, #0
 800d1ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d1be:	f8d9 3000 	ldr.w	r3, [r9]
 800d1c2:	fa1f fb82 	uxth.w	fp, r2
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d1cc:	443b      	add	r3, r7
 800d1ce:	f8d9 7000 	ldr.w	r7, [r9]
 800d1d2:	0c12      	lsrs	r2, r2, #16
 800d1d4:	0c3f      	lsrs	r7, r7, #16
 800d1d6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d1da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d1de:	b29b      	uxth	r3, r3
 800d1e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1e4:	4565      	cmp	r5, ip
 800d1e6:	f849 3b04 	str.w	r3, [r9], #4
 800d1ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d1ee:	d8e4      	bhi.n	800d1ba <__multiply+0xaa>
 800d1f0:	9b01      	ldr	r3, [sp, #4]
 800d1f2:	50e7      	str	r7, [r4, r3]
 800d1f4:	9b03      	ldr	r3, [sp, #12]
 800d1f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d1fa:	3104      	adds	r1, #4
 800d1fc:	f1b9 0f00 	cmp.w	r9, #0
 800d200:	d020      	beq.n	800d244 <__multiply+0x134>
 800d202:	6823      	ldr	r3, [r4, #0]
 800d204:	4647      	mov	r7, r8
 800d206:	46a4      	mov	ip, r4
 800d208:	f04f 0a00 	mov.w	sl, #0
 800d20c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d210:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d214:	fb09 220b 	mla	r2, r9, fp, r2
 800d218:	4452      	add	r2, sl
 800d21a:	b29b      	uxth	r3, r3
 800d21c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d220:	f84c 3b04 	str.w	r3, [ip], #4
 800d224:	f857 3b04 	ldr.w	r3, [r7], #4
 800d228:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d22c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d230:	fb09 330a 	mla	r3, r9, sl, r3
 800d234:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d238:	42bd      	cmp	r5, r7
 800d23a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d23e:	d8e5      	bhi.n	800d20c <__multiply+0xfc>
 800d240:	9a01      	ldr	r2, [sp, #4]
 800d242:	50a3      	str	r3, [r4, r2]
 800d244:	3404      	adds	r4, #4
 800d246:	e79f      	b.n	800d188 <__multiply+0x78>
 800d248:	3e01      	subs	r6, #1
 800d24a:	e7a1      	b.n	800d190 <__multiply+0x80>
 800d24c:	0800de64 	.word	0x0800de64
 800d250:	0800de75 	.word	0x0800de75

0800d254 <__pow5mult>:
 800d254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d258:	4615      	mov	r5, r2
 800d25a:	f012 0203 	ands.w	r2, r2, #3
 800d25e:	4607      	mov	r7, r0
 800d260:	460e      	mov	r6, r1
 800d262:	d007      	beq.n	800d274 <__pow5mult+0x20>
 800d264:	4c25      	ldr	r4, [pc, #148]	@ (800d2fc <__pow5mult+0xa8>)
 800d266:	3a01      	subs	r2, #1
 800d268:	2300      	movs	r3, #0
 800d26a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d26e:	f7ff fea7 	bl	800cfc0 <__multadd>
 800d272:	4606      	mov	r6, r0
 800d274:	10ad      	asrs	r5, r5, #2
 800d276:	d03d      	beq.n	800d2f4 <__pow5mult+0xa0>
 800d278:	69fc      	ldr	r4, [r7, #28]
 800d27a:	b97c      	cbnz	r4, 800d29c <__pow5mult+0x48>
 800d27c:	2010      	movs	r0, #16
 800d27e:	f7fd ffe7 	bl	800b250 <malloc>
 800d282:	4602      	mov	r2, r0
 800d284:	61f8      	str	r0, [r7, #28]
 800d286:	b928      	cbnz	r0, 800d294 <__pow5mult+0x40>
 800d288:	4b1d      	ldr	r3, [pc, #116]	@ (800d300 <__pow5mult+0xac>)
 800d28a:	481e      	ldr	r0, [pc, #120]	@ (800d304 <__pow5mult+0xb0>)
 800d28c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d290:	f000 fc20 	bl	800dad4 <__assert_func>
 800d294:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d298:	6004      	str	r4, [r0, #0]
 800d29a:	60c4      	str	r4, [r0, #12]
 800d29c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d2a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d2a4:	b94c      	cbnz	r4, 800d2ba <__pow5mult+0x66>
 800d2a6:	f240 2171 	movw	r1, #625	@ 0x271
 800d2aa:	4638      	mov	r0, r7
 800d2ac:	f7ff ff1a 	bl	800d0e4 <__i2b>
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2b6:	4604      	mov	r4, r0
 800d2b8:	6003      	str	r3, [r0, #0]
 800d2ba:	f04f 0900 	mov.w	r9, #0
 800d2be:	07eb      	lsls	r3, r5, #31
 800d2c0:	d50a      	bpl.n	800d2d8 <__pow5mult+0x84>
 800d2c2:	4631      	mov	r1, r6
 800d2c4:	4622      	mov	r2, r4
 800d2c6:	4638      	mov	r0, r7
 800d2c8:	f7ff ff22 	bl	800d110 <__multiply>
 800d2cc:	4631      	mov	r1, r6
 800d2ce:	4680      	mov	r8, r0
 800d2d0:	4638      	mov	r0, r7
 800d2d2:	f7ff fe53 	bl	800cf7c <_Bfree>
 800d2d6:	4646      	mov	r6, r8
 800d2d8:	106d      	asrs	r5, r5, #1
 800d2da:	d00b      	beq.n	800d2f4 <__pow5mult+0xa0>
 800d2dc:	6820      	ldr	r0, [r4, #0]
 800d2de:	b938      	cbnz	r0, 800d2f0 <__pow5mult+0x9c>
 800d2e0:	4622      	mov	r2, r4
 800d2e2:	4621      	mov	r1, r4
 800d2e4:	4638      	mov	r0, r7
 800d2e6:	f7ff ff13 	bl	800d110 <__multiply>
 800d2ea:	6020      	str	r0, [r4, #0]
 800d2ec:	f8c0 9000 	str.w	r9, [r0]
 800d2f0:	4604      	mov	r4, r0
 800d2f2:	e7e4      	b.n	800d2be <__pow5mult+0x6a>
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2fa:	bf00      	nop
 800d2fc:	0800df28 	.word	0x0800df28
 800d300:	0800ddf5 	.word	0x0800ddf5
 800d304:	0800de75 	.word	0x0800de75

0800d308 <__lshift>:
 800d308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d30c:	460c      	mov	r4, r1
 800d30e:	6849      	ldr	r1, [r1, #4]
 800d310:	6923      	ldr	r3, [r4, #16]
 800d312:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d316:	68a3      	ldr	r3, [r4, #8]
 800d318:	4607      	mov	r7, r0
 800d31a:	4691      	mov	r9, r2
 800d31c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d320:	f108 0601 	add.w	r6, r8, #1
 800d324:	42b3      	cmp	r3, r6
 800d326:	db0b      	blt.n	800d340 <__lshift+0x38>
 800d328:	4638      	mov	r0, r7
 800d32a:	f7ff fde7 	bl	800cefc <_Balloc>
 800d32e:	4605      	mov	r5, r0
 800d330:	b948      	cbnz	r0, 800d346 <__lshift+0x3e>
 800d332:	4602      	mov	r2, r0
 800d334:	4b28      	ldr	r3, [pc, #160]	@ (800d3d8 <__lshift+0xd0>)
 800d336:	4829      	ldr	r0, [pc, #164]	@ (800d3dc <__lshift+0xd4>)
 800d338:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d33c:	f000 fbca 	bl	800dad4 <__assert_func>
 800d340:	3101      	adds	r1, #1
 800d342:	005b      	lsls	r3, r3, #1
 800d344:	e7ee      	b.n	800d324 <__lshift+0x1c>
 800d346:	2300      	movs	r3, #0
 800d348:	f100 0114 	add.w	r1, r0, #20
 800d34c:	f100 0210 	add.w	r2, r0, #16
 800d350:	4618      	mov	r0, r3
 800d352:	4553      	cmp	r3, sl
 800d354:	db33      	blt.n	800d3be <__lshift+0xb6>
 800d356:	6920      	ldr	r0, [r4, #16]
 800d358:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d35c:	f104 0314 	add.w	r3, r4, #20
 800d360:	f019 091f 	ands.w	r9, r9, #31
 800d364:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d368:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d36c:	d02b      	beq.n	800d3c6 <__lshift+0xbe>
 800d36e:	f1c9 0e20 	rsb	lr, r9, #32
 800d372:	468a      	mov	sl, r1
 800d374:	2200      	movs	r2, #0
 800d376:	6818      	ldr	r0, [r3, #0]
 800d378:	fa00 f009 	lsl.w	r0, r0, r9
 800d37c:	4310      	orrs	r0, r2
 800d37e:	f84a 0b04 	str.w	r0, [sl], #4
 800d382:	f853 2b04 	ldr.w	r2, [r3], #4
 800d386:	459c      	cmp	ip, r3
 800d388:	fa22 f20e 	lsr.w	r2, r2, lr
 800d38c:	d8f3      	bhi.n	800d376 <__lshift+0x6e>
 800d38e:	ebac 0304 	sub.w	r3, ip, r4
 800d392:	3b15      	subs	r3, #21
 800d394:	f023 0303 	bic.w	r3, r3, #3
 800d398:	3304      	adds	r3, #4
 800d39a:	f104 0015 	add.w	r0, r4, #21
 800d39e:	4560      	cmp	r0, ip
 800d3a0:	bf88      	it	hi
 800d3a2:	2304      	movhi	r3, #4
 800d3a4:	50ca      	str	r2, [r1, r3]
 800d3a6:	b10a      	cbz	r2, 800d3ac <__lshift+0xa4>
 800d3a8:	f108 0602 	add.w	r6, r8, #2
 800d3ac:	3e01      	subs	r6, #1
 800d3ae:	4638      	mov	r0, r7
 800d3b0:	612e      	str	r6, [r5, #16]
 800d3b2:	4621      	mov	r1, r4
 800d3b4:	f7ff fde2 	bl	800cf7c <_Bfree>
 800d3b8:	4628      	mov	r0, r5
 800d3ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3be:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	e7c5      	b.n	800d352 <__lshift+0x4a>
 800d3c6:	3904      	subs	r1, #4
 800d3c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3d0:	459c      	cmp	ip, r3
 800d3d2:	d8f9      	bhi.n	800d3c8 <__lshift+0xc0>
 800d3d4:	e7ea      	b.n	800d3ac <__lshift+0xa4>
 800d3d6:	bf00      	nop
 800d3d8:	0800de64 	.word	0x0800de64
 800d3dc:	0800de75 	.word	0x0800de75

0800d3e0 <__mcmp>:
 800d3e0:	690a      	ldr	r2, [r1, #16]
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	6900      	ldr	r0, [r0, #16]
 800d3e6:	1a80      	subs	r0, r0, r2
 800d3e8:	b530      	push	{r4, r5, lr}
 800d3ea:	d10e      	bne.n	800d40a <__mcmp+0x2a>
 800d3ec:	3314      	adds	r3, #20
 800d3ee:	3114      	adds	r1, #20
 800d3f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d3f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d3f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d3fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d400:	4295      	cmp	r5, r2
 800d402:	d003      	beq.n	800d40c <__mcmp+0x2c>
 800d404:	d205      	bcs.n	800d412 <__mcmp+0x32>
 800d406:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d40a:	bd30      	pop	{r4, r5, pc}
 800d40c:	42a3      	cmp	r3, r4
 800d40e:	d3f3      	bcc.n	800d3f8 <__mcmp+0x18>
 800d410:	e7fb      	b.n	800d40a <__mcmp+0x2a>
 800d412:	2001      	movs	r0, #1
 800d414:	e7f9      	b.n	800d40a <__mcmp+0x2a>
	...

0800d418 <__mdiff>:
 800d418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d41c:	4689      	mov	r9, r1
 800d41e:	4606      	mov	r6, r0
 800d420:	4611      	mov	r1, r2
 800d422:	4648      	mov	r0, r9
 800d424:	4614      	mov	r4, r2
 800d426:	f7ff ffdb 	bl	800d3e0 <__mcmp>
 800d42a:	1e05      	subs	r5, r0, #0
 800d42c:	d112      	bne.n	800d454 <__mdiff+0x3c>
 800d42e:	4629      	mov	r1, r5
 800d430:	4630      	mov	r0, r6
 800d432:	f7ff fd63 	bl	800cefc <_Balloc>
 800d436:	4602      	mov	r2, r0
 800d438:	b928      	cbnz	r0, 800d446 <__mdiff+0x2e>
 800d43a:	4b3f      	ldr	r3, [pc, #252]	@ (800d538 <__mdiff+0x120>)
 800d43c:	f240 2137 	movw	r1, #567	@ 0x237
 800d440:	483e      	ldr	r0, [pc, #248]	@ (800d53c <__mdiff+0x124>)
 800d442:	f000 fb47 	bl	800dad4 <__assert_func>
 800d446:	2301      	movs	r3, #1
 800d448:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d44c:	4610      	mov	r0, r2
 800d44e:	b003      	add	sp, #12
 800d450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d454:	bfbc      	itt	lt
 800d456:	464b      	movlt	r3, r9
 800d458:	46a1      	movlt	r9, r4
 800d45a:	4630      	mov	r0, r6
 800d45c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d460:	bfba      	itte	lt
 800d462:	461c      	movlt	r4, r3
 800d464:	2501      	movlt	r5, #1
 800d466:	2500      	movge	r5, #0
 800d468:	f7ff fd48 	bl	800cefc <_Balloc>
 800d46c:	4602      	mov	r2, r0
 800d46e:	b918      	cbnz	r0, 800d478 <__mdiff+0x60>
 800d470:	4b31      	ldr	r3, [pc, #196]	@ (800d538 <__mdiff+0x120>)
 800d472:	f240 2145 	movw	r1, #581	@ 0x245
 800d476:	e7e3      	b.n	800d440 <__mdiff+0x28>
 800d478:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d47c:	6926      	ldr	r6, [r4, #16]
 800d47e:	60c5      	str	r5, [r0, #12]
 800d480:	f109 0310 	add.w	r3, r9, #16
 800d484:	f109 0514 	add.w	r5, r9, #20
 800d488:	f104 0e14 	add.w	lr, r4, #20
 800d48c:	f100 0b14 	add.w	fp, r0, #20
 800d490:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d494:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d498:	9301      	str	r3, [sp, #4]
 800d49a:	46d9      	mov	r9, fp
 800d49c:	f04f 0c00 	mov.w	ip, #0
 800d4a0:	9b01      	ldr	r3, [sp, #4]
 800d4a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d4a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d4aa:	9301      	str	r3, [sp, #4]
 800d4ac:	fa1f f38a 	uxth.w	r3, sl
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	b283      	uxth	r3, r0
 800d4b4:	1acb      	subs	r3, r1, r3
 800d4b6:	0c00      	lsrs	r0, r0, #16
 800d4b8:	4463      	add	r3, ip
 800d4ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d4be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d4c8:	4576      	cmp	r6, lr
 800d4ca:	f849 3b04 	str.w	r3, [r9], #4
 800d4ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4d2:	d8e5      	bhi.n	800d4a0 <__mdiff+0x88>
 800d4d4:	1b33      	subs	r3, r6, r4
 800d4d6:	3b15      	subs	r3, #21
 800d4d8:	f023 0303 	bic.w	r3, r3, #3
 800d4dc:	3415      	adds	r4, #21
 800d4de:	3304      	adds	r3, #4
 800d4e0:	42a6      	cmp	r6, r4
 800d4e2:	bf38      	it	cc
 800d4e4:	2304      	movcc	r3, #4
 800d4e6:	441d      	add	r5, r3
 800d4e8:	445b      	add	r3, fp
 800d4ea:	461e      	mov	r6, r3
 800d4ec:	462c      	mov	r4, r5
 800d4ee:	4544      	cmp	r4, r8
 800d4f0:	d30e      	bcc.n	800d510 <__mdiff+0xf8>
 800d4f2:	f108 0103 	add.w	r1, r8, #3
 800d4f6:	1b49      	subs	r1, r1, r5
 800d4f8:	f021 0103 	bic.w	r1, r1, #3
 800d4fc:	3d03      	subs	r5, #3
 800d4fe:	45a8      	cmp	r8, r5
 800d500:	bf38      	it	cc
 800d502:	2100      	movcc	r1, #0
 800d504:	440b      	add	r3, r1
 800d506:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d50a:	b191      	cbz	r1, 800d532 <__mdiff+0x11a>
 800d50c:	6117      	str	r7, [r2, #16]
 800d50e:	e79d      	b.n	800d44c <__mdiff+0x34>
 800d510:	f854 1b04 	ldr.w	r1, [r4], #4
 800d514:	46e6      	mov	lr, ip
 800d516:	0c08      	lsrs	r0, r1, #16
 800d518:	fa1c fc81 	uxtah	ip, ip, r1
 800d51c:	4471      	add	r1, lr
 800d51e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d522:	b289      	uxth	r1, r1
 800d524:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d528:	f846 1b04 	str.w	r1, [r6], #4
 800d52c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d530:	e7dd      	b.n	800d4ee <__mdiff+0xd6>
 800d532:	3f01      	subs	r7, #1
 800d534:	e7e7      	b.n	800d506 <__mdiff+0xee>
 800d536:	bf00      	nop
 800d538:	0800de64 	.word	0x0800de64
 800d53c:	0800de75 	.word	0x0800de75

0800d540 <__d2b>:
 800d540:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d544:	460f      	mov	r7, r1
 800d546:	2101      	movs	r1, #1
 800d548:	ec59 8b10 	vmov	r8, r9, d0
 800d54c:	4616      	mov	r6, r2
 800d54e:	f7ff fcd5 	bl	800cefc <_Balloc>
 800d552:	4604      	mov	r4, r0
 800d554:	b930      	cbnz	r0, 800d564 <__d2b+0x24>
 800d556:	4602      	mov	r2, r0
 800d558:	4b23      	ldr	r3, [pc, #140]	@ (800d5e8 <__d2b+0xa8>)
 800d55a:	4824      	ldr	r0, [pc, #144]	@ (800d5ec <__d2b+0xac>)
 800d55c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d560:	f000 fab8 	bl	800dad4 <__assert_func>
 800d564:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d568:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d56c:	b10d      	cbz	r5, 800d572 <__d2b+0x32>
 800d56e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d572:	9301      	str	r3, [sp, #4]
 800d574:	f1b8 0300 	subs.w	r3, r8, #0
 800d578:	d023      	beq.n	800d5c2 <__d2b+0x82>
 800d57a:	4668      	mov	r0, sp
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	f7ff fd84 	bl	800d08a <__lo0bits>
 800d582:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d586:	b1d0      	cbz	r0, 800d5be <__d2b+0x7e>
 800d588:	f1c0 0320 	rsb	r3, r0, #32
 800d58c:	fa02 f303 	lsl.w	r3, r2, r3
 800d590:	430b      	orrs	r3, r1
 800d592:	40c2      	lsrs	r2, r0
 800d594:	6163      	str	r3, [r4, #20]
 800d596:	9201      	str	r2, [sp, #4]
 800d598:	9b01      	ldr	r3, [sp, #4]
 800d59a:	61a3      	str	r3, [r4, #24]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	bf0c      	ite	eq
 800d5a0:	2201      	moveq	r2, #1
 800d5a2:	2202      	movne	r2, #2
 800d5a4:	6122      	str	r2, [r4, #16]
 800d5a6:	b1a5      	cbz	r5, 800d5d2 <__d2b+0x92>
 800d5a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d5ac:	4405      	add	r5, r0
 800d5ae:	603d      	str	r5, [r7, #0]
 800d5b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d5b4:	6030      	str	r0, [r6, #0]
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	b003      	add	sp, #12
 800d5ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5be:	6161      	str	r1, [r4, #20]
 800d5c0:	e7ea      	b.n	800d598 <__d2b+0x58>
 800d5c2:	a801      	add	r0, sp, #4
 800d5c4:	f7ff fd61 	bl	800d08a <__lo0bits>
 800d5c8:	9b01      	ldr	r3, [sp, #4]
 800d5ca:	6163      	str	r3, [r4, #20]
 800d5cc:	3020      	adds	r0, #32
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	e7e8      	b.n	800d5a4 <__d2b+0x64>
 800d5d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5da:	6038      	str	r0, [r7, #0]
 800d5dc:	6918      	ldr	r0, [r3, #16]
 800d5de:	f7ff fd35 	bl	800d04c <__hi0bits>
 800d5e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5e6:	e7e5      	b.n	800d5b4 <__d2b+0x74>
 800d5e8:	0800de64 	.word	0x0800de64
 800d5ec:	0800de75 	.word	0x0800de75

0800d5f0 <__sfputc_r>:
 800d5f0:	6893      	ldr	r3, [r2, #8]
 800d5f2:	3b01      	subs	r3, #1
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	b410      	push	{r4}
 800d5f8:	6093      	str	r3, [r2, #8]
 800d5fa:	da08      	bge.n	800d60e <__sfputc_r+0x1e>
 800d5fc:	6994      	ldr	r4, [r2, #24]
 800d5fe:	42a3      	cmp	r3, r4
 800d600:	db01      	blt.n	800d606 <__sfputc_r+0x16>
 800d602:	290a      	cmp	r1, #10
 800d604:	d103      	bne.n	800d60e <__sfputc_r+0x1e>
 800d606:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d60a:	f7fe bca2 	b.w	800bf52 <__swbuf_r>
 800d60e:	6813      	ldr	r3, [r2, #0]
 800d610:	1c58      	adds	r0, r3, #1
 800d612:	6010      	str	r0, [r2, #0]
 800d614:	7019      	strb	r1, [r3, #0]
 800d616:	4608      	mov	r0, r1
 800d618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d61c:	4770      	bx	lr

0800d61e <__sfputs_r>:
 800d61e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d620:	4606      	mov	r6, r0
 800d622:	460f      	mov	r7, r1
 800d624:	4614      	mov	r4, r2
 800d626:	18d5      	adds	r5, r2, r3
 800d628:	42ac      	cmp	r4, r5
 800d62a:	d101      	bne.n	800d630 <__sfputs_r+0x12>
 800d62c:	2000      	movs	r0, #0
 800d62e:	e007      	b.n	800d640 <__sfputs_r+0x22>
 800d630:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d634:	463a      	mov	r2, r7
 800d636:	4630      	mov	r0, r6
 800d638:	f7ff ffda 	bl	800d5f0 <__sfputc_r>
 800d63c:	1c43      	adds	r3, r0, #1
 800d63e:	d1f3      	bne.n	800d628 <__sfputs_r+0xa>
 800d640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d644 <_vfiprintf_r>:
 800d644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d648:	460d      	mov	r5, r1
 800d64a:	b09d      	sub	sp, #116	@ 0x74
 800d64c:	4614      	mov	r4, r2
 800d64e:	4698      	mov	r8, r3
 800d650:	4606      	mov	r6, r0
 800d652:	b118      	cbz	r0, 800d65c <_vfiprintf_r+0x18>
 800d654:	6a03      	ldr	r3, [r0, #32]
 800d656:	b90b      	cbnz	r3, 800d65c <_vfiprintf_r+0x18>
 800d658:	f7fe fb92 	bl	800bd80 <__sinit>
 800d65c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d65e:	07d9      	lsls	r1, r3, #31
 800d660:	d405      	bmi.n	800d66e <_vfiprintf_r+0x2a>
 800d662:	89ab      	ldrh	r3, [r5, #12]
 800d664:	059a      	lsls	r2, r3, #22
 800d666:	d402      	bmi.n	800d66e <_vfiprintf_r+0x2a>
 800d668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d66a:	f7fe fd94 	bl	800c196 <__retarget_lock_acquire_recursive>
 800d66e:	89ab      	ldrh	r3, [r5, #12]
 800d670:	071b      	lsls	r3, r3, #28
 800d672:	d501      	bpl.n	800d678 <_vfiprintf_r+0x34>
 800d674:	692b      	ldr	r3, [r5, #16]
 800d676:	b99b      	cbnz	r3, 800d6a0 <_vfiprintf_r+0x5c>
 800d678:	4629      	mov	r1, r5
 800d67a:	4630      	mov	r0, r6
 800d67c:	f7fe fca8 	bl	800bfd0 <__swsetup_r>
 800d680:	b170      	cbz	r0, 800d6a0 <_vfiprintf_r+0x5c>
 800d682:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d684:	07dc      	lsls	r4, r3, #31
 800d686:	d504      	bpl.n	800d692 <_vfiprintf_r+0x4e>
 800d688:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d68c:	b01d      	add	sp, #116	@ 0x74
 800d68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d692:	89ab      	ldrh	r3, [r5, #12]
 800d694:	0598      	lsls	r0, r3, #22
 800d696:	d4f7      	bmi.n	800d688 <_vfiprintf_r+0x44>
 800d698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d69a:	f7fe fd7d 	bl	800c198 <__retarget_lock_release_recursive>
 800d69e:	e7f3      	b.n	800d688 <_vfiprintf_r+0x44>
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6a4:	2320      	movs	r3, #32
 800d6a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6ae:	2330      	movs	r3, #48	@ 0x30
 800d6b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d860 <_vfiprintf_r+0x21c>
 800d6b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6b8:	f04f 0901 	mov.w	r9, #1
 800d6bc:	4623      	mov	r3, r4
 800d6be:	469a      	mov	sl, r3
 800d6c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6c4:	b10a      	cbz	r2, 800d6ca <_vfiprintf_r+0x86>
 800d6c6:	2a25      	cmp	r2, #37	@ 0x25
 800d6c8:	d1f9      	bne.n	800d6be <_vfiprintf_r+0x7a>
 800d6ca:	ebba 0b04 	subs.w	fp, sl, r4
 800d6ce:	d00b      	beq.n	800d6e8 <_vfiprintf_r+0xa4>
 800d6d0:	465b      	mov	r3, fp
 800d6d2:	4622      	mov	r2, r4
 800d6d4:	4629      	mov	r1, r5
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	f7ff ffa1 	bl	800d61e <__sfputs_r>
 800d6dc:	3001      	adds	r0, #1
 800d6de:	f000 80a7 	beq.w	800d830 <_vfiprintf_r+0x1ec>
 800d6e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6e4:	445a      	add	r2, fp
 800d6e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	f000 809f 	beq.w	800d830 <_vfiprintf_r+0x1ec>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d6f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6fc:	f10a 0a01 	add.w	sl, sl, #1
 800d700:	9304      	str	r3, [sp, #16]
 800d702:	9307      	str	r3, [sp, #28]
 800d704:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d708:	931a      	str	r3, [sp, #104]	@ 0x68
 800d70a:	4654      	mov	r4, sl
 800d70c:	2205      	movs	r2, #5
 800d70e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d712:	4853      	ldr	r0, [pc, #332]	@ (800d860 <_vfiprintf_r+0x21c>)
 800d714:	f7f2 fd6c 	bl	80001f0 <memchr>
 800d718:	9a04      	ldr	r2, [sp, #16]
 800d71a:	b9d8      	cbnz	r0, 800d754 <_vfiprintf_r+0x110>
 800d71c:	06d1      	lsls	r1, r2, #27
 800d71e:	bf44      	itt	mi
 800d720:	2320      	movmi	r3, #32
 800d722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d726:	0713      	lsls	r3, r2, #28
 800d728:	bf44      	itt	mi
 800d72a:	232b      	movmi	r3, #43	@ 0x2b
 800d72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d730:	f89a 3000 	ldrb.w	r3, [sl]
 800d734:	2b2a      	cmp	r3, #42	@ 0x2a
 800d736:	d015      	beq.n	800d764 <_vfiprintf_r+0x120>
 800d738:	9a07      	ldr	r2, [sp, #28]
 800d73a:	4654      	mov	r4, sl
 800d73c:	2000      	movs	r0, #0
 800d73e:	f04f 0c0a 	mov.w	ip, #10
 800d742:	4621      	mov	r1, r4
 800d744:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d748:	3b30      	subs	r3, #48	@ 0x30
 800d74a:	2b09      	cmp	r3, #9
 800d74c:	d94b      	bls.n	800d7e6 <_vfiprintf_r+0x1a2>
 800d74e:	b1b0      	cbz	r0, 800d77e <_vfiprintf_r+0x13a>
 800d750:	9207      	str	r2, [sp, #28]
 800d752:	e014      	b.n	800d77e <_vfiprintf_r+0x13a>
 800d754:	eba0 0308 	sub.w	r3, r0, r8
 800d758:	fa09 f303 	lsl.w	r3, r9, r3
 800d75c:	4313      	orrs	r3, r2
 800d75e:	9304      	str	r3, [sp, #16]
 800d760:	46a2      	mov	sl, r4
 800d762:	e7d2      	b.n	800d70a <_vfiprintf_r+0xc6>
 800d764:	9b03      	ldr	r3, [sp, #12]
 800d766:	1d19      	adds	r1, r3, #4
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	9103      	str	r1, [sp, #12]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	bfbb      	ittet	lt
 800d770:	425b      	neglt	r3, r3
 800d772:	f042 0202 	orrlt.w	r2, r2, #2
 800d776:	9307      	strge	r3, [sp, #28]
 800d778:	9307      	strlt	r3, [sp, #28]
 800d77a:	bfb8      	it	lt
 800d77c:	9204      	strlt	r2, [sp, #16]
 800d77e:	7823      	ldrb	r3, [r4, #0]
 800d780:	2b2e      	cmp	r3, #46	@ 0x2e
 800d782:	d10a      	bne.n	800d79a <_vfiprintf_r+0x156>
 800d784:	7863      	ldrb	r3, [r4, #1]
 800d786:	2b2a      	cmp	r3, #42	@ 0x2a
 800d788:	d132      	bne.n	800d7f0 <_vfiprintf_r+0x1ac>
 800d78a:	9b03      	ldr	r3, [sp, #12]
 800d78c:	1d1a      	adds	r2, r3, #4
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	9203      	str	r2, [sp, #12]
 800d792:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d796:	3402      	adds	r4, #2
 800d798:	9305      	str	r3, [sp, #20]
 800d79a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d870 <_vfiprintf_r+0x22c>
 800d79e:	7821      	ldrb	r1, [r4, #0]
 800d7a0:	2203      	movs	r2, #3
 800d7a2:	4650      	mov	r0, sl
 800d7a4:	f7f2 fd24 	bl	80001f0 <memchr>
 800d7a8:	b138      	cbz	r0, 800d7ba <_vfiprintf_r+0x176>
 800d7aa:	9b04      	ldr	r3, [sp, #16]
 800d7ac:	eba0 000a 	sub.w	r0, r0, sl
 800d7b0:	2240      	movs	r2, #64	@ 0x40
 800d7b2:	4082      	lsls	r2, r0
 800d7b4:	4313      	orrs	r3, r2
 800d7b6:	3401      	adds	r4, #1
 800d7b8:	9304      	str	r3, [sp, #16]
 800d7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7be:	4829      	ldr	r0, [pc, #164]	@ (800d864 <_vfiprintf_r+0x220>)
 800d7c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7c4:	2206      	movs	r2, #6
 800d7c6:	f7f2 fd13 	bl	80001f0 <memchr>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d03f      	beq.n	800d84e <_vfiprintf_r+0x20a>
 800d7ce:	4b26      	ldr	r3, [pc, #152]	@ (800d868 <_vfiprintf_r+0x224>)
 800d7d0:	bb1b      	cbnz	r3, 800d81a <_vfiprintf_r+0x1d6>
 800d7d2:	9b03      	ldr	r3, [sp, #12]
 800d7d4:	3307      	adds	r3, #7
 800d7d6:	f023 0307 	bic.w	r3, r3, #7
 800d7da:	3308      	adds	r3, #8
 800d7dc:	9303      	str	r3, [sp, #12]
 800d7de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7e0:	443b      	add	r3, r7
 800d7e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7e4:	e76a      	b.n	800d6bc <_vfiprintf_r+0x78>
 800d7e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7ea:	460c      	mov	r4, r1
 800d7ec:	2001      	movs	r0, #1
 800d7ee:	e7a8      	b.n	800d742 <_vfiprintf_r+0xfe>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	3401      	adds	r4, #1
 800d7f4:	9305      	str	r3, [sp, #20]
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	f04f 0c0a 	mov.w	ip, #10
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d802:	3a30      	subs	r2, #48	@ 0x30
 800d804:	2a09      	cmp	r2, #9
 800d806:	d903      	bls.n	800d810 <_vfiprintf_r+0x1cc>
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d0c6      	beq.n	800d79a <_vfiprintf_r+0x156>
 800d80c:	9105      	str	r1, [sp, #20]
 800d80e:	e7c4      	b.n	800d79a <_vfiprintf_r+0x156>
 800d810:	fb0c 2101 	mla	r1, ip, r1, r2
 800d814:	4604      	mov	r4, r0
 800d816:	2301      	movs	r3, #1
 800d818:	e7f0      	b.n	800d7fc <_vfiprintf_r+0x1b8>
 800d81a:	ab03      	add	r3, sp, #12
 800d81c:	9300      	str	r3, [sp, #0]
 800d81e:	462a      	mov	r2, r5
 800d820:	4b12      	ldr	r3, [pc, #72]	@ (800d86c <_vfiprintf_r+0x228>)
 800d822:	a904      	add	r1, sp, #16
 800d824:	4630      	mov	r0, r6
 800d826:	f7fd fe69 	bl	800b4fc <_printf_float>
 800d82a:	4607      	mov	r7, r0
 800d82c:	1c78      	adds	r0, r7, #1
 800d82e:	d1d6      	bne.n	800d7de <_vfiprintf_r+0x19a>
 800d830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d832:	07d9      	lsls	r1, r3, #31
 800d834:	d405      	bmi.n	800d842 <_vfiprintf_r+0x1fe>
 800d836:	89ab      	ldrh	r3, [r5, #12]
 800d838:	059a      	lsls	r2, r3, #22
 800d83a:	d402      	bmi.n	800d842 <_vfiprintf_r+0x1fe>
 800d83c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d83e:	f7fe fcab 	bl	800c198 <__retarget_lock_release_recursive>
 800d842:	89ab      	ldrh	r3, [r5, #12]
 800d844:	065b      	lsls	r3, r3, #25
 800d846:	f53f af1f 	bmi.w	800d688 <_vfiprintf_r+0x44>
 800d84a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d84c:	e71e      	b.n	800d68c <_vfiprintf_r+0x48>
 800d84e:	ab03      	add	r3, sp, #12
 800d850:	9300      	str	r3, [sp, #0]
 800d852:	462a      	mov	r2, r5
 800d854:	4b05      	ldr	r3, [pc, #20]	@ (800d86c <_vfiprintf_r+0x228>)
 800d856:	a904      	add	r1, sp, #16
 800d858:	4630      	mov	r0, r6
 800d85a:	f7fe f8e7 	bl	800ba2c <_printf_i>
 800d85e:	e7e4      	b.n	800d82a <_vfiprintf_r+0x1e6>
 800d860:	0800dece 	.word	0x0800dece
 800d864:	0800ded8 	.word	0x0800ded8
 800d868:	0800b4fd 	.word	0x0800b4fd
 800d86c:	0800d61f 	.word	0x0800d61f
 800d870:	0800ded4 	.word	0x0800ded4

0800d874 <__sflush_r>:
 800d874:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d87c:	0716      	lsls	r6, r2, #28
 800d87e:	4605      	mov	r5, r0
 800d880:	460c      	mov	r4, r1
 800d882:	d454      	bmi.n	800d92e <__sflush_r+0xba>
 800d884:	684b      	ldr	r3, [r1, #4]
 800d886:	2b00      	cmp	r3, #0
 800d888:	dc02      	bgt.n	800d890 <__sflush_r+0x1c>
 800d88a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	dd48      	ble.n	800d922 <__sflush_r+0xae>
 800d890:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d892:	2e00      	cmp	r6, #0
 800d894:	d045      	beq.n	800d922 <__sflush_r+0xae>
 800d896:	2300      	movs	r3, #0
 800d898:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d89c:	682f      	ldr	r7, [r5, #0]
 800d89e:	6a21      	ldr	r1, [r4, #32]
 800d8a0:	602b      	str	r3, [r5, #0]
 800d8a2:	d030      	beq.n	800d906 <__sflush_r+0x92>
 800d8a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8a6:	89a3      	ldrh	r3, [r4, #12]
 800d8a8:	0759      	lsls	r1, r3, #29
 800d8aa:	d505      	bpl.n	800d8b8 <__sflush_r+0x44>
 800d8ac:	6863      	ldr	r3, [r4, #4]
 800d8ae:	1ad2      	subs	r2, r2, r3
 800d8b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8b2:	b10b      	cbz	r3, 800d8b8 <__sflush_r+0x44>
 800d8b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8b6:	1ad2      	subs	r2, r2, r3
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8bc:	6a21      	ldr	r1, [r4, #32]
 800d8be:	4628      	mov	r0, r5
 800d8c0:	47b0      	blx	r6
 800d8c2:	1c43      	adds	r3, r0, #1
 800d8c4:	89a3      	ldrh	r3, [r4, #12]
 800d8c6:	d106      	bne.n	800d8d6 <__sflush_r+0x62>
 800d8c8:	6829      	ldr	r1, [r5, #0]
 800d8ca:	291d      	cmp	r1, #29
 800d8cc:	d82b      	bhi.n	800d926 <__sflush_r+0xb2>
 800d8ce:	4a2a      	ldr	r2, [pc, #168]	@ (800d978 <__sflush_r+0x104>)
 800d8d0:	40ca      	lsrs	r2, r1
 800d8d2:	07d6      	lsls	r6, r2, #31
 800d8d4:	d527      	bpl.n	800d926 <__sflush_r+0xb2>
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	6062      	str	r2, [r4, #4]
 800d8da:	04d9      	lsls	r1, r3, #19
 800d8dc:	6922      	ldr	r2, [r4, #16]
 800d8de:	6022      	str	r2, [r4, #0]
 800d8e0:	d504      	bpl.n	800d8ec <__sflush_r+0x78>
 800d8e2:	1c42      	adds	r2, r0, #1
 800d8e4:	d101      	bne.n	800d8ea <__sflush_r+0x76>
 800d8e6:	682b      	ldr	r3, [r5, #0]
 800d8e8:	b903      	cbnz	r3, 800d8ec <__sflush_r+0x78>
 800d8ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800d8ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8ee:	602f      	str	r7, [r5, #0]
 800d8f0:	b1b9      	cbz	r1, 800d922 <__sflush_r+0xae>
 800d8f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8f6:	4299      	cmp	r1, r3
 800d8f8:	d002      	beq.n	800d900 <__sflush_r+0x8c>
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	f7ff fab4 	bl	800ce68 <_free_r>
 800d900:	2300      	movs	r3, #0
 800d902:	6363      	str	r3, [r4, #52]	@ 0x34
 800d904:	e00d      	b.n	800d922 <__sflush_r+0xae>
 800d906:	2301      	movs	r3, #1
 800d908:	4628      	mov	r0, r5
 800d90a:	47b0      	blx	r6
 800d90c:	4602      	mov	r2, r0
 800d90e:	1c50      	adds	r0, r2, #1
 800d910:	d1c9      	bne.n	800d8a6 <__sflush_r+0x32>
 800d912:	682b      	ldr	r3, [r5, #0]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d0c6      	beq.n	800d8a6 <__sflush_r+0x32>
 800d918:	2b1d      	cmp	r3, #29
 800d91a:	d001      	beq.n	800d920 <__sflush_r+0xac>
 800d91c:	2b16      	cmp	r3, #22
 800d91e:	d11e      	bne.n	800d95e <__sflush_r+0xea>
 800d920:	602f      	str	r7, [r5, #0]
 800d922:	2000      	movs	r0, #0
 800d924:	e022      	b.n	800d96c <__sflush_r+0xf8>
 800d926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d92a:	b21b      	sxth	r3, r3
 800d92c:	e01b      	b.n	800d966 <__sflush_r+0xf2>
 800d92e:	690f      	ldr	r7, [r1, #16]
 800d930:	2f00      	cmp	r7, #0
 800d932:	d0f6      	beq.n	800d922 <__sflush_r+0xae>
 800d934:	0793      	lsls	r3, r2, #30
 800d936:	680e      	ldr	r6, [r1, #0]
 800d938:	bf08      	it	eq
 800d93a:	694b      	ldreq	r3, [r1, #20]
 800d93c:	600f      	str	r7, [r1, #0]
 800d93e:	bf18      	it	ne
 800d940:	2300      	movne	r3, #0
 800d942:	eba6 0807 	sub.w	r8, r6, r7
 800d946:	608b      	str	r3, [r1, #8]
 800d948:	f1b8 0f00 	cmp.w	r8, #0
 800d94c:	dde9      	ble.n	800d922 <__sflush_r+0xae>
 800d94e:	6a21      	ldr	r1, [r4, #32]
 800d950:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d952:	4643      	mov	r3, r8
 800d954:	463a      	mov	r2, r7
 800d956:	4628      	mov	r0, r5
 800d958:	47b0      	blx	r6
 800d95a:	2800      	cmp	r0, #0
 800d95c:	dc08      	bgt.n	800d970 <__sflush_r+0xfc>
 800d95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d966:	81a3      	strh	r3, [r4, #12]
 800d968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d970:	4407      	add	r7, r0
 800d972:	eba8 0800 	sub.w	r8, r8, r0
 800d976:	e7e7      	b.n	800d948 <__sflush_r+0xd4>
 800d978:	20400001 	.word	0x20400001

0800d97c <_fflush_r>:
 800d97c:	b538      	push	{r3, r4, r5, lr}
 800d97e:	690b      	ldr	r3, [r1, #16]
 800d980:	4605      	mov	r5, r0
 800d982:	460c      	mov	r4, r1
 800d984:	b913      	cbnz	r3, 800d98c <_fflush_r+0x10>
 800d986:	2500      	movs	r5, #0
 800d988:	4628      	mov	r0, r5
 800d98a:	bd38      	pop	{r3, r4, r5, pc}
 800d98c:	b118      	cbz	r0, 800d996 <_fflush_r+0x1a>
 800d98e:	6a03      	ldr	r3, [r0, #32]
 800d990:	b90b      	cbnz	r3, 800d996 <_fflush_r+0x1a>
 800d992:	f7fe f9f5 	bl	800bd80 <__sinit>
 800d996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d0f3      	beq.n	800d986 <_fflush_r+0xa>
 800d99e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9a0:	07d0      	lsls	r0, r2, #31
 800d9a2:	d404      	bmi.n	800d9ae <_fflush_r+0x32>
 800d9a4:	0599      	lsls	r1, r3, #22
 800d9a6:	d402      	bmi.n	800d9ae <_fflush_r+0x32>
 800d9a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9aa:	f7fe fbf4 	bl	800c196 <__retarget_lock_acquire_recursive>
 800d9ae:	4628      	mov	r0, r5
 800d9b0:	4621      	mov	r1, r4
 800d9b2:	f7ff ff5f 	bl	800d874 <__sflush_r>
 800d9b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9b8:	07da      	lsls	r2, r3, #31
 800d9ba:	4605      	mov	r5, r0
 800d9bc:	d4e4      	bmi.n	800d988 <_fflush_r+0xc>
 800d9be:	89a3      	ldrh	r3, [r4, #12]
 800d9c0:	059b      	lsls	r3, r3, #22
 800d9c2:	d4e1      	bmi.n	800d988 <_fflush_r+0xc>
 800d9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9c6:	f7fe fbe7 	bl	800c198 <__retarget_lock_release_recursive>
 800d9ca:	e7dd      	b.n	800d988 <_fflush_r+0xc>

0800d9cc <__swhatbuf_r>:
 800d9cc:	b570      	push	{r4, r5, r6, lr}
 800d9ce:	460c      	mov	r4, r1
 800d9d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9d4:	2900      	cmp	r1, #0
 800d9d6:	b096      	sub	sp, #88	@ 0x58
 800d9d8:	4615      	mov	r5, r2
 800d9da:	461e      	mov	r6, r3
 800d9dc:	da0d      	bge.n	800d9fa <__swhatbuf_r+0x2e>
 800d9de:	89a3      	ldrh	r3, [r4, #12]
 800d9e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9e4:	f04f 0100 	mov.w	r1, #0
 800d9e8:	bf14      	ite	ne
 800d9ea:	2340      	movne	r3, #64	@ 0x40
 800d9ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	6031      	str	r1, [r6, #0]
 800d9f4:	602b      	str	r3, [r5, #0]
 800d9f6:	b016      	add	sp, #88	@ 0x58
 800d9f8:	bd70      	pop	{r4, r5, r6, pc}
 800d9fa:	466a      	mov	r2, sp
 800d9fc:	f000 f848 	bl	800da90 <_fstat_r>
 800da00:	2800      	cmp	r0, #0
 800da02:	dbec      	blt.n	800d9de <__swhatbuf_r+0x12>
 800da04:	9901      	ldr	r1, [sp, #4]
 800da06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da0e:	4259      	negs	r1, r3
 800da10:	4159      	adcs	r1, r3
 800da12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da16:	e7eb      	b.n	800d9f0 <__swhatbuf_r+0x24>

0800da18 <__smakebuf_r>:
 800da18:	898b      	ldrh	r3, [r1, #12]
 800da1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da1c:	079d      	lsls	r5, r3, #30
 800da1e:	4606      	mov	r6, r0
 800da20:	460c      	mov	r4, r1
 800da22:	d507      	bpl.n	800da34 <__smakebuf_r+0x1c>
 800da24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da28:	6023      	str	r3, [r4, #0]
 800da2a:	6123      	str	r3, [r4, #16]
 800da2c:	2301      	movs	r3, #1
 800da2e:	6163      	str	r3, [r4, #20]
 800da30:	b003      	add	sp, #12
 800da32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da34:	ab01      	add	r3, sp, #4
 800da36:	466a      	mov	r2, sp
 800da38:	f7ff ffc8 	bl	800d9cc <__swhatbuf_r>
 800da3c:	9f00      	ldr	r7, [sp, #0]
 800da3e:	4605      	mov	r5, r0
 800da40:	4639      	mov	r1, r7
 800da42:	4630      	mov	r0, r6
 800da44:	f7fd fc2e 	bl	800b2a4 <_malloc_r>
 800da48:	b948      	cbnz	r0, 800da5e <__smakebuf_r+0x46>
 800da4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da4e:	059a      	lsls	r2, r3, #22
 800da50:	d4ee      	bmi.n	800da30 <__smakebuf_r+0x18>
 800da52:	f023 0303 	bic.w	r3, r3, #3
 800da56:	f043 0302 	orr.w	r3, r3, #2
 800da5a:	81a3      	strh	r3, [r4, #12]
 800da5c:	e7e2      	b.n	800da24 <__smakebuf_r+0xc>
 800da5e:	89a3      	ldrh	r3, [r4, #12]
 800da60:	6020      	str	r0, [r4, #0]
 800da62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da66:	81a3      	strh	r3, [r4, #12]
 800da68:	9b01      	ldr	r3, [sp, #4]
 800da6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da6e:	b15b      	cbz	r3, 800da88 <__smakebuf_r+0x70>
 800da70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da74:	4630      	mov	r0, r6
 800da76:	f000 f81d 	bl	800dab4 <_isatty_r>
 800da7a:	b128      	cbz	r0, 800da88 <__smakebuf_r+0x70>
 800da7c:	89a3      	ldrh	r3, [r4, #12]
 800da7e:	f023 0303 	bic.w	r3, r3, #3
 800da82:	f043 0301 	orr.w	r3, r3, #1
 800da86:	81a3      	strh	r3, [r4, #12]
 800da88:	89a3      	ldrh	r3, [r4, #12]
 800da8a:	431d      	orrs	r5, r3
 800da8c:	81a5      	strh	r5, [r4, #12]
 800da8e:	e7cf      	b.n	800da30 <__smakebuf_r+0x18>

0800da90 <_fstat_r>:
 800da90:	b538      	push	{r3, r4, r5, lr}
 800da92:	4d07      	ldr	r5, [pc, #28]	@ (800dab0 <_fstat_r+0x20>)
 800da94:	2300      	movs	r3, #0
 800da96:	4604      	mov	r4, r0
 800da98:	4608      	mov	r0, r1
 800da9a:	4611      	mov	r1, r2
 800da9c:	602b      	str	r3, [r5, #0]
 800da9e:	f7f5 faa1 	bl	8002fe4 <_fstat>
 800daa2:	1c43      	adds	r3, r0, #1
 800daa4:	d102      	bne.n	800daac <_fstat_r+0x1c>
 800daa6:	682b      	ldr	r3, [r5, #0]
 800daa8:	b103      	cbz	r3, 800daac <_fstat_r+0x1c>
 800daaa:	6023      	str	r3, [r4, #0]
 800daac:	bd38      	pop	{r3, r4, r5, pc}
 800daae:	bf00      	nop
 800dab0:	200264a4 	.word	0x200264a4

0800dab4 <_isatty_r>:
 800dab4:	b538      	push	{r3, r4, r5, lr}
 800dab6:	4d06      	ldr	r5, [pc, #24]	@ (800dad0 <_isatty_r+0x1c>)
 800dab8:	2300      	movs	r3, #0
 800daba:	4604      	mov	r4, r0
 800dabc:	4608      	mov	r0, r1
 800dabe:	602b      	str	r3, [r5, #0]
 800dac0:	f7f5 faa0 	bl	8003004 <_isatty>
 800dac4:	1c43      	adds	r3, r0, #1
 800dac6:	d102      	bne.n	800dace <_isatty_r+0x1a>
 800dac8:	682b      	ldr	r3, [r5, #0]
 800daca:	b103      	cbz	r3, 800dace <_isatty_r+0x1a>
 800dacc:	6023      	str	r3, [r4, #0]
 800dace:	bd38      	pop	{r3, r4, r5, pc}
 800dad0:	200264a4 	.word	0x200264a4

0800dad4 <__assert_func>:
 800dad4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dad6:	4614      	mov	r4, r2
 800dad8:	461a      	mov	r2, r3
 800dada:	4b09      	ldr	r3, [pc, #36]	@ (800db00 <__assert_func+0x2c>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4605      	mov	r5, r0
 800dae0:	68d8      	ldr	r0, [r3, #12]
 800dae2:	b14c      	cbz	r4, 800daf8 <__assert_func+0x24>
 800dae4:	4b07      	ldr	r3, [pc, #28]	@ (800db04 <__assert_func+0x30>)
 800dae6:	9100      	str	r1, [sp, #0]
 800dae8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800daec:	4906      	ldr	r1, [pc, #24]	@ (800db08 <__assert_func+0x34>)
 800daee:	462b      	mov	r3, r5
 800daf0:	f000 f842 	bl	800db78 <fiprintf>
 800daf4:	f000 f852 	bl	800db9c <abort>
 800daf8:	4b04      	ldr	r3, [pc, #16]	@ (800db0c <__assert_func+0x38>)
 800dafa:	461c      	mov	r4, r3
 800dafc:	e7f3      	b.n	800dae6 <__assert_func+0x12>
 800dafe:	bf00      	nop
 800db00:	20000020 	.word	0x20000020
 800db04:	0800dee9 	.word	0x0800dee9
 800db08:	0800def6 	.word	0x0800def6
 800db0c:	0800df24 	.word	0x0800df24

0800db10 <_calloc_r>:
 800db10:	b570      	push	{r4, r5, r6, lr}
 800db12:	fba1 5402 	umull	r5, r4, r1, r2
 800db16:	b934      	cbnz	r4, 800db26 <_calloc_r+0x16>
 800db18:	4629      	mov	r1, r5
 800db1a:	f7fd fbc3 	bl	800b2a4 <_malloc_r>
 800db1e:	4606      	mov	r6, r0
 800db20:	b928      	cbnz	r0, 800db2e <_calloc_r+0x1e>
 800db22:	4630      	mov	r0, r6
 800db24:	bd70      	pop	{r4, r5, r6, pc}
 800db26:	220c      	movs	r2, #12
 800db28:	6002      	str	r2, [r0, #0]
 800db2a:	2600      	movs	r6, #0
 800db2c:	e7f9      	b.n	800db22 <_calloc_r+0x12>
 800db2e:	462a      	mov	r2, r5
 800db30:	4621      	mov	r1, r4
 800db32:	f7fe faa3 	bl	800c07c <memset>
 800db36:	e7f4      	b.n	800db22 <_calloc_r+0x12>

0800db38 <__ascii_mbtowc>:
 800db38:	b082      	sub	sp, #8
 800db3a:	b901      	cbnz	r1, 800db3e <__ascii_mbtowc+0x6>
 800db3c:	a901      	add	r1, sp, #4
 800db3e:	b142      	cbz	r2, 800db52 <__ascii_mbtowc+0x1a>
 800db40:	b14b      	cbz	r3, 800db56 <__ascii_mbtowc+0x1e>
 800db42:	7813      	ldrb	r3, [r2, #0]
 800db44:	600b      	str	r3, [r1, #0]
 800db46:	7812      	ldrb	r2, [r2, #0]
 800db48:	1e10      	subs	r0, r2, #0
 800db4a:	bf18      	it	ne
 800db4c:	2001      	movne	r0, #1
 800db4e:	b002      	add	sp, #8
 800db50:	4770      	bx	lr
 800db52:	4610      	mov	r0, r2
 800db54:	e7fb      	b.n	800db4e <__ascii_mbtowc+0x16>
 800db56:	f06f 0001 	mvn.w	r0, #1
 800db5a:	e7f8      	b.n	800db4e <__ascii_mbtowc+0x16>

0800db5c <__ascii_wctomb>:
 800db5c:	4603      	mov	r3, r0
 800db5e:	4608      	mov	r0, r1
 800db60:	b141      	cbz	r1, 800db74 <__ascii_wctomb+0x18>
 800db62:	2aff      	cmp	r2, #255	@ 0xff
 800db64:	d904      	bls.n	800db70 <__ascii_wctomb+0x14>
 800db66:	228a      	movs	r2, #138	@ 0x8a
 800db68:	601a      	str	r2, [r3, #0]
 800db6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db6e:	4770      	bx	lr
 800db70:	700a      	strb	r2, [r1, #0]
 800db72:	2001      	movs	r0, #1
 800db74:	4770      	bx	lr
	...

0800db78 <fiprintf>:
 800db78:	b40e      	push	{r1, r2, r3}
 800db7a:	b503      	push	{r0, r1, lr}
 800db7c:	4601      	mov	r1, r0
 800db7e:	ab03      	add	r3, sp, #12
 800db80:	4805      	ldr	r0, [pc, #20]	@ (800db98 <fiprintf+0x20>)
 800db82:	f853 2b04 	ldr.w	r2, [r3], #4
 800db86:	6800      	ldr	r0, [r0, #0]
 800db88:	9301      	str	r3, [sp, #4]
 800db8a:	f7ff fd5b 	bl	800d644 <_vfiprintf_r>
 800db8e:	b002      	add	sp, #8
 800db90:	f85d eb04 	ldr.w	lr, [sp], #4
 800db94:	b003      	add	sp, #12
 800db96:	4770      	bx	lr
 800db98:	20000020 	.word	0x20000020

0800db9c <abort>:
 800db9c:	b508      	push	{r3, lr}
 800db9e:	2006      	movs	r0, #6
 800dba0:	f000 f82c 	bl	800dbfc <raise>
 800dba4:	2001      	movs	r0, #1
 800dba6:	f7f5 f9e9 	bl	8002f7c <_exit>

0800dbaa <_raise_r>:
 800dbaa:	291f      	cmp	r1, #31
 800dbac:	b538      	push	{r3, r4, r5, lr}
 800dbae:	4605      	mov	r5, r0
 800dbb0:	460c      	mov	r4, r1
 800dbb2:	d904      	bls.n	800dbbe <_raise_r+0x14>
 800dbb4:	2316      	movs	r3, #22
 800dbb6:	6003      	str	r3, [r0, #0]
 800dbb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dbbc:	bd38      	pop	{r3, r4, r5, pc}
 800dbbe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dbc0:	b112      	cbz	r2, 800dbc8 <_raise_r+0x1e>
 800dbc2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dbc6:	b94b      	cbnz	r3, 800dbdc <_raise_r+0x32>
 800dbc8:	4628      	mov	r0, r5
 800dbca:	f000 f831 	bl	800dc30 <_getpid_r>
 800dbce:	4622      	mov	r2, r4
 800dbd0:	4601      	mov	r1, r0
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbd8:	f000 b818 	b.w	800dc0c <_kill_r>
 800dbdc:	2b01      	cmp	r3, #1
 800dbde:	d00a      	beq.n	800dbf6 <_raise_r+0x4c>
 800dbe0:	1c59      	adds	r1, r3, #1
 800dbe2:	d103      	bne.n	800dbec <_raise_r+0x42>
 800dbe4:	2316      	movs	r3, #22
 800dbe6:	6003      	str	r3, [r0, #0]
 800dbe8:	2001      	movs	r0, #1
 800dbea:	e7e7      	b.n	800dbbc <_raise_r+0x12>
 800dbec:	2100      	movs	r1, #0
 800dbee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	4798      	blx	r3
 800dbf6:	2000      	movs	r0, #0
 800dbf8:	e7e0      	b.n	800dbbc <_raise_r+0x12>
	...

0800dbfc <raise>:
 800dbfc:	4b02      	ldr	r3, [pc, #8]	@ (800dc08 <raise+0xc>)
 800dbfe:	4601      	mov	r1, r0
 800dc00:	6818      	ldr	r0, [r3, #0]
 800dc02:	f7ff bfd2 	b.w	800dbaa <_raise_r>
 800dc06:	bf00      	nop
 800dc08:	20000020 	.word	0x20000020

0800dc0c <_kill_r>:
 800dc0c:	b538      	push	{r3, r4, r5, lr}
 800dc0e:	4d07      	ldr	r5, [pc, #28]	@ (800dc2c <_kill_r+0x20>)
 800dc10:	2300      	movs	r3, #0
 800dc12:	4604      	mov	r4, r0
 800dc14:	4608      	mov	r0, r1
 800dc16:	4611      	mov	r1, r2
 800dc18:	602b      	str	r3, [r5, #0]
 800dc1a:	f7f5 f99f 	bl	8002f5c <_kill>
 800dc1e:	1c43      	adds	r3, r0, #1
 800dc20:	d102      	bne.n	800dc28 <_kill_r+0x1c>
 800dc22:	682b      	ldr	r3, [r5, #0]
 800dc24:	b103      	cbz	r3, 800dc28 <_kill_r+0x1c>
 800dc26:	6023      	str	r3, [r4, #0]
 800dc28:	bd38      	pop	{r3, r4, r5, pc}
 800dc2a:	bf00      	nop
 800dc2c:	200264a4 	.word	0x200264a4

0800dc30 <_getpid_r>:
 800dc30:	f7f5 b98c 	b.w	8002f4c <_getpid>

0800dc34 <_init>:
 800dc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc36:	bf00      	nop
 800dc38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc3a:	bc08      	pop	{r3}
 800dc3c:	469e      	mov	lr, r3
 800dc3e:	4770      	bx	lr

0800dc40 <_fini>:
 800dc40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc42:	bf00      	nop
 800dc44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc46:	bc08      	pop	{r3}
 800dc48:	469e      	mov	lr, r3
 800dc4a:	4770      	bx	lr
