Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: top_med_filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_med_filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_med_filter"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : top_med_filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\med_filter\ipcore_dir\bmp_rom.vhd" into library work
Parsing entity <bmp_rom>.
Parsing architecture <bmp_rom_a> of entity <bmp_rom>.
Parsing VHDL file "E:\med_filter\ipcore_dir\mypll.vhd" into library work
Parsing entity <mypll>.
Parsing architecture <xilinx> of entity <mypll>.
Parsing VHDL file "E:\med_filter\get_medium.vhd" into library work
Parsing entity <get_medium>.
Parsing architecture <RTL> of entity <get_medium>.
Parsing VHDL file "E:\med_filter\get_pipe4_med.vhd" into library work
Parsing entity <get_pipe4_med>.
Parsing architecture <RTL> of entity <get_pipe4_med>.
Parsing VHDL file "E:\med_filter\dram.vhd" into library work
Parsing entity <dram>.
Parsing architecture <RTL> of entity <dram>.
Parsing VHDL file "E:\med_filter\medium_filter.vhd" into library work
Parsing entity <medium_filter>.
Parsing architecture <RTL> of entity <medium_filter>.
Parsing VHDL file "E:\med_filter\top_med_filter.vhd" into library work
Parsing entity <top_med_filter>.
Parsing architecture <Behavioral> of entity <top_med_filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_med_filter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mypll> (architecture <xilinx>) from library <work>.

Elaborating entity <medium_filter> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\med_filter\medium_filter.vhd" Line 167: Assignment to rd_last_ram ignored, since the identifier is never used
INFO:HDLCompiler:679 - "E:\med_filter\medium_filter.vhd" Line 253. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\med_filter\medium_filter.vhd" Line 300. Case statement is complete. others clause is never selected

Elaborating entity <dram> (architecture <RTL>) from library <work>.

Elaborating entity <get_pipe4_med> (architecture <RTL>) from library <work>.

Elaborating entity <get_medium> (architecture <RTL>) from library <work>.

Elaborating entity <bmp_rom> (architecture <bmp_rom_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_med_filter>.
    Related source file is "E:\med_filter\top_med_filter.vhd".
        ROW_WIDTH = 512
        COL_WIDTH = 512
        COL_DEPTH = 10
        ROW_DEPTH = 10
INFO:Xst:3210 - "E:\med_filter\top_med_filter.vhd" line 62: Output port <LOCKED> of the instance <mypll_inst> is unconnected or connected to loadless signal.
    Found 18-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rd_done>.
    Found 1-bit register for signal <datain_vld>.
    Found 18-bit adder for signal <rd_addr[17]_GND_5_o_add_1_OUT> created at line 120.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_med_filter> synthesized.

Synthesizing Unit <mypll>.
    Related source file is "E:\med_filter\ipcore_dir\mypll.vhd".
    Summary:
	no macro.
Unit <mypll> synthesized.

Synthesizing Unit <medium_filter>.
    Related source file is "E:\med_filter\medium_filter.vhd".
        ROW_WIDTH = 512
        COL_WIDTH = 512
        COL_DEPTH = 10
        ROW_DEPTH = 10
INFO:Xst:3210 - "E:\med_filter\medium_filter.vhd" line 351: Output port <doa> of the instance <dram_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\med_filter\medium_filter.vhd" line 367: Output port <doa> of the instance <dram_inst1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\med_filter\medium_filter.vhd" line 381: Output port <doa> of the instance <dram_inst2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\med_filter\medium_filter.vhd" line 395: Output port <doa> of the instance <dram_inst3> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <rd_ram_r>.
    Found 4-bit register for signal <wr_ram>.
    Found 4-bit register for signal <rd_ram>.
    Found 4-bit register for signal <new_data>.
    Found 8-bit register for signal <data1_r3>.
    Found 8-bit register for signal <data1_r2>.
    Found 8-bit register for signal <data1_r1>.
    Found 8-bit register for signal <data2_r3>.
    Found 8-bit register for signal <data2_r2>.
    Found 8-bit register for signal <data2_r1>.
    Found 8-bit register for signal <dataout>.
    Found 3-bit register for signal <cur_state>.
    Found 10-bit register for signal <wr_ram_addr>.
    Found 10-bit register for signal <rd_ram_addr>.
    Found 10-bit register for signal <wr_col_cnt>.
    Found 1-bit register for signal <ram_data_vld>.
    Found 1-bit register for signal <rd_line_end_r3>.
    Found 1-bit register for signal <rd_line_end_r2>.
    Found 1-bit register for signal <rd_line_end_r1>.
    Found 1-bit register for signal <rd_line_start_r3>.
    Found 1-bit register for signal <rd_line_start_r2>.
    Found 1-bit register for signal <rd_line_start_r1>.
    Found 1-bit register for signal <rd_last_line_r3>.
    Found 1-bit register for signal <rd_last_line_r2>.
    Found 1-bit register for signal <rd_last_line_r1>.
    Found 1-bit register for signal <ram_data_vld_r3>.
    Found 1-bit register for signal <ram_data_vld_r2>.
    Found 1-bit register for signal <ram_data_vld_r1>.
    Found 1-bit register for signal <cal_done_r>.
    Found 1-bit register for signal <write_row_done>.
    Found 1-bit register for signal <write_col_done>.
    Found 1-bit register for signal <rd_last_line>.
    Found 1-bit register for signal <cal_done>.
    Found 1-bit register for signal <rd_line_start>.
    Found 1-bit register for signal <rd_line_end>.
    Found 1-bit register for signal <dataout_vld>.
    Found 1-bit register for signal <start_r>.
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <wr_ram_addr[9]_GND_38_o_add_36_OUT> created at line 244.
    Found 10-bit adder for signal <wr_col_cnt[9]_GND_38_o_add_49_OUT> created at line 273.
    Found 10-bit adder for signal <rd_ram_addr[9]_GND_38_o_add_55_OUT> created at line 292.
    Found 4x4-bit Read Only RAM for signal <rd_ram_addr[1]_PWR_10_o_wide_mux_57_OUT>
    Found 4-bit 6-to-1 multiplexer for signal <nxt_state[2]_X_9_o_wide_mux_28_OUT> created at line 174.
    Found 10-bit comparator greater for signal <n0056> created at line 247
    Found 10-bit comparator greater for signal <rd_ram_addr[9]_GND_38_o_LessThan_57_o> created at line 294
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  63 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <medium_filter> synthesized.

Synthesizing Unit <dram>.
    Related source file is "E:\med_filter\dram.vhd".
    Found 10-bit register for signal <read_addrb>.
    Found 10-bit register for signal <read_addra>.
    Found 512x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <dram> synthesized.

Synthesizing Unit <get_pipe4_med>.
    Related source file is "E:\med_filter\get_pipe4_med.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <get_pipe4_med> synthesized.

Synthesizing Unit <get_medium>.
    Related source file is "E:\med_filter\get_medium.vhd".
    Found 8-bit register for signal <max_min>.
    Found 8-bit register for signal <med_med>.
    Found 8-bit register for signal <med_max>.
    Found 8-bit register for signal <med_min>.
    Found 8-bit register for signal <min_max>.
    Found 8-bit register for signal <med_data>.
    Found 2-bit register for signal <cur_state>.
    Found 1-bit register for signal <data_vld_r>.
    Found 1-bit register for signal <new_data_r>.
    Found 1-bit register for signal <med_data_vld>.
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 3-to-1 multiplexer for signal <nxt_state[1]_X_12_o_wide_mux_167_OUT> created at line 70.
    Found 8-bit 3-to-1 multiplexer for signal <nxt_state[1]_X_12_o_wide_mux_170_OUT> created at line 70.
    Found 8-bit comparator lessequal for signal <n0011> created at line 73
    Found 8-bit comparator lessequal for signal <n0013> created at line 73
    Found 8-bit comparator lessequal for signal <n0018> created at line 85
    Found 8-bit comparator lessequal for signal <n0020> created at line 85
    Found 8-bit comparator greater for signal <n0036> created at line 118
    Found 8-bit comparator greater for signal <n0038> created at line 118
    Found 8-bit comparator greater for signal <data01[7]_max_min[7]_LessThan_36_o> created at line 119
    Found 8-bit comparator lessequal for signal <n0046> created at line 148
    Found 8-bit comparator greater for signal <n0048> created at line 148
    Found 8-bit comparator greater for signal <data11[7]_max_min[7]_LessThan_56_o> created at line 149
    Found 8-bit comparator greater for signal <min_max[7]_data21[7]_LessThan_63_o> created at line 162
    Found 8-bit comparator lessequal for signal <med_max[7]_data21[7]_LessThan_65_o> created at line 166
    Found 8-bit comparator lessequal for signal <data21[7]_med_min[7]_LessThan_67_o> created at line 170
    Found 8-bit comparator lessequal for signal <med_max[7]_data01[7]_LessThan_75_o> created at line 180
    Found 8-bit comparator lessequal for signal <data01[7]_med_min[7]_LessThan_77_o> created at line 184
    Found 8-bit comparator greater for signal <min_max[7]_data11[7]_LessThan_79_o> created at line 188
    Found 8-bit comparator lessequal for signal <med_max[7]_data11[7]_LessThan_81_o> created at line 192
    Found 8-bit comparator lessequal for signal <data11[7]_med_min[7]_LessThan_83_o> created at line 196
    Found 8-bit comparator greater for signal <min_max[7]_data01[7]_LessThan_85_o> created at line 200
    Found 8-bit comparator greater for signal <data21[7]_max_min[7]_LessThan_90_o> created at line 205
    Found 8-bit comparator lessequal for signal <n0091> created at line 212
    Found 8-bit comparator lessequal for signal <n0093> created at line 212
    Found 8-bit comparator greater for signal <data02[7]_max_min[7]_LessThan_106_o> created at line 213
    Found 8-bit comparator lessequal for signal <n0100> created at line 242
    Found 8-bit comparator lessequal for signal <n0102> created at line 242
    Found 8-bit comparator greater for signal <data12[7]_max_min[7]_LessThan_125_o> created at line 243
    Found 8-bit comparator greater for signal <min_max[7]_data22[7]_LessThan_132_o> created at line 256
    Found 8-bit comparator greater for signal <med_max[7]_data22[7]_LessThan_134_o> created at line 260
    Found 8-bit comparator greater for signal <data22[7]_med_min[7]_LessThan_135_o> created at line 262
    Found 8-bit comparator greater for signal <data22[7]_max_min[7]_LessThan_142_o> created at line 273
    Found 8-bit comparator greater for signal <med_max[7]_data02[7]_LessThan_145_o> created at line 278
    Found 8-bit comparator greater for signal <data02[7]_med_min[7]_LessThan_146_o> created at line 280
    Found 8-bit comparator greater for signal <min_max[7]_data12[7]_LessThan_149_o> created at line 286
    Found 8-bit comparator greater for signal <med_max[7]_data12[7]_LessThan_151_o> created at line 290
    Found 8-bit comparator greater for signal <data12[7]_med_min[7]_LessThan_152_o> created at line 292
    Found 8-bit comparator greater for signal <min_max[7]_data02[7]_LessThan_155_o> created at line 298
    Found 8-bit comparator lessequal for signal <n0152> created at line 315
    Found 8-bit comparator lessequal for signal <n0155> created at line 316
    Found 8-bit comparator lessequal for signal <n0159> created at line 318
    Found 8-bit comparator lessequal for signal <n0161> created at line 318
    Found 8-bit comparator lessequal for signal <n0164> created at line 319
    Found 8-bit comparator lessequal for signal <n0166> created at line 319
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  72 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <get_medium> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 4x4-bit single-port Read Only RAM                     : 1
 512x8-bit dual-port RAM                               : 8
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 3
 18-bit adder                                          : 1
# Registers                                            : 83
 1-bit register                                        : 36
 10-bit register                                       : 11
 18-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 31
# Comparators                                          : 170
 10-bit comparator greater                             : 2
 8-bit comparator greater                              : 84
 8-bit comparator lessequal                            : 84
# Multiplexers                                         : 357
 1-bit 2-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 4-bit 6-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 317
 8-bit 3-to-1 multiplexer                              : 8
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bmp_rom.ngc>.
Loading core <bmp_rom> for timing and area information for instance <bmp_rom_inst>.
WARNING:Xst:2677 - Node <read_addrb_9> of sequential type is unconnected in block <dram_inst0>.
WARNING:Xst:2677 - Node <read_addrb_9> of sequential type is unconnected in block <dram_inst1>.
WARNING:Xst:2677 - Node <read_addrb_9> of sequential type is unconnected in block <dram_inst2>.
WARNING:Xst:2677 - Node <read_addrb_9> of sequential type is unconnected in block <dram_inst3>.

Synthesizing (advanced) Unit <dram>.
INFO:Xst:3227 - The RAM <Mram_ram>, combined with <Mram_ram1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addra> <read_addrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ena>           | high     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra<8:0>>    |          |
    |     diA            | connected to signal <dia>           |          |
    |     doA            | connected to signal <doa>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <enb>           | high     |
    |     addrB          | connected to signal <addrb<8:0>>    |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dram> synthesized (advanced).

Synthesizing (advanced) Unit <medium_filter>.
The following registers are absorbed into counter <wr_ram_addr>: 1 register on signal <wr_ram_addr>.
The following registers are absorbed into counter <wr_col_cnt>: 1 register on signal <wr_col_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rd_ram_addr[1]_PWR_10_o_wide_mux_57_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_ram_addr<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <medium_filter> synthesized (advanced).

Synthesizing (advanced) Unit <top_med_filter>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
Unit <top_med_filter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 4x4-bit single-port distributed Read Only RAM         : 1
 512x8-bit dual-port block RAM                         : 4
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
# Registers                                            : 310
 Flip-Flops                                            : 310
# Comparators                                          : 170
 10-bit comparator greater                             : 2
 8-bit comparator greater                              : 84
 8-bit comparator lessequal                            : 84
# Multiplexers                                         : 355
 1-bit 2-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 4-bit 6-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 317
 8-bit 3-to-1 multiplexer                              : 8
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <get_medium_inst3/data_vld_r> in Unit <get_pipe4_med> is equivalent to the following 3 FFs/Latches, which will be removed : <get_medium_inst2/data_vld_r> <get_medium_inst1/data_vld_r> <get_medium_inst0/data_vld_r> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <medium_filter_inst/FSM_0> on signal <cur_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wram0    | 001
 wram1    | 010
 wram2    | 011
 wram3    | 100
 wait_end | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <medium_filter_inst/get_pipe4_med_inst/FSM_1> on signal <cur_state[1:2]> with user encoding.
Optimizing FSM <medium_filter_inst/get_pipe4_med_inst/FSM_1> on signal <cur_state[1:2]> with user encoding.
Optimizing FSM <medium_filter_inst/get_pipe4_med_inst/FSM_1> on signal <cur_state[1:2]> with user encoding.
Optimizing FSM <medium_filter_inst/get_pipe4_med_inst/FSM_1> on signal <cur_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
-------------------

Optimizing unit <top_med_filter> ...

Optimizing unit <medium_filter> ...

Optimizing unit <get_pipe4_med> ...
WARNING:Xst:1710 - FF/Latch <medium_filter_inst/wr_col_cnt_9> (without init value) has a constant value of 0 in block <top_med_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <medium_filter_inst/wr_ram_addr_9> (without init value) has a constant value of 0 in block <top_med_filter>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <medium_filter_inst/ram_data_vld_r1> in Unit <top_med_filter> is equivalent to the following FF/Latch, which will be removed : <medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/data_vld_r> 
Found area constraint ratio of 100 (+ 5) on block top_med_filter, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 353
 Flip-Flops                                            : 353

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_med_filter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1353
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 20
#      LUT3                        : 158
#      LUT4                        : 132
#      LUT5                        : 265
#      LUT6                        : 673
#      MUXCY                       : 33
#      MUXF7                       : 22
#      VCC                         : 2
#      XORCY                       : 36
# FlipFlops/Latches                : 355
#      FDC                         : 190
#      FDCE                        : 163
#      FDE                         : 2
# RAMS                             : 68
#      RAMB18E1                    : 4
#      RAMB36E1                    : 64
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 13
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 10
# Others                           : 1
#      PLLE2_ADV                   : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             355  out of  106400     0%  
 Number of Slice LUTs:                 1258  out of  53200     2%  
    Number used as Logic:              1258  out of  53200     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1333
   Number with an unused Flip Flop:     978  out of   1333    73%  
   Number with an unused LUT:            75  out of   1333     5%  
   Number of fully used LUT-FF pairs:   280  out of   1333    21%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    200     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               66  out of    140    47%  
    Number using Block RAM only:         66
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | PLLE2_ADV:CLKOUT0      | 423   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                             | Buffer(FF name)                                                                                                                                        | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
bmp_rom_inst/N1(bmp_rom_inst/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B) | 64    |
medium_filter_inst/ram0_wren(medium_filter_inst/ram0_wren1:O)                                                                                                                                                                                                                              | NONE(medium_filter_inst/dram_inst0/Mram_ram)                                                                                                           | 2     |
medium_filter_inst/ram1_wren(medium_filter_inst/ram1_wren1:O)                                                                                                                                                                                                                              | NONE(medium_filter_inst/dram_inst1/Mram_ram)                                                                                                           | 2     |
medium_filter_inst/ram2_wren(medium_filter_inst/ram2_wren1:O)                                                                                                                                                                                                                              | NONE(medium_filter_inst/dram_inst2/Mram_ram)                                                                                                           | 2     |
medium_filter_inst/ram3_wren(medium_filter_inst/ram3_wren1:O)                                                                                                                                                                                                                              | NONE(medium_filter_inst/dram_inst3/Mram_ram)                                                                                                           | 2     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bmp_rom_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.197ns (Maximum Frequency: 238.294MHz)
   Minimum input arrival time before clock: 2.065ns
   Maximum output required time after clock: 1.239ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.197ns (frequency: 238.294MHz)
  Total number of paths / destination ports: 1885465 / 633
-------------------------------------------------------------------------
Delay:               8.393ns (Levels of Logic = 10)
  Source:            medium_filter_inst/dram_inst0/Mram_ram (RAM)
  Destination:       medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/max_min_0 (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: medium_filter_inst/dram_inst0/Mram_ram to medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/max_min_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO2    4   2.454   0.622  medium_filter_inst/dram_inst0/Mram_ram (medium_filter_inst/ram0_data<2>)
     LUT6:I3->O            1   0.053   0.413  medium_filter_inst/Mmux_data031 (medium_filter_inst/Mmux_data03)
     LUT6:I5->O           39   0.053   0.893  medium_filter_inst/Mmux_data032 (medium_filter_inst/data0<2>)
     LUT6:I0->O            1   0.053   0.399  medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/n00381 (medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/n00381)
     MUXF7:S->O            4   0.280   0.433  medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/data20[7]_data00[7]_LessThan_14_o1 (medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/data20[7]_data00[7]_LessThan_14_o2)
     LUT5:I4->O           26   0.053   0.564  medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/n003821 (medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/n0038)
     LUT6:I5->O           42   0.053   0.568  medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/data11[7]_data21[7]_AND_28_o1 (medium_filter_inst/get_pipe4_med_inst/get_medium_inst0/data11[7]_data21[7]_AND_28_o)
     LUT6:I5->O            7   0.053   0.453  medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/Mmux_nxt_state[1]_X_12_o_wide_mux_167_OUT1243 (medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/Mmux_nxt_state[1]_X_12_o_wide_mux_167_OUT124)
     LUT6:I5->O            1   0.053   0.413  medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/Mmux_nxt_state[1]_X_12_o_wide_mux_167_OUT82_SW0_F (N650)
     LUT3:I2->O            1   0.053   0.413  medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/Mmux_nxt_state[1]_X_12_o_wide_mux_167_OUT82_SW01 (N364)
     LUT6:I5->O            1   0.053   0.000  medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/Mmux_nxt_state[1]_X_12_o_wide_mux_167_OUT83 (medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/nxt_state[1]_X_12_o_wide_mux_167_OUT<1>)
     FDC:D                     0.011          medium_filter_inst/get_pipe4_med_inst/get_medium_inst3/max_min_1
    ----------------------------------------
    Total                      8.393ns (3.222ns logic, 5.171ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 363 / 361
-------------------------------------------------------------------------
Offset:              2.065ns (Levels of Logic = 5)
  Source:            start (PAD)
  Destination:       medium_filter_inst/rd_ram_0 (FF)
  Destination Clock: clk rising 0.5X

  Data Path: start to medium_filter_inst/rd_ram_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.491  start_IBUF (start_IBUF)
     LUT6:I4->O            1   0.053   0.000  medium_filter_inst/cur_state_FSM_FFd3-In3_F (N740)
     MUXF7:I0->O           8   0.214   0.459  medium_filter_inst/cur_state_FSM_FFd3-In3 (medium_filter_inst/nxt_state<0>)
     LUT5:I4->O            2   0.053   0.731  medium_filter_inst/Mmux_nxt_state[2]_X_9_o_wide_mux_28_OUT1121 (medium_filter_inst/Mmux_nxt_state[2]_X_9_o_wide_mux_28_OUT112)
     LUT6:I1->O            1   0.053   0.000  medium_filter_inst/Mmux_nxt_state[2]_X_9_o_wide_mux_28_OUT1 (medium_filter_inst/nxt_state[2]_X_9_o_wide_mux_28_OUT<0>)
     FDC:D                     0.011          medium_filter_inst/rd_ram_0
    ----------------------------------------
    Total                      2.065ns (0.384ns logic, 1.681ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              1.239ns (Levels of Logic = 2)
  Source:            medium_filter_inst/cal_done (FF)
  Destination:       finish (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: medium_filter_inst/cal_done to finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.505  medium_filter_inst/cal_done (medium_filter_inst/cal_done)
     LUT2:I0->O            1   0.053   0.399  medium_filter_inst/finish1 (finish_OBUF)
     OBUF:I->O                 0.000          finish_OBUF (finish)
    ----------------------------------------
    Total                      1.239ns (0.335ns logic, 0.904ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.393|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 64.15 secs
 
--> 

Total memory usage is 517156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    9 (   0 filtered)

