#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jul 20 11:33:04 2017
# Process ID: 17694
# Current directory: /nfs/home/ryan/orca/systems/zedboard
# Command line: vivado project/project.xpr
# Log file: /nfs/home/ryan/orca/systems/zedboard/vivado.log
# Journal file: /nfs/home/ryan/orca/systems/zedboard/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project/project.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CACHE_ENABLE {0}] [get_bd_cells Orca_0]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {Orca_0_instr }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {Orca_0_data }]
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_pchk_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_pchk_0] }
catch { config_ip_cache -export [get_ips -all design_1_m00_pchk_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/e_interrupt_pending]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_2[0]} design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_0 design_1_i/Orca_0/U0/core/X/branch_n_49]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg design_1_i/Orca_0/U0/core/X/syscall/valid_output]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARPROT[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARPROT[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWBURST[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARSIZE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARSIZE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RRESP[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARSIZE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARSIZE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RRESP[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLOCK[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLOCK[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARBURST[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARPROT[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARPROT[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLOCK[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWPROT[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWPROT[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWSIZE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWSIZE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BRESP[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_2[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RRESP[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARBURST[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLOCK[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARPROT[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARPROT[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARBURST[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARSIZE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARSIZE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list design_1_i/Orca_0/U0/core/X/branch_n_49 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list design_1_i/Orca_0/U0/core/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list design_1_i/axi_mem_intercon_1/M00_ARESETN_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_00_AXI_ERRM_AWADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_00_AXI_ERRM_AWADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_00_AXI_ERRM_AWADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_01_AXI_ERRM_AWADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_01_AXI_ERRM_AWADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_01_AXI_ERRM_AWADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_02_AXI_ERRM_AWBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_02_AXI_ERRM_AWBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_02_AXI_ERRM_AWBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe141]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe141]
connect_debug_port u_ila_0/probe141 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_03_AXI_ERRM_AWLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe142]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe142]
connect_debug_port u_ila_0/probe142 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_03_AXI_ERRM_AWLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe143]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe143]
connect_debug_port u_ila_0/probe143 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_03_AXI_ERRM_AWLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe144]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe144]
connect_debug_port u_ila_0/probe144 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_04_AXI_ERRM_AWCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe145]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe145]
connect_debug_port u_ila_0/probe145 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_04_AXI_ERRM_AWCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe146]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe146]
connect_debug_port u_ila_0/probe146 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_04_AXI_ERRM_AWCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe147]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe147]
connect_debug_port u_ila_0/probe147 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_05_AXI_ERRM_AWLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe148]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe148]
connect_debug_port u_ila_0/probe148 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_05_AXI_ERRM_AWLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe149]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe149]
connect_debug_port u_ila_0/probe149 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_05_AXI_ERRM_AWLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe150]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe150]
connect_debug_port u_ila_0/probe150 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_06_AXI_ERRM_AWLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe151]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe151]
connect_debug_port u_ila_0/probe151 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_06_AXI_ERRM_AWLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe152]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe152]
connect_debug_port u_ila_0/probe152 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_06_AXI_ERRM_AWLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe153]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe153]
connect_debug_port u_ila_0/probe153 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_07_AXI_ERRM_AWSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe154]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe154]
connect_debug_port u_ila_0/probe154 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_07_AXI_ERRM_AWSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe155]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe155]
connect_debug_port u_ila_0/probe155 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_07_AXI_ERRM_AWSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe156]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe156]
connect_debug_port u_ila_0/probe156 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_08_AXI_ERRM_AWVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe157]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe157]
connect_debug_port u_ila_0/probe157 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_08_AXI_ERRM_AWVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe158]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe158]
connect_debug_port u_ila_0/probe158 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_08_AXI_ERRM_AWVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe159]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe159]
connect_debug_port u_ila_0/probe159 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_09_AXI_ERRM_AWADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe160]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe160]
connect_debug_port u_ila_0/probe160 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_09_AXI_ERRM_AWADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe161]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe161]
connect_debug_port u_ila_0/probe161 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_09_AXI_ERRM_AWADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe162]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe162]
connect_debug_port u_ila_0/probe162 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_10_AXI_ERRM_AWBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe163]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe163]
connect_debug_port u_ila_0/probe163 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_10_AXI_ERRM_AWBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe164]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe164]
connect_debug_port u_ila_0/probe164 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_10_AXI_ERRM_AWBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe165]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe165]
connect_debug_port u_ila_0/probe165 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_11_AXI_ERRM_AWCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe166]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe166]
connect_debug_port u_ila_0/probe166 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_11_AXI_ERRM_AWCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe167]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe167]
connect_debug_port u_ila_0/probe167 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_11_AXI_ERRM_AWCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe168]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe168]
connect_debug_port u_ila_0/probe168 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_12_AXI_ERRM_AWID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe169]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe169]
connect_debug_port u_ila_0/probe169 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_12_AXI_ERRM_AWID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe170]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe170]
connect_debug_port u_ila_0/probe170 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_12_AXI_ERRM_AWID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe171]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe171]
connect_debug_port u_ila_0/probe171 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_13_AXI_ERRM_AWLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe172]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe172]
connect_debug_port u_ila_0/probe172 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_13_AXI_ERRM_AWLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe173]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe173]
connect_debug_port u_ila_0/probe173 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_13_AXI_ERRM_AWLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe174]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe174]
connect_debug_port u_ila_0/probe174 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_14_AXI_ERRM_AWLOCK_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe175]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe175]
connect_debug_port u_ila_0/probe175 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_14_AXI_ERRM_AWLOCK_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe176]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe176]
connect_debug_port u_ila_0/probe176 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_14_AXI_ERRM_AWLOCK_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe177]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe177]
connect_debug_port u_ila_0/probe177 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_15_AXI_ERRM_AWPROT_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe178]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe178]
connect_debug_port u_ila_0/probe178 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_15_AXI_ERRM_AWPROT_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe179]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe179]
connect_debug_port u_ila_0/probe179 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_15_AXI_ERRM_AWPROT_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe180]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe180]
connect_debug_port u_ila_0/probe180 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_16_AXI_ERRM_AWSIZE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe181]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe181]
connect_debug_port u_ila_0/probe181 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_16_AXI_ERRM_AWSIZE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe182]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe182]
connect_debug_port u_ila_0/probe182 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_16_AXI_ERRM_AWSIZE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe183]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe183]
connect_debug_port u_ila_0/probe183 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_17_AXI_ERRM_AWQOS_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe184]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe184]
connect_debug_port u_ila_0/probe184 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_17_AXI_ERRM_AWQOS_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe185]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe185]
connect_debug_port u_ila_0/probe185 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_17_AXI_ERRM_AWQOS_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe186]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe186]
connect_debug_port u_ila_0/probe186 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_18_AXI_ERRM_AWREGION_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe187]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe187]
connect_debug_port u_ila_0/probe187 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_18_AXI_ERRM_AWREGION_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe188]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe188]
connect_debug_port u_ila_0/probe188 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_18_AXI_ERRM_AWREGION_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe189]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe189]
connect_debug_port u_ila_0/probe189 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_19_AXI_ERRM_AWVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe190]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe190]
connect_debug_port u_ila_0/probe190 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_19_AXI_ERRM_AWVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe191]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe191]
connect_debug_port u_ila_0/probe191 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_19_AXI_ERRM_AWVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe192]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe192]
connect_debug_port u_ila_0/probe192 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_20_AXI_RECS_AWREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe193]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe193]
connect_debug_port u_ila_0/probe193 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_20_AXI_RECS_AWREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe194]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe194]
connect_debug_port u_ila_0/probe194 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_20_AXI_RECS_AWREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe195]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe195]
connect_debug_port u_ila_0/probe195 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_21_AXI_ERRM_WDATA_NUM ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe196]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe196]
connect_debug_port u_ila_0/probe196 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_21_AXI_ERRM_WDATA_NUM ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe197]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe197]
connect_debug_port u_ila_0/probe197 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_21_AXI_ERRM_WDATA_NUM ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe198]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe198]
connect_debug_port u_ila_0/probe198 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_22_AXI_ERRM_WSTRB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe199]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe199]
connect_debug_port u_ila_0/probe199 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_22_AXI_ERRM_WSTRB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe200]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe200]
connect_debug_port u_ila_0/probe200 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_22_AXI_ERRM_WSTRB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe201]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe201]
connect_debug_port u_ila_0/probe201 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_23_AXI_ERRM_WVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe202]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe202]
connect_debug_port u_ila_0/probe202 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_23_AXI_ERRM_WVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe203]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe203]
connect_debug_port u_ila_0/probe203 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_23_AXI_ERRM_WVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe204]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe204]
connect_debug_port u_ila_0/probe204 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_24_AXI_ERRM_WDATA_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe205]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe205]
connect_debug_port u_ila_0/probe205 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_24_AXI_ERRM_WDATA_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe206]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe206]
connect_debug_port u_ila_0/probe206 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_24_AXI_ERRM_WDATA_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe207]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe207]
connect_debug_port u_ila_0/probe207 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_25_AXI_ERRM_WLAST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe208]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe208]
connect_debug_port u_ila_0/probe208 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_25_AXI_ERRM_WLAST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe209]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe209]
connect_debug_port u_ila_0/probe209 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_25_AXI_ERRM_WLAST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe210]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe210]
connect_debug_port u_ila_0/probe210 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_26_AXI_ERRM_WSTRB_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe211]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe211]
connect_debug_port u_ila_0/probe211 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_26_AXI_ERRM_WSTRB_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe212]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe212]
connect_debug_port u_ila_0/probe212 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_26_AXI_ERRM_WSTRB_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe213]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe213]
connect_debug_port u_ila_0/probe213 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_27_AXI_ERRM_WVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe214]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe214]
connect_debug_port u_ila_0/probe214 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_27_AXI_ERRM_WVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe215]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe215]
connect_debug_port u_ila_0/probe215 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_27_AXI_ERRM_WVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe216]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe216]
connect_debug_port u_ila_0/probe216 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_28_AXI_RECS_WREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe217]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe217]
connect_debug_port u_ila_0/probe217 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_28_AXI_RECS_WREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe218]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe218]
connect_debug_port u_ila_0/probe218 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_28_AXI_RECS_WREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe219]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe219]
connect_debug_port u_ila_0/probe219 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_29_AXI_ERRS_BRESP_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe220]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe220]
connect_debug_port u_ila_0/probe220 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_29_AXI_ERRS_BRESP_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe221]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe221]
connect_debug_port u_ila_0/probe221 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_29_AXI_ERRS_BRESP_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe222]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe222]
connect_debug_port u_ila_0/probe222 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_30_AXI_ERRS_BRESP_EXOKAY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe223]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe223]
connect_debug_port u_ila_0/probe223 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_30_AXI_ERRS_BRESP_EXOKAY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe224]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe224]
connect_debug_port u_ila_0/probe224 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_30_AXI_ERRS_BRESP_EXOKAY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe225]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe225]
connect_debug_port u_ila_0/probe225 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_31_AXI_ERRS_BVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe226]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe226]
connect_debug_port u_ila_0/probe226 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_31_AXI_ERRS_BVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe227]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe227]
connect_debug_port u_ila_0/probe227 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_31_AXI_ERRS_BVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe228]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe228]
connect_debug_port u_ila_0/probe228 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_32_AXI_ERRS_BRESP_AW ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe229]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe229]
connect_debug_port u_ila_0/probe229 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_32_AXI_ERRS_BRESP_AW ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe230]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe230]
connect_debug_port u_ila_0/probe230 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_32_AXI_ERRS_BRESP_AW ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe231]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe231]
connect_debug_port u_ila_0/probe231 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_33_AXI_ERRS_BID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe232]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe232]
connect_debug_port u_ila_0/probe232 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_33_AXI_ERRS_BID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe233]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe233]
connect_debug_port u_ila_0/probe233 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_33_AXI_ERRS_BID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe234]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe234]
connect_debug_port u_ila_0/probe234 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_34_AXI_ERRS_BRESP_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe235]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe235]
connect_debug_port u_ila_0/probe235 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_34_AXI_ERRS_BRESP_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe236]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe236]
connect_debug_port u_ila_0/probe236 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_34_AXI_ERRS_BRESP_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe237]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe237]
connect_debug_port u_ila_0/probe237 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_35_AXI_ERRS_BVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe238]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe238]
connect_debug_port u_ila_0/probe238 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_35_AXI_ERRS_BVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe239]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe239]
connect_debug_port u_ila_0/probe239 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_35_AXI_ERRS_BVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe240]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe240]
connect_debug_port u_ila_0/probe240 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_36_AXI_RECM_BREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe241]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe241]
connect_debug_port u_ila_0/probe241 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_36_AXI_RECM_BREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe242]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe242]
connect_debug_port u_ila_0/probe242 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_36_AXI_RECM_BREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe243]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe243]
connect_debug_port u_ila_0/probe243 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_37_AXI_ERRM_ARADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe244]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe244]
connect_debug_port u_ila_0/probe244 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_37_AXI_ERRM_ARADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe245]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe245]
connect_debug_port u_ila_0/probe245 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_37_AXI_ERRM_ARADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe246]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe246]
connect_debug_port u_ila_0/probe246 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_38_AXI_ERRM_ARADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe247]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe247]
connect_debug_port u_ila_0/probe247 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_38_AXI_ERRM_ARADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe248]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe248]
connect_debug_port u_ila_0/probe248 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_38_AXI_ERRM_ARADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe249]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe249]
connect_debug_port u_ila_0/probe249 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_39_AXI_ERRM_ARBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe250]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe250]
connect_debug_port u_ila_0/probe250 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_39_AXI_ERRM_ARBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe251]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe251]
connect_debug_port u_ila_0/probe251 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_39_AXI_ERRM_ARBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe252]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe252]
connect_debug_port u_ila_0/probe252 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_40_AXI_ERRM_ARLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe253]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe253]
connect_debug_port u_ila_0/probe253 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_40_AXI_ERRM_ARLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe254]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe254]
connect_debug_port u_ila_0/probe254 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_40_AXI_ERRM_ARLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe255]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe255]
connect_debug_port u_ila_0/probe255 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_41_AXI_ERRM_ARCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe256]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe256]
connect_debug_port u_ila_0/probe256 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_41_AXI_ERRM_ARCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe257]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe257]
connect_debug_port u_ila_0/probe257 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_41_AXI_ERRM_ARCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe258]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe258]
connect_debug_port u_ila_0/probe258 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_42_AXI_ERRM_ARLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe259]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe259]
connect_debug_port u_ila_0/probe259 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_42_AXI_ERRM_ARLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe260]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe260]
connect_debug_port u_ila_0/probe260 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_42_AXI_ERRM_ARLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe261]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe261]
connect_debug_port u_ila_0/probe261 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_43_AXI_ERRM_ARLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe262]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe262]
connect_debug_port u_ila_0/probe262 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_43_AXI_ERRM_ARLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe263]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe263]
connect_debug_port u_ila_0/probe263 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_43_AXI_ERRM_ARLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe264]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe264]
connect_debug_port u_ila_0/probe264 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_44_AXI_ERRM_ARSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe265]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe265]
connect_debug_port u_ila_0/probe265 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_44_AXI_ERRM_ARSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe266]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe266]
connect_debug_port u_ila_0/probe266 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_44_AXI_ERRM_ARSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe267]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe267]
connect_debug_port u_ila_0/probe267 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_45_AXI_ERRM_ARVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe268]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe268]
connect_debug_port u_ila_0/probe268 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_45_AXI_ERRM_ARVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe269]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe269]
connect_debug_port u_ila_0/probe269 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_45_AXI_ERRM_ARVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe270]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe270]
connect_debug_port u_ila_0/probe270 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_46_AXI_ERRM_ARADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe271]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe271]
connect_debug_port u_ila_0/probe271 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_46_AXI_ERRM_ARADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe272]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe272]
connect_debug_port u_ila_0/probe272 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_46_AXI_ERRM_ARADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe273]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe273]
connect_debug_port u_ila_0/probe273 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_47_AXI_ERRM_ARBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe274]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe274]
connect_debug_port u_ila_0/probe274 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_47_AXI_ERRM_ARBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe275]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe275]
connect_debug_port u_ila_0/probe275 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_47_AXI_ERRM_ARBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe276]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe276]
connect_debug_port u_ila_0/probe276 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_48_AXI_ERRM_ARCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe277]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe277]
connect_debug_port u_ila_0/probe277 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_48_AXI_ERRM_ARCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe278]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe278]
connect_debug_port u_ila_0/probe278 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_48_AXI_ERRM_ARCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe279]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe279]
connect_debug_port u_ila_0/probe279 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_49_AXI_ERRM_ARID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe280]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe280]
connect_debug_port u_ila_0/probe280 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_49_AXI_ERRM_ARID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe281]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe281]
connect_debug_port u_ila_0/probe281 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_49_AXI_ERRM_ARID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe282]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe282]
connect_debug_port u_ila_0/probe282 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_50_AXI_ERRM_ARLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe283]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe283]
connect_debug_port u_ila_0/probe283 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_50_AXI_ERRM_ARLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe284]
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0}] [get_bd_cells axi_mem_intercon_1]
endgroup
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
write_bd_tcl -f design_1.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending design_1_i/Orca_0/U0/core/X/interrupt_processor_reg]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} design_1_i/Orca_0/U0/core/X/p_4_in5_in {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]}]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending design_1_i/Orca_0/U0/core/X/syscall/valid_output]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
file mkdir /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new
close [ open /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
source write_mmi.tcl
write_mmi idram_gen
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Orca_0/U0/core/X/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg} {design_1_i/Orca_0/U0/core/X/mcause_reg} {design_1_i/Orca_0/U0/core/X/mstatus_reg} {design_1_i/Orca_0/U0/core/X/p_4_in5_in} {design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/valid_output} {design_1_i/Orca_0_data_ARADDR} {design_1_i/Orca_0_data_ARBURST} {design_1_i/Orca_0_data_ARCACHE} {design_1_i/Orca_0_data_ARID} {design_1_i/Orca_0_data_ARLEN} {design_1_i/Orca_0_data_ARLOCK} {design_1_i/Orca_0_data_ARPROT} {design_1_i/Orca_0_data_ARREADY} {design_1_i/Orca_0_data_ARSIZE} {design_1_i/Orca_0_data_ARVALID} {design_1_i/Orca_0_data_AWADDR} {design_1_i/Orca_0_data_AWBURST} {design_1_i/Orca_0_data_AWCACHE} {design_1_i/Orca_0_data_AWID} {design_1_i/Orca_0_data_AWLEN} {design_1_i/Orca_0_data_AWLOCK} {design_1_i/Orca_0_data_AWPROT} {design_1_i/Orca_0_data_AWREADY} {design_1_i/Orca_0_data_AWSIZE} {design_1_i/Orca_0_data_AWVALID} {design_1_i/Orca_0_data_BID} {design_1_i/Orca_0_data_BREADY} {design_1_i/Orca_0_data_BRESP} {design_1_i/Orca_0_data_BVALID} {design_1_i/Orca_0_data_RDATA} {design_1_i/Orca_0_data_RID} {design_1_i/Orca_0_data_RLAST} {design_1_i/Orca_0_data_RREADY} {design_1_i/Orca_0_data_RRESP} {design_1_i/Orca_0_data_RVALID} {design_1_i/Orca_0_data_WDATA} {design_1_i/Orca_0_data_WID} {design_1_i/Orca_0_data_WLAST} {design_1_i/Orca_0_data_WREADY} {design_1_i/Orca_0_data_WSTRB} {design_1_i/Orca_0_data_WVALID} {design_1_i/Orca_0_instr_ARADDR} {design_1_i/Orca_0_instr_ARBURST} {design_1_i/Orca_0_instr_ARCACHE} {design_1_i/Orca_0_instr_ARID} {design_1_i/Orca_0_instr_ARLEN} {design_1_i/Orca_0_instr_ARLOCK} {design_1_i/Orca_0_instr_ARPROT} {design_1_i/Orca_0_instr_ARREADY} {design_1_i/Orca_0_instr_ARSIZE} {design_1_i/Orca_0_instr_ARVALID} {design_1_i/Orca_0_instr_RDATA} {design_1_i/Orca_0_instr_RID} {design_1_i/Orca_0_instr_RLAST} {design_1_i/Orca_0_instr_RREADY} {design_1_i/Orca_0_instr_RRESP} {design_1_i/Orca_0_instr_RVALID} }
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0}]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]}]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/D[0]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_design impl_1
current_design synth_1
current_design impl_1
close_design
close_design
open_run impl_1
source write_mmi.tcl
write_mmi idram_gen
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Orca_0/U0/core/X/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg} {design_1_i/Orca_0/U0/core/X/mcause_reg} {design_1_i/Orca_0/U0/core/X/mstatus_reg} {design_1_i/Orca_0/U0/core/X/p_4_in5_in} {design_1_i/Orca_0/U0/core/X/syscall/D} {design_1_i/Orca_0/U0/core/X/syscall/D_1} {design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg} {design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg_1} {design_1_i/Orca_0/U0/core/X/syscall/valid_output} {design_1_i/Orca_0_data_ARADDR} {design_1_i/Orca_0_data_ARBURST} {design_1_i/Orca_0_data_ARCACHE} {design_1_i/Orca_0_data_ARID} {design_1_i/Orca_0_data_ARLEN} {design_1_i/Orca_0_data_ARLOCK} {design_1_i/Orca_0_data_ARPROT} {design_1_i/Orca_0_data_ARREADY} {design_1_i/Orca_0_data_ARSIZE} {design_1_i/Orca_0_data_ARVALID} {design_1_i/Orca_0_data_AWADDR} {design_1_i/Orca_0_data_AWBURST} {design_1_i/Orca_0_data_AWCACHE} {design_1_i/Orca_0_data_AWID} {design_1_i/Orca_0_data_AWLEN} {design_1_i/Orca_0_data_AWLOCK} {design_1_i/Orca_0_data_AWPROT} {design_1_i/Orca_0_data_AWREADY} {design_1_i/Orca_0_data_AWSIZE} {design_1_i/Orca_0_data_AWVALID} {design_1_i/Orca_0_data_BID} {design_1_i/Orca_0_data_BREADY} {design_1_i/Orca_0_data_BRESP} {design_1_i/Orca_0_data_BVALID} {design_1_i/Orca_0_data_RDATA} {design_1_i/Orca_0_data_RID} {design_1_i/Orca_0_data_RLAST} {design_1_i/Orca_0_data_RREADY} {design_1_i/Orca_0_data_RRESP} {design_1_i/Orca_0_data_RVALID} {design_1_i/Orca_0_data_WDATA} {design_1_i/Orca_0_data_WID} {design_1_i/Orca_0_data_WLAST} {design_1_i/Orca_0_data_WREADY} {design_1_i/Orca_0_data_WSTRB} {design_1_i/Orca_0_data_WVALID} {design_1_i/Orca_0_instr_ARADDR} {design_1_i/Orca_0_instr_ARBURST} {design_1_i/Orca_0_instr_ARCACHE} {design_1_i/Orca_0_instr_ARID} {design_1_i/Orca_0_instr_ARLEN} {design_1_i/Orca_0_instr_ARLOCK} {design_1_i/Orca_0_instr_ARPROT} {design_1_i/Orca_0_instr_ARREADY} {design_1_i/Orca_0_instr_ARSIZE} {design_1_i/Orca_0_instr_ARVALID} {design_1_i/Orca_0_instr_RDATA} {design_1_i/Orca_0_instr_RID} {design_1_i/Orca_0_instr_RLAST} {design_1_i/Orca_0_instr_RREADY} {design_1_i/Orca_0_instr_RRESP} {design_1_i/Orca_0_instr_RVALID} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {400}] [get_bd_cells fit_timer_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {200}] [get_bd_cells fit_timer_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {400}] [get_bd_cells fit_timer_0]
endgroup
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fit_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_fit_timer_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_design impl_1
source write_mmi.tcl
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
write_mmi idram_gen
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
write_bitstream -force trig_at_startup.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/D[0]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
source write_mmi.tcl
write_mmi idram_gen
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
write_bitstream -force trig_at_startup.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/D[0]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
write_mmi idram_gen
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
write_bitstream -force trig_at_startup.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Orca_0/U0/core/X/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg} {design_1_i/Orca_0/U0/core/X/mcause_reg} {design_1_i/Orca_0/U0/core/X/mstatus_reg} {design_1_i/Orca_0/U0/core/X/p_4_in5_in} {design_1_i/Orca_0/U0/core/X/syscall/D} {design_1_i/Orca_0/U0/core/X/syscall/D_1} {design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg} {design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg_1} {design_1_i/Orca_0/U0/core/X/syscall/valid_output} {design_1_i/Orca_0_data_ARADDR} {design_1_i/Orca_0_data_ARVALID} {design_1_i/Orca_0_data_AWADDR} {design_1_i/Orca_0_data_AWREADY} {design_1_i/Orca_0_data_AWVALID} {design_1_i/Orca_0_data_BRESP} {design_1_i/Orca_0_data_BVALID} {design_1_i/Orca_0_data_RDATA} {design_1_i/Orca_0_data_RRESP} {design_1_i/Orca_0_data_WDATA} {design_1_i/Orca_0_data_WDATA_1} {design_1_i/Orca_0_data_WREADY} {u_ila_0_Orca_0_data_ARCACHE} {u_ila_0_Orca_0_data_ARCACHE_1} {u_ila_0_Orca_0_data_ARCACHE_2} {u_ila_0_Orca_0_data_ARCACHE_3} {u_ila_0_Orca_0_data_ARCACHE_4} {u_ila_0_Orca_0_data_ARCACHE_5} {u_ila_0_Orca_0_data_ARCACHE_6} {u_ila_0_Orca_0_data_ARCACHE_7} {u_ila_0_Orca_0_data_ARCACHE_8} {u_ila_0_Orca_0_data_ARCACHE_9} {u_ila_0_Orca_0_data_ARCACHE_10} {u_ila_0_Orca_0_data_ARCACHE_11} {u_ila_0_Orca_0_data_ARCACHE_12} {u_ila_0_Orca_0_data_ARCACHE_13} {u_ila_0_Orca_0_data_ARPROT} {u_ila_0_Orca_0_data_ARPROT_1} {u_ila_0_Orca_0_data_ARPROT_2} {u_ila_0_Orca_0_data_ARPROT_3} {u_ila_0_Orca_0_data_ARPROT_4} {u_ila_0_Orca_0_data_ARPROT_5} {u_ila_0_Orca_0_data_ARPROT_6} {u_ila_0_Orca_0_data_ARPROT_7} {u_ila_0_Orca_0_data_ARPROT_8} {u_ila_0_Orca_0_data_ARPROT_9} {u_ila_0_Orca_0_data_ARPROT_10} {u_ila_0_Orca_0_data_ARPROT_11} {u_ila_0_Orca_0_data_ARPROT_12} {u_ila_0_Orca_0_data_ARPROT_13} {u_ila_0_Orca_0_data_ARPROT_14} {u_ila_0_Orca_0_data_ARPROT_15} {u_ila_0_Orca_0_data_ARPROT_16} {u_ila_0_Orca_0_data_ARPROT_17} {u_ila_0_Orca_0_data_ARPROT_18} {u_ila_0_Orca_0_data_ARPROT_19} {u_ila_0_Orca_0_data_ARPROT_20} {u_ila_0_Orca_0_data_ARPROT_21} {u_ila_0_Orca_0_data_ARPROT_22} {u_ila_0_Orca_0_data_ARPROT_23} {u_ila_0_Orca_0_data_ARPROT_24} {u_ila_0_Orca_0_data_ARPROT_25} {u_ila_0_Orca_0_data_ARPROT_26} {u_ila_0_Orca_0_data_ARPROT_27} {u_ila_0_Orca_0_data_ARPROT_28} {u_ila_0_Orca_0_data_ARPROT_29} {u_ila_0_Orca_0_data_ARPROT_30} {u_ila_0_Orca_0_data_ARPROT_31} {u_ila_0_Orca_0_data_ARPROT_32} {u_ila_0_Orca_0_data_ARPROT_33} {u_ila_0_Orca_0_data_ARPROT_34} {u_ila_0_Orca_0_data_ARPROT_35} {u_ila_0_Orca_0_data_ARPROT_36} {u_ila_0_Orca_0_data_ARPROT_37} {u_ila_0_Orca_0_data_ARPROT_38} {u_ila_0_Orca_0_data_ARPROT_39} {u_ila_0_Orca_0_data_ARPROT_40} {u_ila_0_Orca_0_data_ARPROT_41} {u_ila_0_Orca_0_data_ARPROT_42} {u_ila_0_Orca_0_data_ARPROT_43} {u_ila_0_Orca_0_data_ARPROT_44} {u_ila_0_Orca_0_data_ARPROT_45} {u_ila_0_Orca_0_data_ARPROT_46} {u_ila_0_Orca_0_data_ARPROT_47} {u_ila_0_Orca_0_data_ARPROT_48} {u_ila_0_Orca_0_data_ARPROT_49} {u_ila_0_Orca_0_data_ARPROT_50} {u_ila_0_Orca_0_data_ARPROT_51} {u_ila_0_Orca_0_data_ARPROT_52} {u_ila_0_Orca_0_data_ARPROT_53} {u_ila_0_Orca_0_data_ARPROT_54} {u_ila_0_Orca_0_data_ARPROT_55} {u_ila_0_Orca_0_data_ARPROT_56} {u_ila_0_Orca_0_data_ARPROT_57} {u_ila_0_Orca_0_data_ARPROT_58} {u_ila_0_Orca_0_data_ARPROT_59} {u_ila_0_Orca_0_data_ARPROT_60} {u_ila_0_Orca_0_data_ARPROT_61} {u_ila_0_Orca_0_data_ARREADY} {u_ila_0_Orca_0_data_BID} {u_ila_0_Orca_0_data_BREADY} {u_ila_0_Orca_0_data_RID} {u_ila_0_Orca_0_data_RLAST} {u_ila_0_Orca_0_data_RVALID} {u_ila_0_Orca_0_data_WDATA} {u_ila_0_Orca_0_data_WLAST} {u_ila_0_Orca_0_data_WLAST_1} {u_ila_0_Orca_0_data_WSTRB} {u_ila_0_Orca_0_instr_ARADDR} {u_ila_0_Orca_0_instr_ARREADY} {u_ila_0_Orca_0_instr_ARVALID} {u_ila_0_Orca_0_instr_RDATA} {u_ila_0_Orca_0_instr_RID} {u_ila_0_Orca_0_instr_RLAST} {u_ila_0_Orca_0_instr_RRESP} {u_ila_0_Orca_0_instr_RVALID} }
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
source sim.tcl
run 10 us
run 100 us
add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/interrupt_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_read_val}} 
source sim.tcl
source sim.tcl
run 100 us
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction_fetch_pc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
run 100 us
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/suppress_valid_instr_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/valid_instr_out_saved}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/valid_instr_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/read_datavalid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/next_pc_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/state}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/read_datavalid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/read_wait}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/d_valid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/e_valid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/d_valid_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/dont_increment}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
run 10 us
run 100 us
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/fetch_in_flight}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pipeline_empty}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict_l}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/valid}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
run 100us
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict_l}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc_l}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/next_address}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/move_to_next_address}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/fetch_in_flight}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/state}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction_fetch_pc}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pipeline_empty}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
run 100 us
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/fetch_in_flight}} 
source sim.tcl
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_Orca_0_0_synth_1
close_sim
save_wave_config {/nfs/home/ryan/orca/systems/zedboard/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/nfs/home/ryan/orca/systems/zedboard/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
