GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\nguye\Documents\rmii\src\top.sv'
Analyzing Verilog file 'C:\Users\nguye\Documents\rmii\src\rmii_rx.sv'
Analyzing Verilog file 'C:\Users\nguye\Documents\rmii\src\rmii_tx.sv'
Analyzing Verilog file 'C:\Users\nguye\Documents\rmii\src\crc32.v'
Compiling module 'top'("C:\Users\nguye\Documents\rmii\src\top.sv":2)
Compiling module 'rmii_rx'("C:\Users\nguye\Documents\rmii\src\rmii_rx.sv":1)
Extracting RAM for identifier 'mac_header_check'("C:\Users\nguye\Documents\rmii\src\rmii_rx.sv":63)
Compiling module 'crc32'("C:\Users\nguye\Documents\rmii\src\crc32.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\nguye\Documents\rmii\src\rmii_rx.sv":97)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input osc is unused("C:\Users\nguye\Documents\rmii\src\top.sv":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\nguye\Documents\rmii\impl\gwsynthesis\rmii.vg" completed
[100%] Generate report file "C:\Users\nguye\Documents\rmii\impl\gwsynthesis\rmii_syn.rpt.html" completed
GowinSynthesis finish
