# UVVM Tutorial

A little tutorial on how to use [UVVM (Universal VHDL Verification Methodology)](https://github.com/UVVM/UVVM).

This tutorial was developed as part of the course "Practical FPGA Applications", in the masters program "Embedded Systems Design" at the University of Applied Sciences Upper Austria, Campus Hagenberg.

[![FH Hagenberg](doc/img/fhooe-logo-small.png) <-- FH OOE, Masters Program ESD](https://www.fh-ooe.at/en/hagenberg-campus/studiengaenge/master/embedded-systems-design/)

----

## About this tutorial

Please follow the main [tutorial document](doc/the-tutorial.pdf).

There is also a [presentation](doc/the-presentation.pdf) available, that shows some additional block diagrams to get an overview of the UVVM verification environment.

----

## Contact

Michael Wurm <<wurm.michael95@gmail.com>>

[![LinkedIn](https://i.stack.imgur.com/gVE0j.png) Contact me on LinkedIn](https://www.linkedin.com/in/michael-wurm/)
