vhdl work ../example_design/common/reset_sync.vhd
vhdl work ../example_design/common/sync_block.vhd
vhdl work ../example_design/fifo/tx_client_fifo_8.vhd
vhdl work ../example_design/fifo/rx_client_fifo_8.vhd
vhdl work ../example_design/fifo/ten_100_1g_eth_fifo.vhd
vhdl work ../example_design/pat_gen/address_swap.vhd
vhdl work ../example_design/pat_gen/axi_mux.vhd
vhdl work ../example_design/pat_gen/axi_pat_gen.vhd
vhdl work ../example_design/pat_gen/axi_pat_check.vhd
vhdl work ../example_design/pat_gen/axi_pipe.vhd
vhdl work ../example_design/pat_gen/basic_pat_gen.vhd
vhdl work ../example_design/physical/v6_gtxwizard_top.vhd
vhdl work ../example_design/physical/double_reset.vhd
vhdl work ../example_design/physical/v6_gtxwizard.vhd
vhdl work ../example_design/physical/v6_gtxwizard_gtx.vhd
vhdl work ../example_design/v6_emac_v2_3_basex_block.vhd
vhdl work ../example_design/v6_emac_v2_3_basex_fifo_block.vhd
vhdl work ../example_design/v6_emac_v2_3_basex_example_design.vhd
