<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='390' type='llvm::SchedDFSResult *'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='468' u='r' c='_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='945' u='r' c='_ZN4llvm17ScheduleDAGMILiveD1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1249' u='r' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1250' u='r' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1253' u='r' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1300' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1301' u='w' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1302' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1304' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1305' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1306' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<offset>21376</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='388'>/// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees
  /// will be empty.</doc>
