#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 22 19:09:23 2022
# Process ID: 10824
# Current directory: F:/Vivado designs/encoder_4x2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3000 F:\Vivado designs\encoder_4x2\encoder_4x2.xpr
# Log file: F:/Vivado designs/encoder_4x2/vivado.log
# Journal file: F:/Vivado designs/encoder_4x2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Vivado designs/encoder_4x2/encoder_4x2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 887.566 ; gain = 148.148
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado designs/encoder_4x2/encoder_4x2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_4x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado designs/encoder_4x2/encoder_4x2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/sources_1/new/encoder_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/sim_1/new/encoder_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_4x2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado designs/encoder_4x2/encoder_4x2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto eaad5ce91afe44a48fcb4f64f4b42f5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_4x2_tb_behav xil_defaultlib.encoder_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_4x2
Compiling module xil_defaultlib.encoder_4x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_4x2_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Vivado -notrace
couldn't read file "F:/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 22 19:39:03 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado designs/encoder_4x2/encoder_4x2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_4x2_tb_behav -key {Behavioral:sim_1:Functional:encoder_4x2_tb} -tclbatch {encoder_4x2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source encoder_4x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_4x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 921.332 ; gain = 9.461
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Vivado designs/encoder_4x2/encoder_4x2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Sep 22 19:44:23 2022] Launched synth_1...
Run output will be captured here: F:/Vivado designs/encoder_4x2/encoder_4x2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'x[1]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x[0]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[3]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[2]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[1]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[0]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x[0]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x[1]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[3]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[2]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[1]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y[0]'. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Vivado designs/encoder_4x2/encoder_4x2.srcs/constrs_2/new/encoder_4x2_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.434 ; gain = 390.000
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1863.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 22 20:02:04 2022...
