/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Dec  1 06:45:39 2016
 *                 Full Compile MD5 Checksum  20bceb797972bbbfe6886f688dd76df1
 *                     (minus title and desc)
 *                 MD5 Checksum               60da5b9432d9a6239bf2f04b2e62b119
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SWITCH_REG_H__
#define BCHP_SWITCH_REG_H__

/***************************************************************************
 *SWITCH_REG
 ***************************************************************************/
#define BCHP_SWITCH_REG_SWITCH_CNTRL             0x00f80000 /* [RW][32] Switch Control Register */
#define BCHP_SWITCH_REG_SWITCH_STATUS            0x00f80004 /* [RO][32] Switch Status Register */
#define BCHP_SWITCH_REG_DIR_DATA_WRITE_REG       0x00f80008 /* [RW][32] Direct Data Write Register */
#define BCHP_SWITCH_REG_DIR_DATA_READ_REG        0x00f8000c /* [RO][32] Direct Data Read Register */
#define BCHP_SWITCH_REG_SWITCH_REVISION          0x00f80010 /* [RO][32] SWITCH Revision Control Register */
#define BCHP_SWITCH_REG_PHY_REVISION             0x00f80014 /* [RO][32] PHY Revision Control Register */
#define BCHP_SWITCH_REG_PHY_TEST_CNTRL           0x00f80018 /* [RW][32] PHY Test Control Register */
#define BCHP_SWITCH_REG_SPHY_CNTRL               0x00f80024 /* [RW][32] Single GPHY Control Register */
#define BCHP_SWITCH_REG_SPHY_STATUS              0x00f80028 /* [RO][32] Single GPHY Status Register */
#define BCHP_SWITCH_REG_SWITCH_PHY_INTR_CNTRL    0x00f8002c /* [RW][32] Switch PHY Interrupt Control Register */
#define BCHP_SWITCH_REG_LED_0_CNTRL              0x00f80040 /* [RW][32] LED Port 0 Control Register */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL 0x00f80044 /* [RW][32] LED Port 0 Link And Speed Encoding Selection Register */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING 0x00f80048 /* [RW][32] LED Port 0 Link And Speed Encoding Register */
#define BCHP_SWITCH_REG_LED_1_CNTRL              0x00f8004c /* [RW][32] LED Port 1 Control Register */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL 0x00f80050 /* [RW][32] LED Port 1 Link And Speed Encoding Selection Register */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING 0x00f80054 /* [RW][32] LED Port 1 Link And Speed Encoding Register */
#define BCHP_SWITCH_REG_LED_2_CNTRL              0x00f80058 /* [RW][32] LED Port 2 Control Register */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL 0x00f8005c /* [RW][32] LED Port 2 Link And Speed Encoding Selection Register */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING 0x00f80060 /* [RW][32] LED Port 2 Link And Speed Encoding Register */
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL     0x00f800ac /* [RW][32] LED port Blink Rate Control Register */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL         0x00f800b0 /* [RW][32] LED Serial Control Register */
#define BCHP_SWITCH_REG_REFRESH_PERIOD_CNTRL     0x00f800b4 /* [RW][32] LED Refresh Period Control Register */
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL      0x00f800b8 /* [RW][32] Aggregate LED Control Register */
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL 0x00f800bc /* [RW][32] Aggregate LED Blink Rate Control Register */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL            0x00f800ec /* [RW][32] RGMII port 1 Control Register */
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS        0x00f800f0 /* [RW][32] RGMII port 1 InBand Status Register */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL 0x00f800f4 /* [RW][32] RGMII port 1 RX Clock Delay Control Register */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL            0x00f800f8 /* [RW][32] RGMII port 2 Control Register */
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS        0x00f800fc /* [RW][32] RGMII port 2 InBand Status Register */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL 0x00f80100 /* [RW][32] RGMII port 2 RX Clock Delay Control Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA 0x00f80184 /* [RW][32] RGMII port 1 ATE RX Control and Expected Data Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1 0x00f80188 /* [RW][32] RGMII port 1 ATE RX Expected Data 1 Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0  0x00f8018c /* [RO][32] RGMII port 1 ATE RX Status 0 Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1  0x00f80190 /* [RO][32] RGMII port 1 ATE RX Status 1 Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL     0x00f80194 /* [RW][32] RGMII port 1 ATE TX Control Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0    0x00f80198 /* [RW][32] RGMII port 1 ATE TX Data 0 Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1    0x00f8019c /* [RW][32] RGMII port 1 ATE TX Data 1 Register */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2    0x00f801a0 /* [RW][32] RGMII port 1 ATE TX Data 2 Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA 0x00f801a4 /* [RW][32] RGMII port 2 ATE RX Control and Expected Data Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1 0x00f801a8 /* [RW][32] RGMII port 2 ATE RX Expected Data 1 Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0  0x00f801ac /* [RO][32] RGMII port 2 ATE RX Status 0 Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1  0x00f801b0 /* [RO][32] RGMII port 2 ATE RX Status 1 Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL     0x00f801b4 /* [RW][32] RGMII port 2 ATE TX Control Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0    0x00f801b8 /* [RW][32] RGMII port 2 ATE TX Data 0 Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1    0x00f801bc /* [RW][32] RGMII port 2 ATE TX Data 1 Register */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2    0x00f801c0 /* [RW][32] RGMII port 2 ATE TX Data 2 Register */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0 0x00f802d8 /* [RW][32] RGMII Append 1 TX Delay Control 0 Register */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1 0x00f802dc /* [RW][32] RGMII Append 1 TX Delay Control 1 Register */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0 0x00f802e0 /* [RW][32] RGMII Append 1 RX Delay Control 0 Register */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1 0x00f802e4 /* [RW][32] RGMII Append 1 RX Delay Control 1 Register */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2 0x00f802e8 /* [RW][32] RGMII Append 1 RX Delay Control 2 Register */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0 0x00f802ec /* [RW][32] RGMII Append 2 TX Delay Control 0 Register */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1 0x00f802f0 /* [RW][32] RGMII Append 2 TX Delay Control 1 Register */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0 0x00f802f4 /* [RW][32] RGMII Append 2 RX Delay Control 0 Register */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1 0x00f802f8 /* [RW][32] RGMII Append 2 RX Delay Control 1 Register */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2 0x00f802fc /* [RW][32] RGMII Append 2 RX Delay Control 2 Register */
#define BCHP_SWITCH_REG_SPARE_CNTRL              0x00f803f0 /* [RW][32] Spare Control Register */

/***************************************************************************
 *SWITCH_CNTRL - Switch Control Register
 ***************************************************************************/
/* SWITCH_REG :: SWITCH_CNTRL :: reserved0 [31:19] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_reserved0_MASK                0xfff80000
#define BCHP_SWITCH_REG_SWITCH_CNTRL_reserved0_SHIFT               19

/* SWITCH_REG :: SWITCH_CNTRL :: P1588_SYNC_SEL [18:18] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P1588_SYNC_SEL_MASK           0x00040000
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P1588_SYNC_SEL_SHIFT          18
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P1588_SYNC_SEL_DEFAULT        0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: P1588_CLK_SEL [17:17] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P1588_CLK_SEL_MASK            0x00020000
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P1588_CLK_SEL_SHIFT           17
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P1588_CLK_SEL_DEFAULT         0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: P8_RDP_SEL [16:16] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P8_RDP_SEL_MASK               0x00010000
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P8_RDP_SEL_SHIFT              16
#define BCHP_SWITCH_REG_SWITCH_CNTRL_P8_RDP_SEL_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: p1588_sync_en [15:15] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p1588_sync_en_MASK            0x00008000
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p1588_sync_en_SHIFT           15
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p1588_sync_en_DEFAULT         0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: p4_hs_sel [14:14] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p4_hs_sel_MASK                0x00004000
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p4_hs_sel_SHIFT               14
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p4_hs_sel_DEFAULT             0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: sw_pseudo_phy_addr [13:09] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_sw_pseudo_phy_addr_MASK       0x00003e00
#define BCHP_SWITCH_REG_SWITCH_CNTRL_sw_pseudo_phy_addr_SHIFT      9
#define BCHP_SWITCH_REG_SWITCH_CNTRL_sw_pseudo_phy_addr_DEFAULT    0x0000001d

/* SWITCH_REG :: SWITCH_CNTRL :: sw_mdio_en [08:08] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_sw_mdio_en_MASK               0x00000100
#define BCHP_SWITCH_REG_SWITCH_CNTRL_sw_mdio_en_SHIFT              8
#define BCHP_SWITCH_REG_SWITCH_CNTRL_sw_mdio_en_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: p5_2_5g_en [07:07] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p5_2_5g_en_MASK               0x00000080
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p5_2_5g_en_SHIFT              7
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p5_2_5g_en_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: p7_2_5g_en [06:06] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p7_2_5g_en_MASK               0x00000040
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p7_2_5g_en_SHIFT              6
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p7_2_5g_en_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: p8_2_5g_en [05:05] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p8_2_5g_en_MASK               0x00000020
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p8_2_5g_en_SHIFT              5
#define BCHP_SWITCH_REG_SWITCH_CNTRL_p8_2_5g_en_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: moca_bp_en [04:04] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_moca_bp_en_MASK               0x00000010
#define BCHP_SWITCH_REG_SWITCH_CNTRL_moca_bp_en_SHIFT              4
#define BCHP_SWITCH_REG_SWITCH_CNTRL_moca_bp_en_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_CNTRL :: pda_mux_sel [03:03] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_pda_mux_sel_MASK              0x00000008
#define BCHP_SWITCH_REG_SWITCH_CNTRL_pda_mux_sel_SHIFT             3
#define BCHP_SWITCH_REG_SWITCH_CNTRL_pda_mux_sel_DEFAULT           0x00000001

/* SWITCH_REG :: SWITCH_CNTRL :: pda_chain_en [02:02] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_pda_chain_en_MASK             0x00000004
#define BCHP_SWITCH_REG_SWITCH_CNTRL_pda_chain_en_SHIFT            2
#define BCHP_SWITCH_REG_SWITCH_CNTRL_pda_chain_en_DEFAULT          0x00000001

/* SWITCH_REG :: SWITCH_CNTRL :: spi_dis [01:01] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_spi_dis_MASK                  0x00000002
#define BCHP_SWITCH_REG_SWITCH_CNTRL_spi_dis_SHIFT                 1
#define BCHP_SWITCH_REG_SWITCH_CNTRL_spi_dis_DEFAULT               0x00000001

/* SWITCH_REG :: SWITCH_CNTRL :: mdio_master_sel [00:00] */
#define BCHP_SWITCH_REG_SWITCH_CNTRL_mdio_master_sel_MASK          0x00000001
#define BCHP_SWITCH_REG_SWITCH_CNTRL_mdio_master_sel_SHIFT         0
#define BCHP_SWITCH_REG_SWITCH_CNTRL_mdio_master_sel_DEFAULT       0x00000000

/***************************************************************************
 *SWITCH_STATUS - Switch Status Register
 ***************************************************************************/
/* SWITCH_REG :: SWITCH_STATUS :: reserved0 [31:01] */
#define BCHP_SWITCH_REG_SWITCH_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SWITCH_REG_SWITCH_STATUS_reserved0_SHIFT              1

/* SWITCH_REG :: SWITCH_STATUS :: sw_init_done [00:00] */
#define BCHP_SWITCH_REG_SWITCH_STATUS_sw_init_done_MASK            0x00000001
#define BCHP_SWITCH_REG_SWITCH_STATUS_sw_init_done_SHIFT           0
#define BCHP_SWITCH_REG_SWITCH_STATUS_sw_init_done_DEFAULT         0x00000000

/***************************************************************************
 *DIR_DATA_WRITE_REG - Direct Data Write Register
 ***************************************************************************/
/* SWITCH_REG :: DIR_DATA_WRITE_REG :: write_data [31:00] */
#define BCHP_SWITCH_REG_DIR_DATA_WRITE_REG_write_data_MASK         0xffffffff
#define BCHP_SWITCH_REG_DIR_DATA_WRITE_REG_write_data_SHIFT        0
#define BCHP_SWITCH_REG_DIR_DATA_WRITE_REG_write_data_DEFAULT      0x00000000

/***************************************************************************
 *DIR_DATA_READ_REG - Direct Data Read Register
 ***************************************************************************/
/* SWITCH_REG :: DIR_DATA_READ_REG :: read_data [31:00] */
#define BCHP_SWITCH_REG_DIR_DATA_READ_REG_read_data_MASK           0xffffffff
#define BCHP_SWITCH_REG_DIR_DATA_READ_REG_read_data_SHIFT          0
#define BCHP_SWITCH_REG_DIR_DATA_READ_REG_read_data_DEFAULT        0x00000000

/***************************************************************************
 *SWITCH_REVISION - SWITCH Revision Control Register
 ***************************************************************************/
/* SWITCH_REG :: SWITCH_REVISION :: SF2_rev [31:16] */
#define BCHP_SWITCH_REG_SWITCH_REVISION_SF2_rev_MASK               0xffff0000
#define BCHP_SWITCH_REG_SWITCH_REVISION_SF2_rev_SHIFT              16
#define BCHP_SWITCH_REG_SWITCH_REVISION_SF2_rev_DEFAULT            0x00000000

/* SWITCH_REG :: SWITCH_REVISION :: switch_top_rev [15:00] */
#define BCHP_SWITCH_REG_SWITCH_REVISION_switch_top_rev_MASK        0x0000ffff
#define BCHP_SWITCH_REG_SWITCH_REVISION_switch_top_rev_SHIFT       0
#define BCHP_SWITCH_REG_SWITCH_REVISION_switch_top_rev_DEFAULT     0x00000000

/***************************************************************************
 *PHY_REVISION - PHY Revision Control Register
 ***************************************************************************/
/* SWITCH_REG :: PHY_REVISION :: quad_phy_rev [31:16] */
#define BCHP_SWITCH_REG_PHY_REVISION_quad_phy_rev_MASK             0xffff0000
#define BCHP_SWITCH_REG_PHY_REVISION_quad_phy_rev_SHIFT            16
#define BCHP_SWITCH_REG_PHY_REVISION_quad_phy_rev_DEFAULT          0x00000000

/* SWITCH_REG :: PHY_REVISION :: single_phy_rev [15:00] */
#define BCHP_SWITCH_REG_PHY_REVISION_single_phy_rev_MASK           0x0000ffff
#define BCHP_SWITCH_REG_PHY_REVISION_single_phy_rev_SHIFT          0
#define BCHP_SWITCH_REG_PHY_REVISION_single_phy_rev_DEFAULT        0x00000000

/***************************************************************************
 *PHY_TEST_CNTRL - PHY Test Control Register
 ***************************************************************************/
/* SWITCH_REG :: PHY_TEST_CNTRL :: reserved0 [31:01] */
#define BCHP_SWITCH_REG_PHY_TEST_CNTRL_reserved0_MASK              0xfffffffe
#define BCHP_SWITCH_REG_PHY_TEST_CNTRL_reserved0_SHIFT             1

/* SWITCH_REG :: PHY_TEST_CNTRL :: phy_test_en [00:00] */
#define BCHP_SWITCH_REG_PHY_TEST_CNTRL_phy_test_en_MASK            0x00000001
#define BCHP_SWITCH_REG_PHY_TEST_CNTRL_phy_test_en_SHIFT           0
#define BCHP_SWITCH_REG_PHY_TEST_CNTRL_phy_test_en_DEFAULT         0x00000000

/***************************************************************************
 *SPHY_CNTRL - Single GPHY Control Register
 ***************************************************************************/
/* SWITCH_REG :: SPHY_CNTRL :: reserved0 [31:17] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_reserved0_MASK                  0xfffe0000
#define BCHP_SWITCH_REG_SPHY_CNTRL_reserved0_SHIFT                 17

/* SWITCH_REG :: SPHY_CNTRL :: ref_clk_freq_sel [16:15] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_ref_clk_freq_sel_MASK           0x00018000
#define BCHP_SWITCH_REG_SPHY_CNTRL_ref_clk_freq_sel_SHIFT          15
#define BCHP_SWITCH_REG_SPHY_CNTRL_ref_clk_freq_sel_DEFAULT        0x00000001

/* SWITCH_REG :: SPHY_CNTRL :: ref_clk_sel [14:13] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_ref_clk_sel_MASK                0x00006000
#define BCHP_SWITCH_REG_SPHY_CNTRL_ref_clk_sel_SHIFT               13
#define BCHP_SWITCH_REG_SPHY_CNTRL_ref_clk_sel_DEFAULT             0x00000000

/* SWITCH_REG :: SPHY_CNTRL :: phy_phyad [12:08] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_phy_phyad_MASK                  0x00001f00
#define BCHP_SWITCH_REG_SPHY_CNTRL_phy_phyad_SHIFT                 8
#define BCHP_SWITCH_REG_SPHY_CNTRL_phy_phyad_DEFAULT               0x00000005

/* SWITCH_REG :: SPHY_CNTRL :: reserved1 [07:06] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_reserved1_MASK                  0x000000c0
#define BCHP_SWITCH_REG_SPHY_CNTRL_reserved1_SHIFT                 6

/* SWITCH_REG :: SPHY_CNTRL :: phy_reset [05:05] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_phy_reset_MASK                  0x00000020
#define BCHP_SWITCH_REG_SPHY_CNTRL_phy_reset_SHIFT                 5
#define BCHP_SWITCH_REG_SPHY_CNTRL_phy_reset_DEFAULT               0x00000000

/* SWITCH_REG :: SPHY_CNTRL :: ck25_dis [04:04] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_ck25_dis_MASK                   0x00000010
#define BCHP_SWITCH_REG_SPHY_CNTRL_ck25_dis_SHIFT                  4
#define BCHP_SWITCH_REG_SPHY_CNTRL_ck25_dis_DEFAULT                0x00000000

/* SWITCH_REG :: SPHY_CNTRL :: iddq_global_pwr [03:03] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_iddq_global_pwr_MASK            0x00000008
#define BCHP_SWITCH_REG_SPHY_CNTRL_iddq_global_pwr_SHIFT           3
#define BCHP_SWITCH_REG_SPHY_CNTRL_iddq_global_pwr_DEFAULT         0x00000001

/* SWITCH_REG :: SPHY_CNTRL :: force_dll_en [02:02] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_force_dll_en_MASK               0x00000004
#define BCHP_SWITCH_REG_SPHY_CNTRL_force_dll_en_SHIFT              2
#define BCHP_SWITCH_REG_SPHY_CNTRL_force_dll_en_DEFAULT            0x00000000

/* SWITCH_REG :: SPHY_CNTRL :: ext_pwr_down [01:01] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_ext_pwr_down_MASK               0x00000002
#define BCHP_SWITCH_REG_SPHY_CNTRL_ext_pwr_down_SHIFT              1
#define BCHP_SWITCH_REG_SPHY_CNTRL_ext_pwr_down_DEFAULT            0x00000001

/* SWITCH_REG :: SPHY_CNTRL :: iddq_bias [00:00] */
#define BCHP_SWITCH_REG_SPHY_CNTRL_iddq_bias_MASK                  0x00000001
#define BCHP_SWITCH_REG_SPHY_CNTRL_iddq_bias_SHIFT                 0
#define BCHP_SWITCH_REG_SPHY_CNTRL_iddq_bias_DEFAULT               0x00000001

/***************************************************************************
 *SPHY_STATUS - Single GPHY Status Register
 ***************************************************************************/
/* SWITCH_REG :: SPHY_STATUS :: reserved0 [31:05] */
#define BCHP_SWITCH_REG_SPHY_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_SWITCH_REG_SPHY_STATUS_reserved0_SHIFT                5

/* SWITCH_REG :: SPHY_STATUS :: mac_gphy_cfg_test_en [04:04] */
#define BCHP_SWITCH_REG_SPHY_STATUS_mac_gphy_cfg_test_en_MASK      0x00000010
#define BCHP_SWITCH_REG_SPHY_STATUS_mac_gphy_cfg_test_en_SHIFT     4
#define BCHP_SWITCH_REG_SPHY_STATUS_mac_gphy_cfg_test_en_DEFAULT   0x00000000

/* SWITCH_REG :: SPHY_STATUS :: lock_recovery_clk [03:03] */
#define BCHP_SWITCH_REG_SPHY_STATUS_lock_recovery_clk_MASK         0x00000008
#define BCHP_SWITCH_REG_SPHY_STATUS_lock_recovery_clk_SHIFT        3
#define BCHP_SWITCH_REG_SPHY_STATUS_lock_recovery_clk_DEFAULT      0x00000000

/* SWITCH_REG :: SPHY_STATUS :: pll_lock [02:02] */
#define BCHP_SWITCH_REG_SPHY_STATUS_pll_lock_MASK                  0x00000004
#define BCHP_SWITCH_REG_SPHY_STATUS_pll_lock_SHIFT                 2
#define BCHP_SWITCH_REG_SPHY_STATUS_pll_lock_DEFAULT               0x00000000

/* SWITCH_REG :: SPHY_STATUS :: energy_det_apd [01:01] */
#define BCHP_SWITCH_REG_SPHY_STATUS_energy_det_apd_MASK            0x00000002
#define BCHP_SWITCH_REG_SPHY_STATUS_energy_det_apd_SHIFT           1
#define BCHP_SWITCH_REG_SPHY_STATUS_energy_det_apd_DEFAULT         0x00000000

/* SWITCH_REG :: SPHY_STATUS :: energy_det_masked [00:00] */
#define BCHP_SWITCH_REG_SPHY_STATUS_energy_det_masked_MASK         0x00000001
#define BCHP_SWITCH_REG_SPHY_STATUS_energy_det_masked_SHIFT        0
#define BCHP_SWITCH_REG_SPHY_STATUS_energy_det_masked_DEFAULT      0x00000000

/***************************************************************************
 *SWITCH_PHY_INTR_CNTRL - Switch PHY Interrupt Control Register
 ***************************************************************************/
/* SWITCH_REG :: SWITCH_PHY_INTR_CNTRL :: reserved0 [31:08] */
#define BCHP_SWITCH_REG_SWITCH_PHY_INTR_CNTRL_reserved0_MASK       0xffffff00
#define BCHP_SWITCH_REG_SWITCH_PHY_INTR_CNTRL_reserved0_SHIFT      8

/* SWITCH_REG :: SWITCH_PHY_INTR_CNTRL :: phy_intr_pol_inv [07:00] */
#define BCHP_SWITCH_REG_SWITCH_PHY_INTR_CNTRL_phy_intr_pol_inv_MASK 0x000000ff
#define BCHP_SWITCH_REG_SWITCH_PHY_INTR_CNTRL_phy_intr_pol_inv_SHIFT 0
#define BCHP_SWITCH_REG_SWITCH_PHY_INTR_CNTRL_phy_intr_pol_inv_DEFAULT 0x00000000

/***************************************************************************
 *LED_0_CNTRL - LED Port 0 Control Register
 ***************************************************************************/
/* SWITCH_REG :: LED_0_CNTRL :: reserved0 [31:16] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_reserved0_MASK                 0xffff0000
#define BCHP_SWITCH_REG_LED_0_CNTRL_reserved0_SHIFT                16

/* SWITCH_REG :: LED_0_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_lnk_ovrd_en_MASK               0x00008000
#define BCHP_SWITCH_REG_LED_0_CNTRL_lnk_ovrd_en_SHIFT              15
#define BCHP_SWITCH_REG_LED_0_CNTRL_lnk_ovrd_en_DEFAULT            0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spd_ovrd_en_MASK               0x00004000
#define BCHP_SWITCH_REG_LED_0_CNTRL_spd_ovrd_en_SHIFT              14
#define BCHP_SWITCH_REG_LED_0_CNTRL_spd_ovrd_en_DEFAULT            0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_lnk_status_ovrd_MASK           0x00002000
#define BCHP_SWITCH_REG_LED_0_CNTRL_lnk_status_ovrd_SHIFT          13
#define BCHP_SWITCH_REG_LED_0_CNTRL_lnk_status_ovrd_DEFAULT        0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_led_spd_ovrd_MASK              0x00001c00
#define BCHP_SWITCH_REG_LED_0_CNTRL_led_spd_ovrd_SHIFT             10
#define BCHP_SWITCH_REG_LED_0_CNTRL_led_spd_ovrd_DEFAULT           0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_act_led_pol_sel_MASK           0x00000200
#define BCHP_SWITCH_REG_LED_0_CNTRL_act_led_pol_sel_SHIFT          9
#define BCHP_SWITCH_REG_LED_0_CNTRL_act_led_pol_sel_DEFAULT        0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led2_act_pol_sel_MASK   0x00000100
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led2_act_pol_sel_SHIFT  8
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led1_act_pol_sel_MASK   0x00000080
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led1_act_pol_sel_SHIFT  7
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led0_act_pol_sel_MASK   0x00000040
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led0_act_pol_sel_SHIFT  6
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_act_led_act_sel_MASK           0x00000020
#define BCHP_SWITCH_REG_LED_0_CNTRL_act_led_act_sel_SHIFT          5
#define BCHP_SWITCH_REG_LED_0_CNTRL_act_led_act_sel_DEFAULT        0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led2_act_sel_MASK       0x00000010
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led2_act_sel_SHIFT      4
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led2_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led1_act_sel_MASK       0x00000008
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led1_act_sel_SHIFT      3
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led1_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led0_act_sel_MASK       0x00000004
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led0_act_sel_SHIFT      2
#define BCHP_SWITCH_REG_LED_0_CNTRL_spdlnk_led0_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_0_CNTRL :: tx_act_en [01:01] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_tx_act_en_MASK                 0x00000002
#define BCHP_SWITCH_REG_LED_0_CNTRL_tx_act_en_SHIFT                1
#define BCHP_SWITCH_REG_LED_0_CNTRL_tx_act_en_DEFAULT              0x00000001

/* SWITCH_REG :: LED_0_CNTRL :: rx_act_en [00:00] */
#define BCHP_SWITCH_REG_LED_0_CNTRL_rx_act_en_MASK                 0x00000001
#define BCHP_SWITCH_REG_LED_0_CNTRL_rx_act_en_SHIFT                0
#define BCHP_SWITCH_REG_LED_0_CNTRL_rx_act_en_DEFAULT              0x00000001

/***************************************************************************
 *LED_0_LINK_AND_SPEED_ENCODING_SEL - LED Port 0 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_1 [20:18] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_MASK 0x001c0000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_SHIFT 18
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000001

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_0_LINK_AND_SPEED_ENCODING - LED Port 0 Link And Speed Encoding Register
 ***************************************************************************/
/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_1 [20:18] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_MASK 0x001c0000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_SHIFT 18
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_DEFAULT 0x00000007

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* SWITCH_REG :: LED_0_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_SWITCH_REG_LED_0_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_1_CNTRL - LED Port 1 Control Register
 ***************************************************************************/
/* SWITCH_REG :: LED_1_CNTRL :: reserved0 [31:16] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_reserved0_MASK                 0xffff0000
#define BCHP_SWITCH_REG_LED_1_CNTRL_reserved0_SHIFT                16

/* SWITCH_REG :: LED_1_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_lnk_ovrd_en_MASK               0x00008000
#define BCHP_SWITCH_REG_LED_1_CNTRL_lnk_ovrd_en_SHIFT              15
#define BCHP_SWITCH_REG_LED_1_CNTRL_lnk_ovrd_en_DEFAULT            0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spd_ovrd_en_MASK               0x00004000
#define BCHP_SWITCH_REG_LED_1_CNTRL_spd_ovrd_en_SHIFT              14
#define BCHP_SWITCH_REG_LED_1_CNTRL_spd_ovrd_en_DEFAULT            0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_lnk_status_ovrd_MASK           0x00002000
#define BCHP_SWITCH_REG_LED_1_CNTRL_lnk_status_ovrd_SHIFT          13
#define BCHP_SWITCH_REG_LED_1_CNTRL_lnk_status_ovrd_DEFAULT        0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_led_spd_ovrd_MASK              0x00001c00
#define BCHP_SWITCH_REG_LED_1_CNTRL_led_spd_ovrd_SHIFT             10
#define BCHP_SWITCH_REG_LED_1_CNTRL_led_spd_ovrd_DEFAULT           0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_act_led_pol_sel_MASK           0x00000200
#define BCHP_SWITCH_REG_LED_1_CNTRL_act_led_pol_sel_SHIFT          9
#define BCHP_SWITCH_REG_LED_1_CNTRL_act_led_pol_sel_DEFAULT        0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led2_act_pol_sel_MASK   0x00000100
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led2_act_pol_sel_SHIFT  8
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led1_act_pol_sel_MASK   0x00000080
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led1_act_pol_sel_SHIFT  7
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led0_act_pol_sel_MASK   0x00000040
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led0_act_pol_sel_SHIFT  6
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_act_led_act_sel_MASK           0x00000020
#define BCHP_SWITCH_REG_LED_1_CNTRL_act_led_act_sel_SHIFT          5
#define BCHP_SWITCH_REG_LED_1_CNTRL_act_led_act_sel_DEFAULT        0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led2_act_sel_MASK       0x00000010
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led2_act_sel_SHIFT      4
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led2_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led1_act_sel_MASK       0x00000008
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led1_act_sel_SHIFT      3
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led1_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led0_act_sel_MASK       0x00000004
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led0_act_sel_SHIFT      2
#define BCHP_SWITCH_REG_LED_1_CNTRL_spdlnk_led0_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_1_CNTRL :: tx_act_en [01:01] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_tx_act_en_MASK                 0x00000002
#define BCHP_SWITCH_REG_LED_1_CNTRL_tx_act_en_SHIFT                1
#define BCHP_SWITCH_REG_LED_1_CNTRL_tx_act_en_DEFAULT              0x00000001

/* SWITCH_REG :: LED_1_CNTRL :: rx_act_en [00:00] */
#define BCHP_SWITCH_REG_LED_1_CNTRL_rx_act_en_MASK                 0x00000001
#define BCHP_SWITCH_REG_LED_1_CNTRL_rx_act_en_SHIFT                0
#define BCHP_SWITCH_REG_LED_1_CNTRL_rx_act_en_DEFAULT              0x00000001

/***************************************************************************
 *LED_1_LINK_AND_SPEED_ENCODING_SEL - LED Port 1 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_1 [20:18] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_MASK 0x001c0000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_SHIFT 18
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000001

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_1_LINK_AND_SPEED_ENCODING - LED Port 1 Link And Speed Encoding Register
 ***************************************************************************/
/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_1 [20:18] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_MASK 0x001c0000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_SHIFT 18
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_DEFAULT 0x00000007

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* SWITCH_REG :: LED_1_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_SWITCH_REG_LED_1_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_2_CNTRL - LED Port 2 Control Register
 ***************************************************************************/
/* SWITCH_REG :: LED_2_CNTRL :: reserved0 [31:16] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_reserved0_MASK                 0xffff0000
#define BCHP_SWITCH_REG_LED_2_CNTRL_reserved0_SHIFT                16

/* SWITCH_REG :: LED_2_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_lnk_ovrd_en_MASK               0x00008000
#define BCHP_SWITCH_REG_LED_2_CNTRL_lnk_ovrd_en_SHIFT              15
#define BCHP_SWITCH_REG_LED_2_CNTRL_lnk_ovrd_en_DEFAULT            0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spd_ovrd_en_MASK               0x00004000
#define BCHP_SWITCH_REG_LED_2_CNTRL_spd_ovrd_en_SHIFT              14
#define BCHP_SWITCH_REG_LED_2_CNTRL_spd_ovrd_en_DEFAULT            0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_lnk_status_ovrd_MASK           0x00002000
#define BCHP_SWITCH_REG_LED_2_CNTRL_lnk_status_ovrd_SHIFT          13
#define BCHP_SWITCH_REG_LED_2_CNTRL_lnk_status_ovrd_DEFAULT        0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_led_spd_ovrd_MASK              0x00001c00
#define BCHP_SWITCH_REG_LED_2_CNTRL_led_spd_ovrd_SHIFT             10
#define BCHP_SWITCH_REG_LED_2_CNTRL_led_spd_ovrd_DEFAULT           0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_act_led_pol_sel_MASK           0x00000200
#define BCHP_SWITCH_REG_LED_2_CNTRL_act_led_pol_sel_SHIFT          9
#define BCHP_SWITCH_REG_LED_2_CNTRL_act_led_pol_sel_DEFAULT        0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led2_act_pol_sel_MASK   0x00000100
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led2_act_pol_sel_SHIFT  8
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led1_act_pol_sel_MASK   0x00000080
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led1_act_pol_sel_SHIFT  7
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led0_act_pol_sel_MASK   0x00000040
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led0_act_pol_sel_SHIFT  6
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_act_led_act_sel_MASK           0x00000020
#define BCHP_SWITCH_REG_LED_2_CNTRL_act_led_act_sel_SHIFT          5
#define BCHP_SWITCH_REG_LED_2_CNTRL_act_led_act_sel_DEFAULT        0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led2_act_sel_MASK       0x00000010
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led2_act_sel_SHIFT      4
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led2_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led1_act_sel_MASK       0x00000008
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led1_act_sel_SHIFT      3
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led1_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led0_act_sel_MASK       0x00000004
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led0_act_sel_SHIFT      2
#define BCHP_SWITCH_REG_LED_2_CNTRL_spdlnk_led0_act_sel_DEFAULT    0x00000000

/* SWITCH_REG :: LED_2_CNTRL :: tx_act_en [01:01] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_tx_act_en_MASK                 0x00000002
#define BCHP_SWITCH_REG_LED_2_CNTRL_tx_act_en_SHIFT                1
#define BCHP_SWITCH_REG_LED_2_CNTRL_tx_act_en_DEFAULT              0x00000001

/* SWITCH_REG :: LED_2_CNTRL :: rx_act_en [00:00] */
#define BCHP_SWITCH_REG_LED_2_CNTRL_rx_act_en_MASK                 0x00000001
#define BCHP_SWITCH_REG_LED_2_CNTRL_rx_act_en_SHIFT                0
#define BCHP_SWITCH_REG_LED_2_CNTRL_rx_act_en_DEFAULT              0x00000001

/***************************************************************************
 *LED_2_LINK_AND_SPEED_ENCODING_SEL - LED Port 2 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_1 [20:18] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_MASK 0x001c0000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_SHIFT 18
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_1_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000001

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_2_LINK_AND_SPEED_ENCODING - LED Port 2 Link And Speed Encoding Register
 ***************************************************************************/
/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_1 [20:18] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_MASK 0x001c0000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_SHIFT 18
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_1_DEFAULT 0x00000007

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* SWITCH_REG :: LED_2_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_SWITCH_REG_LED_2_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_BLINK_RATE_CNTRL - LED port Blink Rate Control Register
 ***************************************************************************/
/* SWITCH_REG :: LED_BLINK_RATE_CNTRL :: led_on_time [31:16] */
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL_led_on_time_MASK      0xffff0000
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL_led_on_time_SHIFT     16
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL_led_on_time_DEFAULT   0x00000320

/* SWITCH_REG :: LED_BLINK_RATE_CNTRL :: led_off_time [15:00] */
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL_led_off_time_MASK     0x0000ffff
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL_led_off_time_SHIFT    0
#define BCHP_SWITCH_REG_LED_BLINK_RATE_CNTRL_led_off_time_DEFAULT  0x00000320

/***************************************************************************
 *LED_SERIAL_CNTRL - LED Serial Control Register
 ***************************************************************************/
/* SWITCH_REG :: LED_SERIAL_CNTRL :: reserved0 [31:25] */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_reserved0_MASK            0xfe000000
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_reserved0_SHIFT           25

/* SWITCH_REG :: LED_SERIAL_CNTRL :: smode [24:23] */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_smode_MASK                0x01800000
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_smode_SHIFT               23
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_smode_DEFAULT             0x00000000

/* SWITCH_REG :: LED_SERIAL_CNTRL :: sled_clk_frequency [22:22] */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_sled_clk_frequency_MASK   0x00400000
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_sled_clk_frequency_SHIFT  22
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_sled_clk_frequency_DEFAULT 0x00000000

/* SWITCH_REG :: LED_SERIAL_CNTRL :: sled_clk_pol [21:21] */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_sled_clk_pol_MASK         0x00200000
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_sled_clk_pol_SHIFT        21
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_sled_clk_pol_DEFAULT      0x00000000

/* SWITCH_REG :: LED_SERIAL_CNTRL :: refresh_period [20:16] */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_refresh_period_MASK       0x001f0000
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_refresh_period_SHIFT      16
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_refresh_period_DEFAULT    0x00000004

/* SWITCH_REG :: LED_SERIAL_CNTRL :: port_en [15:00] */
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_port_en_MASK              0x0000ffff
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_port_en_SHIFT             0
#define BCHP_SWITCH_REG_LED_SERIAL_CNTRL_port_en_DEFAULT           0x00000000

/***************************************************************************
 *REFRESH_PERIOD_CNTRL - LED Refresh Period Control Register
 ***************************************************************************/
/* SWITCH_REG :: REFRESH_PERIOD_CNTRL :: reserved0 [31:24] */
#define BCHP_SWITCH_REG_REFRESH_PERIOD_CNTRL_reserved0_MASK        0xff000000
#define BCHP_SWITCH_REG_REFRESH_PERIOD_CNTRL_reserved0_SHIFT       24

/* SWITCH_REG :: REFRESH_PERIOD_CNTRL :: refresh_period_cnt [23:00] */
#define BCHP_SWITCH_REG_REFRESH_PERIOD_CNTRL_refresh_period_cnt_MASK 0x00ffffff
#define BCHP_SWITCH_REG_REFRESH_PERIOD_CNTRL_refresh_period_cnt_SHIFT 0
#define BCHP_SWITCH_REG_REFRESH_PERIOD_CNTRL_refresh_period_cnt_DEFAULT 0x0001e847

/***************************************************************************
 *AGGREGATE_LED_CNTRL - Aggregate LED Control Register
 ***************************************************************************/
/* SWITCH_REG :: AGGREGATE_LED_CNTRL :: reserved0 [31:19] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_reserved0_MASK         0xfff80000
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_reserved0_SHIFT        19

/* SWITCH_REG :: AGGREGATE_LED_CNTRL :: lnk_pol_sel [18:18] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_lnk_pol_sel_MASK       0x00040000
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_lnk_pol_sel_SHIFT      18
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_lnk_pol_sel_DEFAULT    0x00000000

/* SWITCH_REG :: AGGREGATE_LED_CNTRL :: act_pol_sel [17:17] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_act_pol_sel_MASK       0x00020000
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_act_pol_sel_SHIFT      17
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_act_pol_sel_DEFAULT    0x00000000

/* SWITCH_REG :: AGGREGATE_LED_CNTRL :: act_sel [16:16] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_act_sel_MASK           0x00010000
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_act_sel_SHIFT          16
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_act_sel_DEFAULT        0x00000000

/* SWITCH_REG :: AGGREGATE_LED_CNTRL :: port_en [15:00] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_port_en_MASK           0x0000ffff
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_port_en_SHIFT          0
#define BCHP_SWITCH_REG_AGGREGATE_LED_CNTRL_port_en_DEFAULT        0x00000000

/***************************************************************************
 *AGGREGATE_LED_BLINK_RATE_CNTRL - Aggregate LED Blink Rate Control Register
 ***************************************************************************/
/* SWITCH_REG :: AGGREGATE_LED_BLINK_RATE_CNTRL :: led_on_time [31:16] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL_led_on_time_MASK 0xffff0000
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL_led_on_time_SHIFT 16
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL_led_on_time_DEFAULT 0x00000320

/* SWITCH_REG :: AGGREGATE_LED_BLINK_RATE_CNTRL :: led_off_time [15:00] */
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL_led_off_time_MASK 0x0000ffff
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL_led_off_time_SHIFT 0
#define BCHP_SWITCH_REG_AGGREGATE_LED_BLINK_RATE_CNTRL_led_off_time_DEFAULT 0x00000320

/***************************************************************************
 *RGMII_1_CNTRL - RGMII port 1 Control Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_CNTRL :: reserved0 [31:16] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_reserved0_MASK               0xffff0000
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_reserved0_SHIFT              16

/* SWITCH_REG :: RGMII_1_CNTRL :: col_crs_mask [15:15] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_col_crs_mask_MASK            0x00008000
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_col_crs_mask_SHIFT           15
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_col_crs_mask_DEFAULT         0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: rx_err_mask [14:14] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rx_err_mask_MASK             0x00004000
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rx_err_mask_SHIFT            14
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rx_err_mask_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: lpi_count [13:09] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_lpi_count_MASK               0x00003e00
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_lpi_count_SHIFT              9
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_lpi_count_DEFAULT            0x0000000f

/* SWITCH_REG :: RGMII_1_CNTRL :: tx_clk_stop_en [08:08] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_tx_clk_stop_en_MASK          0x00000100
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_tx_clk_stop_en_SHIFT         8
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_tx_clk_stop_en_DEFAULT       0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: tx_pause_en [07:07] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_tx_pause_en_MASK             0x00000080
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_tx_pause_en_SHIFT            7
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_tx_pause_en_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: rx_pause_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rx_pause_en_MASK             0x00000040
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rx_pause_en_SHIFT            6
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rx_pause_en_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: rvmii_ref_sel [05:05] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rvmii_ref_sel_MASK           0x00000020
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rvmii_ref_sel_SHIFT          5
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rvmii_ref_sel_DEFAULT        0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: port_mode [04:02] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_port_mode_MASK               0x0000001c
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_port_mode_SHIFT              2
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_port_mode_DEFAULT            0x00000003

/* SWITCH_REG :: RGMII_1_CNTRL :: id_mode_dis [01:01] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_id_mode_dis_MASK             0x00000002
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_id_mode_dis_SHIFT            1
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_id_mode_dis_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_1_CNTRL :: rgmii_mode_en [00:00] */
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rgmii_mode_en_MASK           0x00000001
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rgmii_mode_en_SHIFT          0
#define BCHP_SWITCH_REG_RGMII_1_CNTRL_rgmii_mode_en_DEFAULT        0x00000000

/***************************************************************************
 *RGMII_1_IB_STATUS - RGMII port 1 InBand Status Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_IB_STATUS :: reserved0 [31:05] */
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_reserved0_MASK           0xffffffe0
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_reserved0_SHIFT          5

/* SWITCH_REG :: RGMII_1_IB_STATUS :: ib_status_ovrd [04:04] */
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_ib_status_ovrd_MASK      0x00000010
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_ib_status_ovrd_SHIFT     4
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_ib_status_ovrd_DEFAULT   0x00000000

/* SWITCH_REG :: RGMII_1_IB_STATUS :: link_decode [03:03] */
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_link_decode_MASK         0x00000008
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_link_decode_SHIFT        3
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_link_decode_DEFAULT      0x00000000

/* SWITCH_REG :: RGMII_1_IB_STATUS :: duplex_decode [02:02] */
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_duplex_decode_MASK       0x00000004
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_duplex_decode_SHIFT      2
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_duplex_decode_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_1_IB_STATUS :: speed_decode [01:00] */
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_speed_decode_MASK        0x00000003
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_speed_decode_SHIFT       0
#define BCHP_SWITCH_REG_RGMII_1_IB_STATUS_speed_decode_DEFAULT     0x00000000

/***************************************************************************
 *RGMII_1_RX_CLOCK_DELAY_CNTRL - RGMII port 1 RX Clock Delay Control Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: reserved0 [31:09] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_reserved0_MASK 0xfffffe00
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_reserved0_SHIFT 9

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: reset [08:08] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_reset_MASK    0x00000100
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_reset_SHIFT   8
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_reset_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: dly_override [07:07] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_dly_override_MASK 0x00000080
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_dly_override_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_dly_override_DEFAULT 0x00000001

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: dly_sel [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_dly_sel_MASK  0x00000040
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_dly_sel_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_dly_sel_DEFAULT 0x00000001

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: bypass [05:05] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_bypass_MASK   0x00000020
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_bypass_SHIFT  5
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_bypass_DEFAULT 0x00000001

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: iddq [04:04] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_iddq_MASK     0x00000010
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_iddq_SHIFT    4
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_iddq_DEFAULT  0x00000001

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: drng [03:02] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_drng_MASK     0x0000000c
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_drng_SHIFT    2
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_drng_DEFAULT  0x00000002

/* SWITCH_REG :: RGMII_1_RX_CLOCK_DELAY_CNTRL :: ctri [01:00] */
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_ctri_MASK     0x00000003
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_ctri_SHIFT    0
#define BCHP_SWITCH_REG_RGMII_1_RX_CLOCK_DELAY_CNTRL_ctri_DEFAULT  0x00000000

/***************************************************************************
 *RGMII_2_CNTRL - RGMII port 2 Control Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_CNTRL :: reserved0 [31:16] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_reserved0_MASK               0xffff0000
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_reserved0_SHIFT              16

/* SWITCH_REG :: RGMII_2_CNTRL :: col_crs_mask [15:15] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_col_crs_mask_MASK            0x00008000
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_col_crs_mask_SHIFT           15
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_col_crs_mask_DEFAULT         0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: rx_err_mask [14:14] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rx_err_mask_MASK             0x00004000
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rx_err_mask_SHIFT            14
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rx_err_mask_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: lpi_count [13:09] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_lpi_count_MASK               0x00003e00
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_lpi_count_SHIFT              9
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_lpi_count_DEFAULT            0x0000000f

/* SWITCH_REG :: RGMII_2_CNTRL :: tx_clk_stop_en [08:08] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_tx_clk_stop_en_MASK          0x00000100
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_tx_clk_stop_en_SHIFT         8
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_tx_clk_stop_en_DEFAULT       0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: tx_pause_en [07:07] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_tx_pause_en_MASK             0x00000080
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_tx_pause_en_SHIFT            7
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_tx_pause_en_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: rx_pause_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rx_pause_en_MASK             0x00000040
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rx_pause_en_SHIFT            6
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rx_pause_en_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: rvmii_ref_sel [05:05] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rvmii_ref_sel_MASK           0x00000020
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rvmii_ref_sel_SHIFT          5
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rvmii_ref_sel_DEFAULT        0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: port_mode [04:02] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_port_mode_MASK               0x0000001c
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_port_mode_SHIFT              2
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_port_mode_DEFAULT            0x00000003

/* SWITCH_REG :: RGMII_2_CNTRL :: id_mode_dis [01:01] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_id_mode_dis_MASK             0x00000002
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_id_mode_dis_SHIFT            1
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_id_mode_dis_DEFAULT          0x00000000

/* SWITCH_REG :: RGMII_2_CNTRL :: rgmii_mode_en [00:00] */
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rgmii_mode_en_MASK           0x00000001
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rgmii_mode_en_SHIFT          0
#define BCHP_SWITCH_REG_RGMII_2_CNTRL_rgmii_mode_en_DEFAULT        0x00000000

/***************************************************************************
 *RGMII_2_IB_STATUS - RGMII port 2 InBand Status Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_IB_STATUS :: reserved0 [31:05] */
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_reserved0_MASK           0xffffffe0
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_reserved0_SHIFT          5

/* SWITCH_REG :: RGMII_2_IB_STATUS :: ib_status_ovrd [04:04] */
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_ib_status_ovrd_MASK      0x00000010
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_ib_status_ovrd_SHIFT     4
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_ib_status_ovrd_DEFAULT   0x00000000

/* SWITCH_REG :: RGMII_2_IB_STATUS :: link_decode [03:03] */
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_link_decode_MASK         0x00000008
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_link_decode_SHIFT        3
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_link_decode_DEFAULT      0x00000000

/* SWITCH_REG :: RGMII_2_IB_STATUS :: duplex_decode [02:02] */
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_duplex_decode_MASK       0x00000004
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_duplex_decode_SHIFT      2
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_duplex_decode_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_2_IB_STATUS :: speed_decode [01:00] */
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_speed_decode_MASK        0x00000003
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_speed_decode_SHIFT       0
#define BCHP_SWITCH_REG_RGMII_2_IB_STATUS_speed_decode_DEFAULT     0x00000000

/***************************************************************************
 *RGMII_2_RX_CLOCK_DELAY_CNTRL - RGMII port 2 RX Clock Delay Control Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: reserved0 [31:09] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_reserved0_MASK 0xfffffe00
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_reserved0_SHIFT 9

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: reset [08:08] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_reset_MASK    0x00000100
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_reset_SHIFT   8
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_reset_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: dly_override [07:07] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_dly_override_MASK 0x00000080
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_dly_override_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_dly_override_DEFAULT 0x00000001

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: dly_sel [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_dly_sel_MASK  0x00000040
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_dly_sel_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_dly_sel_DEFAULT 0x00000001

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: bypass [05:05] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_bypass_MASK   0x00000020
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_bypass_SHIFT  5
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_bypass_DEFAULT 0x00000001

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: iddq [04:04] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_iddq_MASK     0x00000010
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_iddq_SHIFT    4
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_iddq_DEFAULT  0x00000001

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: drng [03:02] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_drng_MASK     0x0000000c
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_drng_SHIFT    2
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_drng_DEFAULT  0x00000002

/* SWITCH_REG :: RGMII_2_RX_CLOCK_DELAY_CNTRL :: ctri [01:00] */
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_ctri_MASK     0x00000003
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_ctri_SHIFT    0
#define BCHP_SWITCH_REG_RGMII_2_RX_CLOCK_DELAY_CNTRL_ctri_DEFAULT  0x00000000

/***************************************************************************
 *RGMII_1_ATE_RX_CNTRL_EXP_DATA - RGMII port 1 ATE RX Control and Expected Data Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_RX_CNTRL_EXP_DATA :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_reserved0_MASK 0xf0000000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_reserved0_SHIFT 28

/* SWITCH_REG :: RGMII_1_ATE_RX_CNTRL_EXP_DATA :: ate_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_ate_en_MASK  0x08000000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_ate_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_ate_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_CNTRL_EXP_DATA :: pkt_count_rst [26:26] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_pkt_count_rst_MASK 0x04000000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_pkt_count_rst_SHIFT 26
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_pkt_count_rst_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_CNTRL_EXP_DATA :: good_count [25:18] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_good_count_MASK 0x03fc0000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_good_count_SHIFT 18
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_good_count_DEFAULT 0x00000004

/* SWITCH_REG :: RGMII_1_ATE_RX_CNTRL_EXP_DATA :: expected_data_1 [17:09] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_expected_data_1_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_expected_data_1_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_expected_data_1_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_CNTRL_EXP_DATA :: expected_data_0 [08:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_expected_data_0_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_expected_data_0_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_CNTRL_EXP_DATA_expected_data_0_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_ATE_RX_EXP_DATA_1 - RGMII port 1 ATE RX Expected Data 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_RX_EXP_DATA_1 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_reserved0_MASK   0xfffc0000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_reserved0_SHIFT  18

/* SWITCH_REG :: RGMII_1_ATE_RX_EXP_DATA_1 :: expected_data_3 [17:09] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_expected_data_3_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_expected_data_3_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_expected_data_3_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_EXP_DATA_1 :: expected_data_2 [08:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_expected_data_2_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_expected_data_2_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_EXP_DATA_1_expected_data_2_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_ATE_RX_STATUS_0 - RGMII port 1 ATE RX Status 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_0 :: reserved0 [31:19] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_reserved0_MASK     0xfff80000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_reserved0_SHIFT    19

/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_0 :: rx_ok [18:18] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_rx_ok_MASK         0x00040000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_rx_ok_SHIFT        18
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_rx_ok_DEFAULT      0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_0 :: received_data_1 [17:09] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_received_data_1_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_received_data_1_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_received_data_1_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_0 :: received_data_0 [08:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_received_data_0_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_received_data_0_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_0_received_data_0_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_ATE_RX_STATUS_1 - RGMII port 1 ATE RX Status 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_1 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_reserved0_MASK     0xfffc0000
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_reserved0_SHIFT    18

/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_1 :: received_data_3 [17:09] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_received_data_3_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_received_data_3_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_received_data_3_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_ATE_RX_STATUS_1 :: received_data_2 [08:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_received_data_2_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_received_data_2_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_ATE_RX_STATUS_1_received_data_2_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_ATE_TX_CNTRL - RGMII port 1 ATE TX Control Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_reserved0_MASK        0xf0000000
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_reserved0_SHIFT       28

/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: pkt_ipg [27:22] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_ipg_MASK          0x0fc00000
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_ipg_SHIFT         22
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_ipg_DEFAULT       0x0000000c

/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: payload_length [21:11] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_payload_length_MASK   0x003ff800
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_payload_length_SHIFT  11
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_payload_length_DEFAULT 0x0000002e

/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: pkt_cnt [10:03] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_cnt_MASK          0x000007f8
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_cnt_SHIFT         3
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_cnt_DEFAULT       0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: pkt_gen_en [02:02] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_gen_en_MASK       0x00000004
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_gen_en_SHIFT      2
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_pkt_gen_en_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: start_stop [01:01] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_start_stop_MASK       0x00000002
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_start_stop_SHIFT      1
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_start_stop_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_CNTRL :: start_stop_ovrd [00:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_start_stop_ovrd_MASK  0x00000001
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_start_stop_ovrd_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_CNTRL_start_stop_ovrd_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_ATE_TX_DATA_0 - RGMII port 1 ATE TX Data 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_0 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_reserved0_MASK       0xfffc0000
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_reserved0_SHIFT      18

/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_0 :: tx_data_1 [17:09] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_tx_data_1_MASK       0x0003fe00
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_tx_data_1_SHIFT      9
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_tx_data_1_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_0 :: tx_data_0 [08:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_tx_data_0_MASK       0x000001ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_tx_data_0_SHIFT      0
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_0_tx_data_0_DEFAULT    0x00000000

/***************************************************************************
 *RGMII_1_ATE_TX_DATA_1 - RGMII port 1 ATE TX Data 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_1 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_reserved0_MASK       0xfffc0000
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_reserved0_SHIFT      18

/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_1 :: tx_data_3 [17:09] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_tx_data_3_MASK       0x0003fe00
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_tx_data_3_SHIFT      9
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_tx_data_3_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_1 :: tx_data_2 [08:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_tx_data_2_MASK       0x000001ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_tx_data_2_SHIFT      0
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_1_tx_data_2_DEFAULT    0x00000000

/***************************************************************************
 *RGMII_1_ATE_TX_DATA_2 - RGMII port 1 ATE TX Data 2 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_2 :: ether_type [31:16] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_ether_type_MASK      0xffff0000
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_ether_type_SHIFT     16
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_ether_type_DEFAULT   0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_2 :: tx_data_5 [15:08] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_tx_data_5_MASK       0x0000ff00
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_tx_data_5_SHIFT      8
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_tx_data_5_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_1_ATE_TX_DATA_2 :: tx_data_4 [07:00] */
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_tx_data_4_MASK       0x000000ff
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_tx_data_4_SHIFT      0
#define BCHP_SWITCH_REG_RGMII_1_ATE_TX_DATA_2_tx_data_4_DEFAULT    0x00000000

/***************************************************************************
 *RGMII_2_ATE_RX_CNTRL_EXP_DATA - RGMII port 2 ATE RX Control and Expected Data Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_RX_CNTRL_EXP_DATA :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_reserved0_MASK 0xf0000000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_reserved0_SHIFT 28

/* SWITCH_REG :: RGMII_2_ATE_RX_CNTRL_EXP_DATA :: ate_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_ate_en_MASK  0x08000000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_ate_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_ate_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_CNTRL_EXP_DATA :: pkt_count_rst [26:26] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_pkt_count_rst_MASK 0x04000000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_pkt_count_rst_SHIFT 26
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_pkt_count_rst_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_CNTRL_EXP_DATA :: good_count [25:18] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_good_count_MASK 0x03fc0000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_good_count_SHIFT 18
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_good_count_DEFAULT 0x00000004

/* SWITCH_REG :: RGMII_2_ATE_RX_CNTRL_EXP_DATA :: expected_data_1 [17:09] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_expected_data_1_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_expected_data_1_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_expected_data_1_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_CNTRL_EXP_DATA :: expected_data_0 [08:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_expected_data_0_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_expected_data_0_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_CNTRL_EXP_DATA_expected_data_0_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_ATE_RX_EXP_DATA_1 - RGMII port 2 ATE RX Expected Data 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_RX_EXP_DATA_1 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_reserved0_MASK   0xfffc0000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_reserved0_SHIFT  18

/* SWITCH_REG :: RGMII_2_ATE_RX_EXP_DATA_1 :: expected_data_3 [17:09] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_expected_data_3_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_expected_data_3_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_expected_data_3_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_EXP_DATA_1 :: expected_data_2 [08:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_expected_data_2_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_expected_data_2_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_EXP_DATA_1_expected_data_2_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_ATE_RX_STATUS_0 - RGMII port 2 ATE RX Status 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_0 :: reserved0 [31:19] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_reserved0_MASK     0xfff80000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_reserved0_SHIFT    19

/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_0 :: rx_ok [18:18] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_rx_ok_MASK         0x00040000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_rx_ok_SHIFT        18
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_rx_ok_DEFAULT      0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_0 :: received_data_1 [17:09] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_received_data_1_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_received_data_1_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_received_data_1_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_0 :: received_data_0 [08:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_received_data_0_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_received_data_0_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_0_received_data_0_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_ATE_RX_STATUS_1 - RGMII port 2 ATE RX Status 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_1 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_reserved0_MASK     0xfffc0000
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_reserved0_SHIFT    18

/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_1 :: received_data_3 [17:09] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_received_data_3_MASK 0x0003fe00
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_received_data_3_SHIFT 9
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_received_data_3_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_ATE_RX_STATUS_1 :: received_data_2 [08:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_received_data_2_MASK 0x000001ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_received_data_2_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_ATE_RX_STATUS_1_received_data_2_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_ATE_TX_CNTRL - RGMII port 2 ATE TX Control Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_reserved0_MASK        0xf0000000
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_reserved0_SHIFT       28

/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: pkt_ipg [27:22] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_ipg_MASK          0x0fc00000
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_ipg_SHIFT         22
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_ipg_DEFAULT       0x0000000c

/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: payload_length [21:11] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_payload_length_MASK   0x003ff800
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_payload_length_SHIFT  11
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_payload_length_DEFAULT 0x0000002e

/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: pkt_cnt [10:03] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_cnt_MASK          0x000007f8
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_cnt_SHIFT         3
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_cnt_DEFAULT       0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: pkt_gen_en [02:02] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_gen_en_MASK       0x00000004
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_gen_en_SHIFT      2
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_pkt_gen_en_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: start_stop [01:01] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_start_stop_MASK       0x00000002
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_start_stop_SHIFT      1
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_start_stop_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_CNTRL :: start_stop_ovrd [00:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_start_stop_ovrd_MASK  0x00000001
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_start_stop_ovrd_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_CNTRL_start_stop_ovrd_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_ATE_TX_DATA_0 - RGMII port 2 ATE TX Data 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_0 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_reserved0_MASK       0xfffc0000
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_reserved0_SHIFT      18

/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_0 :: tx_data_1 [17:09] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_tx_data_1_MASK       0x0003fe00
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_tx_data_1_SHIFT      9
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_tx_data_1_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_0 :: tx_data_0 [08:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_tx_data_0_MASK       0x000001ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_tx_data_0_SHIFT      0
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_0_tx_data_0_DEFAULT    0x00000000

/***************************************************************************
 *RGMII_2_ATE_TX_DATA_1 - RGMII port 2 ATE TX Data 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_1 :: reserved0 [31:18] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_reserved0_MASK       0xfffc0000
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_reserved0_SHIFT      18

/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_1 :: tx_data_3 [17:09] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_tx_data_3_MASK       0x0003fe00
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_tx_data_3_SHIFT      9
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_tx_data_3_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_1 :: tx_data_2 [08:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_tx_data_2_MASK       0x000001ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_tx_data_2_SHIFT      0
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_1_tx_data_2_DEFAULT    0x00000000

/***************************************************************************
 *RGMII_2_ATE_TX_DATA_2 - RGMII port 2 ATE TX Data 2 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_2 :: ether_type [31:16] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_ether_type_MASK      0xffff0000
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_ether_type_SHIFT     16
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_ether_type_DEFAULT   0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_2 :: tx_data_5 [15:08] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_tx_data_5_MASK       0x0000ff00
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_tx_data_5_SHIFT      8
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_tx_data_5_DEFAULT    0x00000000

/* SWITCH_REG :: RGMII_2_ATE_TX_DATA_2 :: tx_data_4 [07:00] */
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_tx_data_4_MASK       0x000000ff
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_tx_data_4_SHIFT      0
#define BCHP_SWITCH_REG_RGMII_2_ATE_TX_DATA_2_tx_data_4_DEFAULT    0x00000000

/***************************************************************************
 *RGMII_1_TX_DELAY_CNTRL_0 - RGMII Append 1 TX Delay Control 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_reserved0_MASK    0xf0000000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_reserved0_SHIFT   28

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd3_del_ovrd_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd3_del_ovrd_en_MASK 0x08000000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd3_del_ovrd_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd3_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd3_del_sel [26:21] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd3_del_sel_MASK 0x07e00000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd3_del_sel_SHIFT 21
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd3_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd2_del_ovrd_en [20:20] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd2_del_ovrd_en_MASK 0x00100000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd2_del_ovrd_en_SHIFT 20
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd2_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd2_del_sel [19:14] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd2_del_sel_MASK 0x000fc000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd2_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd2_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd1_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd1_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd1_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd1_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd1_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd1_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd1_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd1_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd0_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd0_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd0_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd0_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_0 :: txd0_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd0_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd0_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_0_txd0_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_TX_DELAY_CNTRL_1 - RGMII Append 1 TX Delay Control 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: reserved0 [31:17] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_reserved0_MASK    0xfffe0000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_reserved0_SHIFT   17

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: txclk_id_del_ovrd_en [16:16] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_id_del_ovrd_en_MASK 0x00010000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_id_del_ovrd_en_SHIFT 16
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_id_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: txclk_id_del_sel [15:12] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_id_del_sel_MASK 0x0000f000
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_id_del_sel_SHIFT 12
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_id_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: txclk_del_ovrd_en [11:11] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_del_ovrd_en_MASK 0x00000800
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_del_ovrd_en_SHIFT 11
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: txclk_del_sel [10:07] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_del_sel_MASK 0x00000780
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txclk_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: txctl_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txctl_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txctl_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txctl_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_TX_DELAY_CNTRL_1 :: txctl_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txctl_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txctl_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_TX_DELAY_CNTRL_1_txctl_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_RX_DELAY_CNTRL_0 - RGMII Append 1 RX Delay Control 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_reserved0_MASK    0xf0000000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_reserved0_SHIFT   28

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd3_del_ovrd_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd3_del_ovrd_en_MASK 0x08000000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd3_del_ovrd_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd3_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd3_del_sel [26:21] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd3_del_sel_MASK 0x07e00000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd3_del_sel_SHIFT 21
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd3_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd2_del_ovrd_en [20:20] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd2_del_ovrd_en_MASK 0x00100000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd2_del_ovrd_en_SHIFT 20
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd2_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd2_del_sel [19:14] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd2_del_sel_MASK 0x000fc000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd2_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd2_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd1_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd1_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd1_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd1_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd1_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd1_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd1_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd1_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd0_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd0_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd0_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd0_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_0 :: rxd0_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd0_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd0_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_0_rxd0_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_RX_DELAY_CNTRL_1 - RGMII Append 1 RX Delay Control 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_reserved0_MASK    0xf0000000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_reserved0_SHIFT   28

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd7_del_ovrd_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd7_del_ovrd_en_MASK 0x08000000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd7_del_ovrd_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd7_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd7_del_sel [26:21] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd7_del_sel_MASK 0x07e00000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd7_del_sel_SHIFT 21
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd7_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd6_del_ovrd_en [20:20] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd6_del_ovrd_en_MASK 0x00100000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd6_del_ovrd_en_SHIFT 20
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd6_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd6_del_sel [19:14] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd6_del_sel_MASK 0x000fc000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd6_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd6_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd5_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd5_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd5_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd5_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd5_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd5_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd5_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd5_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd4_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd4_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd4_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd4_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_1 :: rxd4_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd4_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd4_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_1_rxd4_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_1_RX_DELAY_CNTRL_2 - RGMII Append 1 RX Delay Control 2 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: reserved0 [31:19] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_reserved0_MASK    0xfff80000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_reserved0_SHIFT   19

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: rxclk_del_ovrd_en [18:18] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxclk_del_ovrd_en_MASK 0x00040000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxclk_del_ovrd_en_SHIFT 18
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxclk_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: rxclk_del_sel [17:14] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxclk_del_sel_MASK 0x0003c000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxclk_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxclk_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: rxctl_neg_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_neg_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_neg_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_neg_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: rxctl_neg_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_neg_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_neg_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_neg_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: rxctl_pos_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_pos_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_pos_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_pos_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_1_RX_DELAY_CNTRL_2 :: rxctl_pos_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_pos_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_pos_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_1_RX_DELAY_CNTRL_2_rxctl_pos_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_TX_DELAY_CNTRL_0 - RGMII Append 2 TX Delay Control 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_reserved0_MASK    0xf0000000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_reserved0_SHIFT   28

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd3_del_ovrd_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd3_del_ovrd_en_MASK 0x08000000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd3_del_ovrd_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd3_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd3_del_sel [26:21] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd3_del_sel_MASK 0x07e00000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd3_del_sel_SHIFT 21
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd3_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd2_del_ovrd_en [20:20] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd2_del_ovrd_en_MASK 0x00100000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd2_del_ovrd_en_SHIFT 20
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd2_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd2_del_sel [19:14] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd2_del_sel_MASK 0x000fc000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd2_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd2_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd1_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd1_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd1_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd1_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd1_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd1_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd1_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd1_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd0_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd0_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd0_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd0_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_0 :: txd0_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd0_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd0_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_0_txd0_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_TX_DELAY_CNTRL_1 - RGMII Append 2 TX Delay Control 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: reserved0 [31:17] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_reserved0_MASK    0xfffe0000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_reserved0_SHIFT   17

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: txclk_id_del_ovrd_en [16:16] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_id_del_ovrd_en_MASK 0x00010000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_id_del_ovrd_en_SHIFT 16
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_id_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: txclk_id_del_sel [15:12] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_id_del_sel_MASK 0x0000f000
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_id_del_sel_SHIFT 12
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_id_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: txclk_del_ovrd_en [11:11] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_del_ovrd_en_MASK 0x00000800
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_del_ovrd_en_SHIFT 11
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: txclk_del_sel [10:07] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_del_sel_MASK 0x00000780
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txclk_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: txctl_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txctl_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txctl_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txctl_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_TX_DELAY_CNTRL_1 :: txctl_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txctl_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txctl_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_TX_DELAY_CNTRL_1_txctl_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_RX_DELAY_CNTRL_0 - RGMII Append 2 RX Delay Control 0 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_reserved0_MASK    0xf0000000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_reserved0_SHIFT   28

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd3_del_ovrd_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd3_del_ovrd_en_MASK 0x08000000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd3_del_ovrd_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd3_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd3_del_sel [26:21] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd3_del_sel_MASK 0x07e00000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd3_del_sel_SHIFT 21
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd3_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd2_del_ovrd_en [20:20] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd2_del_ovrd_en_MASK 0x00100000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd2_del_ovrd_en_SHIFT 20
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd2_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd2_del_sel [19:14] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd2_del_sel_MASK 0x000fc000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd2_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd2_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd1_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd1_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd1_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd1_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd1_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd1_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd1_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd1_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd0_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd0_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd0_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd0_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_0 :: rxd0_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd0_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd0_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_0_rxd0_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_RX_DELAY_CNTRL_1 - RGMII Append 2 RX Delay Control 1 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: reserved0 [31:28] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_reserved0_MASK    0xf0000000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_reserved0_SHIFT   28

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd7_del_ovrd_en [27:27] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd7_del_ovrd_en_MASK 0x08000000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd7_del_ovrd_en_SHIFT 27
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd7_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd7_del_sel [26:21] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd7_del_sel_MASK 0x07e00000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd7_del_sel_SHIFT 21
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd7_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd6_del_ovrd_en [20:20] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd6_del_ovrd_en_MASK 0x00100000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd6_del_ovrd_en_SHIFT 20
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd6_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd6_del_sel [19:14] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd6_del_sel_MASK 0x000fc000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd6_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd6_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd5_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd5_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd5_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd5_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd5_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd5_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd5_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd5_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd4_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd4_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd4_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd4_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_1 :: rxd4_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd4_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd4_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_1_rxd4_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *RGMII_2_RX_DELAY_CNTRL_2 - RGMII Append 2 RX Delay Control 2 Register
 ***************************************************************************/
/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: reserved0 [31:19] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_reserved0_MASK    0xfff80000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_reserved0_SHIFT   19

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: rxclk_del_ovrd_en [18:18] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxclk_del_ovrd_en_MASK 0x00040000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxclk_del_ovrd_en_SHIFT 18
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxclk_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: rxclk_del_sel [17:14] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxclk_del_sel_MASK 0x0003c000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxclk_del_sel_SHIFT 14
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxclk_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: rxctl_neg_del_ovrd_en [13:13] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_neg_del_ovrd_en_MASK 0x00002000
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_neg_del_ovrd_en_SHIFT 13
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_neg_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: rxctl_neg_del_sel [12:07] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_neg_del_sel_MASK 0x00001f80
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_neg_del_sel_SHIFT 7
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_neg_del_sel_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: rxctl_pos_del_ovrd_en [06:06] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_pos_del_ovrd_en_MASK 0x00000040
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_pos_del_ovrd_en_SHIFT 6
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_pos_del_ovrd_en_DEFAULT 0x00000000

/* SWITCH_REG :: RGMII_2_RX_DELAY_CNTRL_2 :: rxctl_pos_del_sel [05:00] */
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_pos_del_sel_MASK 0x0000003f
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_pos_del_sel_SHIFT 0
#define BCHP_SWITCH_REG_RGMII_2_RX_DELAY_CNTRL_2_rxctl_pos_del_sel_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_CNTRL - Spare Control Register
 ***************************************************************************/
/* SWITCH_REG :: SPARE_CNTRL :: spare_reg [31:00] */
#define BCHP_SWITCH_REG_SPARE_CNTRL_spare_reg_MASK                 0xffffffff
#define BCHP_SWITCH_REG_SPARE_CNTRL_spare_reg_SHIFT                0
#define BCHP_SWITCH_REG_SPARE_CNTRL_spare_reg_DEFAULT              0x00000000

#endif /* #ifndef BCHP_SWITCH_REG_H__ */

/* End of File */
