Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: VMP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VMP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VMP"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : VMP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\New folder\vendingmachineproject\VMP.v" into library work
Parsing module <VMP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VMP>.
Reading initialization file \"boxinfo.txt\".
WARNING:HDLCompiler:634 - "C:\Xilinx\New folder\vendingmachineproject\VMP.v" Line 28: Net <goods[3][7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VMP>.
    Related source file is "C:\Xilinx\New folder\vendingmachineproject\VMP.v".
WARNING:Xst:2935 - Signal 'goods<3><7:6>', unconnected in block 'VMP', is tied to its initial value (11).
WARNING:Xst:2935 - Signal 'goods<3><2:0>', unconnected in block 'VMP', is tied to its initial value (001).
WARNING:Xst:2935 - Signal 'goods<2><7:6>', unconnected in block 'VMP', is tied to its initial value (10).
WARNING:Xst:2935 - Signal 'goods<2><2:0>', unconnected in block 'VMP', is tied to its initial value (111).
WARNING:Xst:2935 - Signal 'goods<1><7:6>', unconnected in block 'VMP', is tied to its initial value (01).
WARNING:Xst:2935 - Signal 'goods<1><2:0>', unconnected in block 'VMP', is tied to its initial value (100).
WARNING:Xst:2935 - Signal 'goods<0><7:6>', unconnected in block 'VMP', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'goods<0><2:0>', unconnected in block 'VMP', is tied to its initial value (010).
    Found 4-bit subtractor for signal <clientcoin[3]_clientcoin[6]_sub_6_OUT> created at line 47.
    Found 3-bit subtractor for signal <goods[0][5]_clientcoin[6]_sub_7_OUT> created at line 48.
    Found 3-bit subtractor for signal <goods[1][5]_clientcoin[6]_sub_17_OUT> created at line 77.
    Found 4-bit subtractor for signal <clientcoin[3]_clientcoin[6]_sub_26_OUT> created at line 104.
    Found 3-bit subtractor for signal <goods[2][5]_clientcoin[6]_sub_27_OUT> created at line 105.
    Found 4-bit subtractor for signal <clientcoin[3]_clientcoin[6]_sub_36_OUT> created at line 133.
    Found 3-bit subtractor for signal <goods[3][5]_clientcoin[6]_sub_37_OUT> created at line 134.
    Found 3x3-bit multiplier for signal <n0087> created at line 44.
    Found 3x3-bit multiplier for signal <n0092> created at line 73.
    Found 3x3-bit multiplier for signal <n0096> created at line 101.
    Found 3x3-bit multiplier for signal <n0101> created at line 130.
    Found 1-bit 4-to-1 multiplexer for signal <conclusion_GND_1_o_MUX_68_o> created at line 124.
    Found 4-bit 4-to-1 multiplexer for signal <remcach> created at line 21.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goods<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator lessequal for signal <n0001> created at line 41
    Found 4-bit comparator lessequal for signal <n0004> created at line 44
    Found 3-bit comparator lessequal for signal <n0012> created at line 70
    Found 4-bit comparator lessequal for signal <n0015> created at line 73
    Found 9-bit comparator lessequal for signal <n0022> created at line 98
    Found 4-bit comparator lessequal for signal <n0025> created at line 101
    Found 3-bit comparator lessequal for signal <n0033> created at line 127
    Found 4-bit comparator lessequal for signal <n0036> created at line 130
    Summary:
	inferred   4 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  12 Latch(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <VMP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 3x3-bit multiplier                                    : 4
# Adders/Subtractors                                   : 7
 3-bit subtractor                                      : 4
 4-bit subtractor                                      : 3
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 8
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 3x2-bit multiplier                                    : 1
 3x3-bit multiplier                                    : 3
# Adders/Subtractors                                   : 7
 3-bit subtractor                                      : 4
 4-bit subtractor                                      : 3
# Comparators                                          : 8
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VMP> ...
WARNING:Xst:1293 - FF/Latch <goods<2>_5> has a constant value of 0 in block <VMP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <goods<2>_4> has a constant value of 0 in block <VMP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <goods<2>_3> has a constant value of 1 in block <VMP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <goods<2>_5> of sequential type is unconnected in block <VMP>.
WARNING:Xst:2677 - Node <goods<2>_4> of sequential type is unconnected in block <VMP>.
WARNING:Xst:2677 - Node <goods<2>_3> of sequential type is unconnected in block <VMP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VMP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VMP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 44
#      GND                         : 1
#      LUT2                        : 7
#      LUT3                        : 3
#      LUT4                        : 11
#      LUT5                        : 2
#      LUT6                        : 20
# FlipFlops/Latches                : 9
#      LD                          : 9
# IO Buffers                       : 14
#      IBUF                        : 9
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  126800     0%  
 Number of Slice LUTs:                   43  out of  63400     0%  
    Number used as Logic:                43  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      34  out of     43    79%  
   Number with an unused LUT:             0  out of     43     0%  
   Number of fully used LUT-FF pairs:     9  out of     43    20%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------------+------------------------+-------+
clientcoin[8]_clientcoin[6]_AND_29_o(clientcoin[8]_clientcoin[6]_AND_29_o1:O)| NONE(*)(goods<0>_3)    | 3     |
clientcoin[8]_clientcoin[6]_AND_23_o(clientcoin[8]_clientcoin[6]_AND_23_o1:O)| NONE(*)(goods<1>_3)    | 3     |
clientcoin[8]_clientcoin[6]_AND_11_o(clientcoin[8]_clientcoin[6]_AND_11_o1:O)| NONE(*)(goods<3>_3)    | 3     |
-----------------------------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.084ns (Maximum Frequency: 922.084MHz)
   Minimum input arrival time before clock: 0.889ns
   Maximum output required time after clock: 3.355ns
   Maximum combinational path delay: 3.071ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clientcoin[8]_clientcoin[6]_AND_29_o'
  Clock period: 1.084ns (frequency: 922.084MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.084ns (Levels of Logic = 1)
  Source:            goods<0>_5 (LATCH)
  Destination:       goods<0>_5 (LATCH)
  Source Clock:      clientcoin[8]_clientcoin[6]_AND_29_o falling
  Destination Clock: clientcoin[8]_clientcoin[6]_AND_29_o falling

  Data Path: goods<0>_5 to goods<0>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.515  goods<0>_5 (goods<0>_5)
     LUT6:I3->O            1   0.097   0.000  Msub_goods[0][5]_clientcoin[6]_sub_7_OUT_xor<2>12 (goods[0][5]_clientcoin[6]_sub_7_OUT<2>)
     LD:D                     -0.028          goods<0>_5
    ----------------------------------------
    Total                      1.084ns (0.569ns logic, 0.515ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clientcoin[8]_clientcoin[6]_AND_23_o'
  Clock period: 1.084ns (frequency: 922.084MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.084ns (Levels of Logic = 1)
  Source:            goods<1>_5 (LATCH)
  Destination:       goods<1>_5 (LATCH)
  Source Clock:      clientcoin[8]_clientcoin[6]_AND_23_o falling
  Destination Clock: clientcoin[8]_clientcoin[6]_AND_23_o falling

  Data Path: goods<1>_5 to goods<1>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.515  goods<1>_5 (goods<1>_5)
     LUT6:I3->O            1   0.097   0.000  Msub_goods[1][5]_clientcoin[6]_sub_17_OUT_xor<2>12 (goods[1][5]_clientcoin[6]_sub_17_OUT<2>)
     LD:D                     -0.028          goods<1>_5
    ----------------------------------------
    Total                      1.084ns (0.569ns logic, 0.515ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clientcoin[8]_clientcoin[6]_AND_11_o'
  Clock period: 1.084ns (frequency: 922.084MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.084ns (Levels of Logic = 1)
  Source:            goods<3>_5 (LATCH)
  Destination:       goods<3>_5 (LATCH)
  Source Clock:      clientcoin[8]_clientcoin[6]_AND_11_o falling
  Destination Clock: clientcoin[8]_clientcoin[6]_AND_11_o falling

  Data Path: goods<3>_5 to goods<3>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.515  goods<3>_5 (goods<3>_5)
     LUT6:I3->O            1   0.097   0.000  Msub_goods[3][5]_clientcoin[6]_sub_37_OUT_xor<2>12 (goods[3][5]_clientcoin[6]_sub_37_OUT<2>)
     LD:D                     -0.028          goods<3>_5
    ----------------------------------------
    Total                      1.084ns (0.569ns logic, 0.515ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clientcoin[8]_clientcoin[6]_AND_29_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              0.889ns (Levels of Logic = 2)
  Source:            clientcoin<4> (PAD)
  Destination:       goods<0>_5 (LATCH)
  Destination Clock: clientcoin[8]_clientcoin[6]_AND_29_o falling

  Data Path: clientcoin<4> to goods<0>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.791  clientcoin_4_IBUF (clientcoin_4_IBUF)
     LUT6:I0->O            1   0.097   0.000  Msub_goods[0][5]_clientcoin[6]_sub_7_OUT_xor<2>12 (goods[0][5]_clientcoin[6]_sub_7_OUT<2>)
     LD:D                     -0.028          goods<0>_5
    ----------------------------------------
    Total                      0.889ns (0.098ns logic, 0.791ns route)
                                       (11.0% logic, 89.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clientcoin[8]_clientcoin[6]_AND_23_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              0.889ns (Levels of Logic = 2)
  Source:            clientcoin<4> (PAD)
  Destination:       goods<1>_5 (LATCH)
  Destination Clock: clientcoin[8]_clientcoin[6]_AND_23_o falling

  Data Path: clientcoin<4> to goods<1>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.791  clientcoin_4_IBUF (clientcoin_4_IBUF)
     LUT6:I0->O            1   0.097   0.000  Msub_goods[1][5]_clientcoin[6]_sub_17_OUT_xor<2>12 (goods[1][5]_clientcoin[6]_sub_17_OUT<2>)
     LD:D                     -0.028          goods<1>_5
    ----------------------------------------
    Total                      0.889ns (0.098ns logic, 0.791ns route)
                                       (11.0% logic, 89.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clientcoin[8]_clientcoin[6]_AND_11_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              0.889ns (Levels of Logic = 2)
  Source:            clientcoin<4> (PAD)
  Destination:       goods<3>_5 (LATCH)
  Destination Clock: clientcoin[8]_clientcoin[6]_AND_11_o falling

  Data Path: clientcoin<4> to goods<3>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.791  clientcoin_4_IBUF (clientcoin_4_IBUF)
     LUT6:I0->O            1   0.097   0.000  Msub_goods[3][5]_clientcoin[6]_sub_37_OUT_xor<2>12 (goods[3][5]_clientcoin[6]_sub_37_OUT<2>)
     LD:D                     -0.028          goods<3>_5
    ----------------------------------------
    Total                      0.889ns (0.098ns logic, 0.791ns route)
                                       (11.0% logic, 89.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clientcoin[8]_clientcoin[6]_AND_29_o'
  Total number of paths / destination ports: 21 / 4
-------------------------------------------------------------------------
Offset:              3.302ns (Levels of Logic = 5)
  Source:            goods<0>_5 (LATCH)
  Destination:       remcach<2> (PAD)
  Source Clock:      clientcoin[8]_clientcoin[6]_AND_29_o falling

  Data Path: goods<0>_5 to remcach<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.697  goods<0>_5 (goods<0>_5)
     LUT6:I0->O            4   0.097   0.525  clientcoin[6]_goods[0][5]_LessThan_2_o1 (clientcoin[6]_goods[0][5]_LessThan_2_o)
     LUT6:I3->O            2   0.097   0.561  Mmux_remcach11511 (Mmux_remcach1151)
     LUT6:I2->O            1   0.097   0.379  Mmux_remcach86_SW0 (N4)
     LUT6:I4->O            1   0.097   0.279  Mmux_remcach86 (remcach_2_OBUF)
     OBUF:I->O                 0.000          remcach_2_OBUF (remcach<2>)
    ----------------------------------------
    Total                      3.302ns (0.860ns logic, 2.442ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clientcoin[8]_clientcoin[6]_AND_23_o'
  Total number of paths / destination ports: 21 / 4
-------------------------------------------------------------------------
Offset:              3.355ns (Levels of Logic = 5)
  Source:            goods<1>_5 (LATCH)
  Destination:       remcach<1> (PAD)
  Source Clock:      clientcoin[8]_clientcoin[6]_AND_23_o falling

  Data Path: goods<1>_5 to remcach<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.697  goods<1>_5 (goods<1>_5)
     LUT6:I0->O            5   0.097   0.702  clientcoin[6]_goods[1][5]_LessThan_12_o1 (clientcoin[6]_goods[1][5]_LessThan_12_o)
     LUT6:I1->O            3   0.097   0.521  Mmux_remcach5411 (Mmux_remcach541)
     LUT6:I3->O            1   0.097   0.295  Mmux_remcach52 (Mmux_remcach51)
     LUT4:I3->O            1   0.097   0.279  Mmux_remcach56 (remcach_1_OBUF)
     OBUF:I->O                 0.000          remcach_1_OBUF (remcach<1>)
    ----------------------------------------
    Total                      3.355ns (0.860ns logic, 2.495ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clientcoin[8]_clientcoin[6]_AND_11_o'
  Total number of paths / destination ports: 27 / 5
-------------------------------------------------------------------------
Offset:              3.095ns (Levels of Logic = 5)
  Source:            goods<3>_5 (LATCH)
  Destination:       remcach<2> (PAD)
  Source Clock:      clientcoin[8]_clientcoin[6]_AND_11_o falling

  Data Path: goods<3>_5 to remcach<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.698  goods<3>_5 (goods<3>_5)
     LUT6:I0->O            6   0.097   0.318  clientcoin[6]_goods[3][5]_LessThan_32_o1 (clientcoin[6]_goods[3][5]_LessThan_32_o)
     LUT6:I5->O            2   0.097   0.561  Mmux_remcach11511 (Mmux_remcach1151)
     LUT6:I2->O            1   0.097   0.379  Mmux_remcach86_SW0 (N4)
     LUT6:I4->O            1   0.097   0.279  Mmux_remcach86 (remcach_2_OBUF)
     OBUF:I->O                 0.000          remcach_2_OBUF (remcach<2>)
    ----------------------------------------
    Total                      3.095ns (0.860ns logic, 2.235ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 252 / 5
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 6)
  Source:            clientcoin<5> (PAD)
  Destination:       remcach<2> (PAD)

  Data Path: clientcoin<5> to remcach<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.001   0.599  clientcoin_5_IBUF (clientcoin_5_IBUF)
     LUT4:I1->O            3   0.097   0.521  Mmux_remcach1131 (Mmux_remcach113)
     LUT4:I1->O            6   0.097   0.579  clientcoin[6]_clientcoin[3]_LessThan_34_o11 (clientcoin[6]_clientcoin[3]_LessThan_34_o)
     LUT4:I0->O            3   0.097   0.703  Mmux_remcach831 (Mmux_remcach83)
     LUT6:I0->O            1   0.097   0.279  Mmux_remcach86 (remcach_2_OBUF)
     OBUF:I->O                 0.000          remcach_2_OBUF (remcach<2>)
    ----------------------------------------
    Total                      3.071ns (0.389ns logic, 2.682ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clientcoin[8]_clientcoin[6]_AND_11_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clientcoin[8]_clientcoin[6]_AND_11_o|         |         |    1.084|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clientcoin[8]_clientcoin[6]_AND_23_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clientcoin[8]_clientcoin[6]_AND_23_o|         |         |    1.084|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clientcoin[8]_clientcoin[6]_AND_29_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clientcoin[8]_clientcoin[6]_AND_29_o|         |         |    1.084|         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.65 secs
 
--> 

Total memory usage is 4640076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

