#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000220dc50a0b0 .scope module, "rippleadder_b" "rippleadder_b" 2 1;
 .timescale 0 0;
v00000220dc5801f0_0 .var "a", 7 0;
v00000220dc57f110_0 .var "b", 7 0;
v00000220dc580290_0 .var "cin", 0 0;
v00000220dc580330_0 .net "cout", 0 0, L_00000220dc580fd0;  1 drivers
v00000220dc580ab0_0 .net "sum", 7 0, L_00000220dc5831c0;  1 drivers
S_00000220dc50a240 .scope module, "uut" "fulladder" 2 8, 3 1 0, S_00000220dc50a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000220dc57ef30_0 .net "a", 7 0, v00000220dc5801f0_0;  1 drivers
v00000220dc580510_0 .net "b", 7 0, v00000220dc57f110_0;  1 drivers
v00000220dc57f250_0 .net "c", 6 0, L_00000220dc582d60;  1 drivers
v00000220dc57f2f0_0 .net "cin", 0 0, v00000220dc580290_0;  1 drivers
v00000220dc57edf0_0 .net "cout", 0 0, L_00000220dc580fd0;  alias, 1 drivers
v00000220dc5806f0_0 .net "sum", 7 0, L_00000220dc5831c0;  alias, 1 drivers
L_00000220dc580150 .part v00000220dc5801f0_0, 0, 1;
L_00000220dc580b50 .part v00000220dc57f110_0, 0, 1;
L_00000220dc580bf0 .part v00000220dc5801f0_0, 1, 1;
L_00000220dc57f750 .part v00000220dc57f110_0, 1, 1;
L_00000220dc57ed50 .part L_00000220dc582d60, 0, 1;
L_00000220dc57fed0 .part v00000220dc5801f0_0, 2, 1;
L_00000220dc57ff70 .part v00000220dc57f110_0, 2, 1;
L_00000220dc57f4d0 .part L_00000220dc582d60, 1, 1;
L_00000220dc57f390 .part v00000220dc5801f0_0, 3, 1;
L_00000220dc57f570 .part v00000220dc57f110_0, 3, 1;
L_00000220dc57f930 .part L_00000220dc582d60, 2, 1;
L_00000220dc57f9d0 .part v00000220dc5801f0_0, 4, 1;
L_00000220dc57fb10 .part v00000220dc57f110_0, 4, 1;
L_00000220dc57fbb0 .part L_00000220dc582d60, 3, 1;
L_00000220dc57fc50 .part v00000220dc5801f0_0, 5, 1;
L_00000220dc57fd90 .part v00000220dc57f110_0, 5, 1;
L_00000220dc57fcf0 .part L_00000220dc582d60, 4, 1;
L_00000220dc583d00 .part v00000220dc5801f0_0, 6, 1;
L_00000220dc583c60 .part v00000220dc57f110_0, 6, 1;
L_00000220dc583da0 .part L_00000220dc582d60, 5, 1;
LS_00000220dc582d60_0_0 .concat8 [ 1 1 1 1], L_00000220dc51eb60, L_00000220dc51f180, L_00000220dc51e460, L_00000220dc581c80;
LS_00000220dc582d60_0_4 .concat8 [ 1 1 1 0], L_00000220dc5813c0, L_00000220dc581890, L_00000220dc581580;
L_00000220dc582d60 .concat8 [ 4 3 0 0], LS_00000220dc582d60_0_0, LS_00000220dc582d60_0_4;
L_00000220dc5827c0 .part v00000220dc5801f0_0, 7, 1;
L_00000220dc583940 .part v00000220dc57f110_0, 7, 1;
L_00000220dc582c20 .part L_00000220dc582d60, 6, 1;
LS_00000220dc5831c0_0_0 .concat8 [ 1 1 1 1], L_00000220dc51e850, L_00000220dc51ee00, L_00000220dc51ebd0, L_00000220dc51e7e0;
LS_00000220dc5831c0_0_4 .concat8 [ 1 1 1 1], L_00000220dc5814a0, L_00000220dc581510, L_00000220dc581970, L_00000220dc581ba0;
L_00000220dc5831c0 .concat8 [ 4 4 0 0], LS_00000220dc5831c0_0_0, LS_00000220dc5831c0_0_4;
S_00000220dc50a3d0 .scope module, "f1" "FA_1" 3 11, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc51ee70 .functor XOR 1, L_00000220dc580150, L_00000220dc580b50, C4<0>, C4<0>;
L_00000220dc51e850 .functor XOR 1, L_00000220dc51ee70, v00000220dc580290_0, C4<0>, C4<0>;
L_00000220dc51f110 .functor AND 1, L_00000220dc580150, L_00000220dc580b50, C4<1>, C4<1>;
L_00000220dc51ea10 .functor AND 1, L_00000220dc580150, v00000220dc580290_0, C4<1>, C4<1>;
L_00000220dc51e770 .functor OR 1, L_00000220dc51f110, L_00000220dc51ea10, C4<0>, C4<0>;
L_00000220dc51ea80 .functor AND 1, L_00000220dc580b50, v00000220dc580290_0, C4<1>, C4<1>;
L_00000220dc51eb60 .functor OR 1, L_00000220dc51e770, L_00000220dc51ea80, C4<0>, C4<0>;
v00000220dc4fd790_0 .net *"_ivl_0", 0 0, L_00000220dc51ee70;  1 drivers
v00000220dc4fd830_0 .net *"_ivl_10", 0 0, L_00000220dc51ea80;  1 drivers
v00000220dc4fd8d0_0 .net *"_ivl_4", 0 0, L_00000220dc51f110;  1 drivers
v00000220dc4fd0b0_0 .net *"_ivl_6", 0 0, L_00000220dc51ea10;  1 drivers
v00000220dc513260_0 .net *"_ivl_8", 0 0, L_00000220dc51e770;  1 drivers
v00000220dc514ac0_0 .net "a", 0 0, L_00000220dc580150;  1 drivers
v00000220dc513300_0 .net "b", 0 0, L_00000220dc580b50;  1 drivers
v00000220dc514b60_0 .net "cin", 0 0, v00000220dc580290_0;  alias, 1 drivers
v00000220dc57be70_0 .net "cout", 0 0, L_00000220dc51eb60;  1 drivers
v00000220dc57da90_0 .net "sum", 0 0, L_00000220dc51e850;  1 drivers
S_00000220dc509800 .scope module, "f2" "FA_1" 3 12, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc51f030 .functor XOR 1, L_00000220dc580bf0, L_00000220dc57f750, C4<0>, C4<0>;
L_00000220dc51ee00 .functor XOR 1, L_00000220dc51f030, L_00000220dc57ed50, C4<0>, C4<0>;
L_00000220dc51ef50 .functor AND 1, L_00000220dc580bf0, L_00000220dc57f750, C4<1>, C4<1>;
L_00000220dc51e700 .functor AND 1, L_00000220dc580bf0, L_00000220dc57ed50, C4<1>, C4<1>;
L_00000220dc51eee0 .functor OR 1, L_00000220dc51ef50, L_00000220dc51e700, C4<0>, C4<0>;
L_00000220dc51f1f0 .functor AND 1, L_00000220dc57f750, L_00000220dc57ed50, C4<1>, C4<1>;
L_00000220dc51f180 .functor OR 1, L_00000220dc51eee0, L_00000220dc51f1f0, C4<0>, C4<0>;
v00000220dc57c050_0 .net *"_ivl_0", 0 0, L_00000220dc51f030;  1 drivers
v00000220dc57d270_0 .net *"_ivl_10", 0 0, L_00000220dc51f1f0;  1 drivers
v00000220dc57d630_0 .net *"_ivl_4", 0 0, L_00000220dc51ef50;  1 drivers
v00000220dc57ccd0_0 .net *"_ivl_6", 0 0, L_00000220dc51e700;  1 drivers
v00000220dc57d590_0 .net *"_ivl_8", 0 0, L_00000220dc51eee0;  1 drivers
v00000220dc57c4b0_0 .net "a", 0 0, L_00000220dc580bf0;  1 drivers
v00000220dc57d1d0_0 .net "b", 0 0, L_00000220dc57f750;  1 drivers
v00000220dc57cc30_0 .net "cin", 0 0, L_00000220dc57ed50;  1 drivers
v00000220dc57d770_0 .net "cout", 0 0, L_00000220dc51f180;  1 drivers
v00000220dc57c230_0 .net "sum", 0 0, L_00000220dc51ee00;  1 drivers
S_00000220dc509990 .scope module, "f3" "FA_1" 3 13, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc51f260 .functor XOR 1, L_00000220dc57fed0, L_00000220dc57ff70, C4<0>, C4<0>;
L_00000220dc51ebd0 .functor XOR 1, L_00000220dc51f260, L_00000220dc57f4d0, C4<0>, C4<0>;
L_00000220dc51f2d0 .functor AND 1, L_00000220dc57fed0, L_00000220dc57ff70, C4<1>, C4<1>;
L_00000220dc51ecb0 .functor AND 1, L_00000220dc57fed0, L_00000220dc57f4d0, C4<1>, C4<1>;
L_00000220dc51f340 .functor OR 1, L_00000220dc51f2d0, L_00000220dc51ecb0, C4<0>, C4<0>;
L_00000220dc51ec40 .functor AND 1, L_00000220dc57ff70, L_00000220dc57f4d0, C4<1>, C4<1>;
L_00000220dc51e460 .functor OR 1, L_00000220dc51f340, L_00000220dc51ec40, C4<0>, C4<0>;
v00000220dc57caf0_0 .net *"_ivl_0", 0 0, L_00000220dc51f260;  1 drivers
v00000220dc57bf10_0 .net *"_ivl_10", 0 0, L_00000220dc51ec40;  1 drivers
v00000220dc57c690_0 .net *"_ivl_4", 0 0, L_00000220dc51f2d0;  1 drivers
v00000220dc57c5f0_0 .net *"_ivl_6", 0 0, L_00000220dc51ecb0;  1 drivers
v00000220dc57c370_0 .net *"_ivl_8", 0 0, L_00000220dc51f340;  1 drivers
v00000220dc57cd70_0 .net "a", 0 0, L_00000220dc57fed0;  1 drivers
v00000220dc57d810_0 .net "b", 0 0, L_00000220dc57ff70;  1 drivers
v00000220dc57d130_0 .net "cin", 0 0, L_00000220dc57f4d0;  1 drivers
v00000220dc57db30_0 .net "cout", 0 0, L_00000220dc51e460;  1 drivers
v00000220dc57cb90_0 .net "sum", 0 0, L_00000220dc51ebd0;  1 drivers
S_00000220dc509b20 .scope module, "f4" "FA_1" 3 14, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc51e5b0 .functor XOR 1, L_00000220dc57f390, L_00000220dc57f570, C4<0>, C4<0>;
L_00000220dc51e7e0 .functor XOR 1, L_00000220dc51e5b0, L_00000220dc57f930, C4<0>, C4<0>;
L_00000220dc51ed20 .functor AND 1, L_00000220dc57f390, L_00000220dc57f570, C4<1>, C4<1>;
L_00000220dc51e620 .functor AND 1, L_00000220dc57f390, L_00000220dc57f930, C4<1>, C4<1>;
L_00000220dc51e690 .functor OR 1, L_00000220dc51ed20, L_00000220dc51e620, C4<0>, C4<0>;
L_00000220dc51ed90 .functor AND 1, L_00000220dc57f570, L_00000220dc57f930, C4<1>, C4<1>;
L_00000220dc581c80 .functor OR 1, L_00000220dc51e690, L_00000220dc51ed90, C4<0>, C4<0>;
v00000220dc57ce10_0 .net *"_ivl_0", 0 0, L_00000220dc51e5b0;  1 drivers
v00000220dc57d6d0_0 .net *"_ivl_10", 0 0, L_00000220dc51ed90;  1 drivers
v00000220dc57d310_0 .net *"_ivl_4", 0 0, L_00000220dc51ed20;  1 drivers
v00000220dc57bfb0_0 .net *"_ivl_6", 0 0, L_00000220dc51e620;  1 drivers
v00000220dc57d4f0_0 .net *"_ivl_8", 0 0, L_00000220dc51e690;  1 drivers
v00000220dc57d450_0 .net "a", 0 0, L_00000220dc57f390;  1 drivers
v00000220dc57d8b0_0 .net "b", 0 0, L_00000220dc57f570;  1 drivers
v00000220dc57d3b0_0 .net "cin", 0 0, L_00000220dc57f930;  1 drivers
v00000220dc57c550_0 .net "cout", 0 0, L_00000220dc581c80;  1 drivers
v00000220dc57d950_0 .net "sum", 0 0, L_00000220dc51e7e0;  1 drivers
S_00000220dc523980 .scope module, "f5" "FA_1" 3 15, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc581190 .functor XOR 1, L_00000220dc57f9d0, L_00000220dc57fb10, C4<0>, C4<0>;
L_00000220dc5814a0 .functor XOR 1, L_00000220dc581190, L_00000220dc57fbb0, C4<0>, C4<0>;
L_00000220dc581ac0 .functor AND 1, L_00000220dc57f9d0, L_00000220dc57fb10, C4<1>, C4<1>;
L_00000220dc5819e0 .functor AND 1, L_00000220dc57f9d0, L_00000220dc57fbb0, C4<1>, C4<1>;
L_00000220dc5815f0 .functor OR 1, L_00000220dc581ac0, L_00000220dc5819e0, C4<0>, C4<0>;
L_00000220dc581900 .functor AND 1, L_00000220dc57fb10, L_00000220dc57fbb0, C4<1>, C4<1>;
L_00000220dc5813c0 .functor OR 1, L_00000220dc5815f0, L_00000220dc581900, C4<0>, C4<0>;
v00000220dc57dbd0_0 .net *"_ivl_0", 0 0, L_00000220dc581190;  1 drivers
v00000220dc57cf50_0 .net *"_ivl_10", 0 0, L_00000220dc581900;  1 drivers
v00000220dc57d9f0_0 .net *"_ivl_4", 0 0, L_00000220dc581ac0;  1 drivers
v00000220dc57bd30_0 .net *"_ivl_6", 0 0, L_00000220dc5819e0;  1 drivers
v00000220dc57c190_0 .net *"_ivl_8", 0 0, L_00000220dc5815f0;  1 drivers
v00000220dc57bdd0_0 .net "a", 0 0, L_00000220dc57f9d0;  1 drivers
v00000220dc57c0f0_0 .net "b", 0 0, L_00000220dc57fb10;  1 drivers
v00000220dc57c730_0 .net "cin", 0 0, L_00000220dc57fbb0;  1 drivers
v00000220dc57c2d0_0 .net "cout", 0 0, L_00000220dc5813c0;  1 drivers
v00000220dc57c410_0 .net "sum", 0 0, L_00000220dc5814a0;  1 drivers
S_00000220dc523b10 .scope module, "f6" "FA_1" 3 16, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc581820 .functor XOR 1, L_00000220dc57fc50, L_00000220dc57fd90, C4<0>, C4<0>;
L_00000220dc581510 .functor XOR 1, L_00000220dc581820, L_00000220dc57fcf0, C4<0>, C4<0>;
L_00000220dc581200 .functor AND 1, L_00000220dc57fc50, L_00000220dc57fd90, C4<1>, C4<1>;
L_00000220dc581350 .functor AND 1, L_00000220dc57fc50, L_00000220dc57fcf0, C4<1>, C4<1>;
L_00000220dc581270 .functor OR 1, L_00000220dc581200, L_00000220dc581350, C4<0>, C4<0>;
L_00000220dc5816d0 .functor AND 1, L_00000220dc57fd90, L_00000220dc57fcf0, C4<1>, C4<1>;
L_00000220dc581890 .functor OR 1, L_00000220dc581270, L_00000220dc5816d0, C4<0>, C4<0>;
v00000220dc57c7d0_0 .net *"_ivl_0", 0 0, L_00000220dc581820;  1 drivers
v00000220dc57c870_0 .net *"_ivl_10", 0 0, L_00000220dc5816d0;  1 drivers
v00000220dc57c910_0 .net *"_ivl_4", 0 0, L_00000220dc581200;  1 drivers
v00000220dc57ceb0_0 .net *"_ivl_6", 0 0, L_00000220dc581350;  1 drivers
v00000220dc57d090_0 .net *"_ivl_8", 0 0, L_00000220dc581270;  1 drivers
v00000220dc57c9b0_0 .net "a", 0 0, L_00000220dc57fc50;  1 drivers
v00000220dc57ca50_0 .net "b", 0 0, L_00000220dc57fd90;  1 drivers
v00000220dc57cff0_0 .net "cin", 0 0, L_00000220dc57fcf0;  1 drivers
v00000220dc580790_0 .net "cout", 0 0, L_00000220dc581890;  1 drivers
v00000220dc5803d0_0 .net "sum", 0 0, L_00000220dc581510;  1 drivers
S_00000220dc523ca0 .scope module, "f7" "FA_1" 3 17, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc581430 .functor XOR 1, L_00000220dc583d00, L_00000220dc583c60, C4<0>, C4<0>;
L_00000220dc581970 .functor XOR 1, L_00000220dc581430, L_00000220dc583da0, C4<0>, C4<0>;
L_00000220dc581a50 .functor AND 1, L_00000220dc583d00, L_00000220dc583c60, C4<1>, C4<1>;
L_00000220dc581cf0 .functor AND 1, L_00000220dc583d00, L_00000220dc583da0, C4<1>, C4<1>;
L_00000220dc581b30 .functor OR 1, L_00000220dc581a50, L_00000220dc581cf0, C4<0>, C4<0>;
L_00000220dc5812e0 .functor AND 1, L_00000220dc583c60, L_00000220dc583da0, C4<1>, C4<1>;
L_00000220dc581580 .functor OR 1, L_00000220dc581b30, L_00000220dc5812e0, C4<0>, C4<0>;
v00000220dc57fa70_0 .net *"_ivl_0", 0 0, L_00000220dc581430;  1 drivers
v00000220dc580650_0 .net *"_ivl_10", 0 0, L_00000220dc5812e0;  1 drivers
v00000220dc580010_0 .net *"_ivl_4", 0 0, L_00000220dc581a50;  1 drivers
v00000220dc57f1b0_0 .net *"_ivl_6", 0 0, L_00000220dc581cf0;  1 drivers
v00000220dc57f430_0 .net *"_ivl_8", 0 0, L_00000220dc581b30;  1 drivers
v00000220dc57f7f0_0 .net "a", 0 0, L_00000220dc583d00;  1 drivers
v00000220dc57f610_0 .net "b", 0 0, L_00000220dc583c60;  1 drivers
v00000220dc57f890_0 .net "cin", 0 0, L_00000220dc583da0;  1 drivers
v00000220dc57fe30_0 .net "cout", 0 0, L_00000220dc581580;  1 drivers
v00000220dc580470_0 .net "sum", 0 0, L_00000220dc581970;  1 drivers
S_00000220dc580d10 .scope module, "f8" "FA_1" 3 18, 4 1 0, S_00000220dc50a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000220dc581c10 .functor XOR 1, L_00000220dc5827c0, L_00000220dc583940, C4<0>, C4<0>;
L_00000220dc581ba0 .functor XOR 1, L_00000220dc581c10, L_00000220dc582c20, C4<0>, C4<0>;
L_00000220dc581d60 .functor AND 1, L_00000220dc5827c0, L_00000220dc583940, C4<1>, C4<1>;
L_00000220dc580ef0 .functor AND 1, L_00000220dc5827c0, L_00000220dc582c20, C4<1>, C4<1>;
L_00000220dc581dd0 .functor OR 1, L_00000220dc581d60, L_00000220dc580ef0, C4<0>, C4<0>;
L_00000220dc580f60 .functor AND 1, L_00000220dc583940, L_00000220dc582c20, C4<1>, C4<1>;
L_00000220dc580fd0 .functor OR 1, L_00000220dc581dd0, L_00000220dc580f60, C4<0>, C4<0>;
v00000220dc580830_0 .net *"_ivl_0", 0 0, L_00000220dc581c10;  1 drivers
v00000220dc57efd0_0 .net *"_ivl_10", 0 0, L_00000220dc580f60;  1 drivers
v00000220dc57ee90_0 .net *"_ivl_4", 0 0, L_00000220dc581d60;  1 drivers
v00000220dc5808d0_0 .net *"_ivl_6", 0 0, L_00000220dc580ef0;  1 drivers
v00000220dc580970_0 .net *"_ivl_8", 0 0, L_00000220dc581dd0;  1 drivers
v00000220dc580a10_0 .net "a", 0 0, L_00000220dc5827c0;  1 drivers
v00000220dc57f070_0 .net "b", 0 0, L_00000220dc583940;  1 drivers
v00000220dc57f6b0_0 .net "cin", 0 0, L_00000220dc582c20;  1 drivers
v00000220dc5805b0_0 .net "cout", 0 0, L_00000220dc580fd0;  alias, 1 drivers
v00000220dc5800b0_0 .net "sum", 0 0, L_00000220dc581ba0;  1 drivers
    .scope S_00000220dc50a0b0;
T_0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000220dc5801f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000220dc57f110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc580290_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$stop" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000220dc50a0b0;
T_1 ;
    %vpi_call 2 23 "$monitor", " time=%0d A=%b B=%b Cin=%b Sum=%b Cout=%b", $time, v00000220dc5801f0_0, v00000220dc57f110_0, v00000220dc580290_0, v00000220dc580ab0_0, v00000220dc580330_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\fulladder_tb.v";
    ".\fulladder.v";
    ".\FA_1.v";
