vendor_name = ModelSim
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerNbit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/and1toN.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/enARdFF_1.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux2to1.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/and1to1.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/fullAdder1bit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/fullAdderNbit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux2to1Nbit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux8to1Nbit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/decoder3to8.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/decode5to32.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerFile.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/PCAdd4.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/orNtoN.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ROM1Port.qip
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ROM1Port.v
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/RAM1Port.qip
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/RAM1Port.v
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/complementerNbit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ArthmeticUnit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/andNtoN.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/LogicUnit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/SetLessThanUnit.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/extend32LeftShift2.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/JumpShiftCombPC.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorControl.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALUControl.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/combineData.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/Waveform.vwf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/db/VeriogSingleCycleMIPS.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/db/altsyncram_4ia1.tdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/instruction.mif
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/db/altsyncram_81h1.tdf
source_file = 1, C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/memory.mif
design_name = ProcessorMIPS
instance = comp, \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 , RAMUnit|altsyncram_component|auto_generated|ram_block1a0, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q, ProcessorMIPS, 1
instance = comp, \muxALUB|O[5]~2 , muxALUB|O[5]~2, ProcessorMIPS, 1
instance = comp, \muxALUB|O[3]~4 , muxALUB|O[3]~4, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[0].and_inst|o , muxALUB|and2_inst|andInst[0].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[2].and_inst|o , muxALUB|and1_inst|andInst[2].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[3]~12 , OutputMux|Out[3]~12, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[3]~13 , OutputMux|Out[3]~13, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[3]~14 , OutputMux|Out[3]~14, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[5].and_inst|o , muxALUB|and1_inst|andInst[5].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[6].and_inst|o , muxALUB|and2_inst|andInst[6].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[6]~25 , OutputMux|Out[6]~25, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[7].and_inst|o , muxALUB|and2_inst|andInst[7].and_inst|o, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~3 , PCReg|inst_reg[5].reg_inst|q~3, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[6].reg_inst|q~3 , PCReg|inst_reg[6].reg_inst|q~3, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q~1 , PCReg|inst_reg[7].reg_inst|q~1, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q~7 , PCReg|inst_reg[4].reg_inst|q~7, ProcessorMIPS, 1
instance = comp, \MuxOut[0]~output , MuxOut[0]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[1]~output , MuxOut[1]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[2]~output , MuxOut[2]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[3]~output , MuxOut[3]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[4]~output , MuxOut[4]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[5]~output , MuxOut[5]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[6]~output , MuxOut[6]~output, ProcessorMIPS, 1
instance = comp, \MuxOut[7]~output , MuxOut[7]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[0]~output , InstructionOut[0]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[1]~output , InstructionOut[1]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[2]~output , InstructionOut[2]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[3]~output , InstructionOut[3]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[4]~output , InstructionOut[4]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[5]~output , InstructionOut[5]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[6]~output , InstructionOut[6]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[7]~output , InstructionOut[7]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[8]~output , InstructionOut[8]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[9]~output , InstructionOut[9]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[10]~output , InstructionOut[10]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[11]~output , InstructionOut[11]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[12]~output , InstructionOut[12]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[13]~output , InstructionOut[13]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[14]~output , InstructionOut[14]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[15]~output , InstructionOut[15]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[16]~output , InstructionOut[16]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[17]~output , InstructionOut[17]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[18]~output , InstructionOut[18]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[19]~output , InstructionOut[19]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[20]~output , InstructionOut[20]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[21]~output , InstructionOut[21]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[22]~output , InstructionOut[22]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[23]~output , InstructionOut[23]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[24]~output , InstructionOut[24]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[25]~output , InstructionOut[25]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[26]~output , InstructionOut[26]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[27]~output , InstructionOut[27]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[28]~output , InstructionOut[28]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[29]~output , InstructionOut[29]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[30]~output , InstructionOut[30]~output, ProcessorMIPS, 1
instance = comp, \InstructionOut[31]~output , InstructionOut[31]~output, ProcessorMIPS, 1
instance = comp, \BranchOut~output , BranchOut~output, ProcessorMIPS, 1
instance = comp, \ZeroOut~output , ZeroOut~output, ProcessorMIPS, 1
instance = comp, \MemWriteOut~output , MemWriteOut~output, ProcessorMIPS, 1
instance = comp, \RegWriteOut~output , RegWriteOut~output, ProcessorMIPS, 1
instance = comp, \ValueSelect[2]~input , ValueSelect[2]~input, ProcessorMIPS, 1
instance = comp, \ValueSelect[0]~input , ValueSelect[0]~input, ProcessorMIPS, 1
instance = comp, \ValueSelect[1]~input , ValueSelect[1]~input, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~2 , OutputMux|comb~2, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~0 , OutputMux|comb~0, ProcessorMIPS, 1
instance = comp, \GClock~input , GClock~input, ProcessorMIPS, 1
instance = comp, \GClock~inputclkctrl , GClock~inputclkctrl, ProcessorMIPS, 1
instance = comp, \~GND , ~GND, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[3].reg_inst|q~3 , PCReg|inst_reg[3].reg_inst|q~3, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~7 , PCReg|inst_reg[5].reg_inst|q~7, ProcessorMIPS, 1
instance = comp, \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 , ROMUnit|altsyncram_component|auto_generated|ram_block1a0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|ALUOp[0]~0 , ProcCntrlUnit|ALUOp[0]~0, ProcessorMIPS, 1
instance = comp, \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0 , Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0 , Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0 , Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \BranchCalc|adderInst[3].adder_inst|Cout~0 , BranchCalc|adderInst[3].adder_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \BranchCalc|adderInst[4].adder_inst|Cout~0 , BranchCalc|adderInst[4].adder_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \BranchCalc|adderInst[5].adder_inst|Cout~0 , BranchCalc|adderInst[5].adder_inst|Cout~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q~2 , PCReg|inst_reg[7].reg_inst|q~2, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q~3 , PCReg|inst_reg[7].reg_inst|q~3, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q~4 , PCReg|inst_reg[7].reg_inst|q~4, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q~0 , PCReg|inst_reg[7].reg_inst|q~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q~feeder , PCReg|inst_reg[7].reg_inst|q~feeder, ProcessorMIPS, 1
instance = comp, \GResetBar~input , GResetBar~input, ProcessorMIPS, 1
instance = comp, \GResetBar~inputclkctrl , GResetBar~inputclkctrl, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|Jump~0 , ProcCntrlUnit|Jump~0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|Jump , ProcCntrlUnit|Jump, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[7].reg_inst|q , PCReg|inst_reg[7].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|ALUSrc~0 , ProcCntrlUnit|ALUSrc~0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|MemWrite~0 , ProcCntrlUnit|MemWrite~0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|MemRead , ProcCntrlUnit|MemRead, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[0].and_inst|o , muxALUB|and1_inst|andInst[0].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[0]~0 , ALUUnit|LU_inst|muxUnit|O[0]~0, ProcessorMIPS, 1
instance = comp, \muxMem|O[0]~0 , muxMem|O[0]~0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|dec0~0 , ProcCntrlUnit|dec0~0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|RegWrite , ProcCntrlUnit|RegWrite, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|ALUSrc , ProcCntrlUnit|ALUSrc, ProcessorMIPS, 1
instance = comp, \muxALUB|O[0]~8 , muxALUB|O[0]~8, ProcessorMIPS, 1
instance = comp, \muxALUB|O[0]~9 , muxALUB|O[0]~9, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|O[0]~0 , ALUUnit|muxFinal|O[0]~0, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|O[7]~0 , muxALUB|O[7]~0, ProcessorMIPS, 1
instance = comp, \muxALUB|O[6]~1 , muxALUB|O[6]~1, ProcessorMIPS, 1
instance = comp, \ALUCntrlUnit|WideOr0~0 , ALUCntrlUnit|WideOr0~0, ProcessorMIPS, 1
instance = comp, \ALUCntrlUnit|Mux1~0 , ALUCntrlUnit|Mux1~0, ProcessorMIPS, 1
instance = comp, \ProcCntrlUnit|MemWrite , ProcCntrlUnit|MemWrite, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[4].and_inst|o , muxALUB|and2_inst|andInst[4].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[4].and_inst|o , muxALUB|and1_inst|andInst[4].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[4]~4 , ALUUnit|LU_inst|muxUnit|O[4]~4, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[7].and_inst|o , muxALUB|and1_inst|andInst[7].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[7]~7 , ALUUnit|LU_inst|muxUnit|O[7]~7, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[1].and_inst|o , muxALUB|and2_inst|andInst[1].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[1].and_inst|o , muxALUB|and1_inst|andInst[1].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[1]~1 , ALUUnit|LU_inst|muxUnit|O[1]~1, ProcessorMIPS, 1
instance = comp, \muxMem|O[1]~1 , muxMem|O[1]~1, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxMem|O[6]~6 , muxMem|O[6]~6, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[6].and_inst|o , muxALUB|and1_inst|andInst[6].and_inst|o, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[6]~6 , ALUUnit|LU_inst|muxUnit|O[6]~6, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxMem|O[3]~3 , muxMem|O[3]~3, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and1_inst|andInst[3].and_inst|o , muxALUB|and1_inst|andInst[3].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[3].and_inst|o , muxALUB|and2_inst|andInst[3].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[3]~3 , ALUUnit|LU_inst|muxUnit|O[3]~3, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxMem|O[2]~2 , muxMem|O[2]~2, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[2].and_inst|o , muxALUB|and2_inst|andInst[2].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[2]~2 , ALUUnit|LU_inst|muxUnit|O[2]~2, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxMem|O[4]~4 , muxMem|O[4]~4, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|O[4]~3 , muxALUB|O[4]~3, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|O[2]~5 , muxALUB|O[2]~5, ProcessorMIPS, 1
instance = comp, \muxALUB|O[1]~6 , muxALUB|O[1]~6, ProcessorMIPS, 1
instance = comp, \muxALUB|O[1]~7 , muxALUB|O[1]~7, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~1 , ALUUnit|SLT_inst|LessThan0~1, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~3 , ALUUnit|SLT_inst|LessThan0~3, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~5 , ALUUnit|SLT_inst|LessThan0~5, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~7 , ALUUnit|SLT_inst|LessThan0~7, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~9 , ALUUnit|SLT_inst|LessThan0~9, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~11 , ALUUnit|SLT_inst|LessThan0~11, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~13 , ALUUnit|SLT_inst|LessThan0~13, ProcessorMIPS, 1
instance = comp, \ALUUnit|SLT_inst|LessThan0~14 , ALUUnit|SLT_inst|LessThan0~14, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|O[0]~1 , ALUUnit|muxFinal|O[0]~1, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[6].reg_inst|q~1 , PCReg|inst_reg[6].reg_inst|q~1, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[6].reg_inst|q~2 , PCReg|inst_reg[6].reg_inst|q~2, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[6].reg_inst|q~0 , PCReg|inst_reg[6].reg_inst|q~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[6].reg_inst|q~feeder , PCReg|inst_reg[6].reg_inst|q~feeder, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[6].reg_inst|q , PCReg|inst_reg[6].reg_inst|q, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~4 , PCReg|inst_reg[5].reg_inst|q~4, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~5 , PCReg|inst_reg[5].reg_inst|q~5, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~6 , PCReg|inst_reg[5].reg_inst|q~6, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~0 , PCReg|inst_reg[5].reg_inst|q~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q~feeder , PCReg|inst_reg[5].reg_inst|q~feeder, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[5].reg_inst|q , PCReg|inst_reg[5].reg_inst|q, ProcessorMIPS, 1
instance = comp, \ALUCntrlUnit|ALUControl~0 , ALUCntrlUnit|ALUControl~0, ProcessorMIPS, 1
instance = comp, \ALUCntrlUnit|ALUControl[0]~1 , ALUCntrlUnit|ALUControl[0]~1, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o , ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|zero~1 , ALUUnit|zero~1, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q~6 , PCReg|inst_reg[4].reg_inst|q~6, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q~8 , PCReg|inst_reg[4].reg_inst|q~8, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q~5 , PCReg|inst_reg[4].reg_inst|q~5, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q~0 , PCReg|inst_reg[4].reg_inst|q~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q~feeder , PCReg|inst_reg[4].reg_inst|q~feeder, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[4].reg_inst|q , PCReg|inst_reg[4].reg_inst|q, ProcessorMIPS, 1
instance = comp, \ALUUnit|comb~2 , ALUUnit|comb~2, ProcessorMIPS, 1
instance = comp, \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2 , ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2, ProcessorMIPS, 1
instance = comp, \muxMem|O[5]~5 , muxMem|O[5]~5, ProcessorMIPS, 1
instance = comp, \RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q , RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o, ProcessorMIPS, 1
instance = comp, \muxALUB|and2_inst|andInst[5].and_inst|o , muxALUB|and2_inst|andInst[5].and_inst|o, ProcessorMIPS, 1
instance = comp, \ALUUnit|LU_inst|muxUnit|O[5]~5 , ALUUnit|LU_inst|muxUnit|O[5]~5, ProcessorMIPS, 1
instance = comp, \ALUUnit|zero~0 , ALUUnit|zero~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[3].reg_inst|q~1 , PCReg|inst_reg[3].reg_inst|q~1, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[3].reg_inst|q~2 , PCReg|inst_reg[3].reg_inst|q~2, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[3].reg_inst|q~0 , PCReg|inst_reg[3].reg_inst|q~0, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[3].reg_inst|q~feeder , PCReg|inst_reg[3].reg_inst|q~feeder, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[3].reg_inst|q , PCReg|inst_reg[3].reg_inst|q, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~0 , JumpMux|O[2]~0, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~1 , JumpMux|O[2]~1, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~3 , JumpMux|O[2]~3, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~2 , JumpMux|O[2]~2, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~4 , JumpMux|O[2]~4, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~5 , JumpMux|O[2]~5, ProcessorMIPS, 1
instance = comp, \JumpMux|O[2]~6 , JumpMux|O[2]~6, ProcessorMIPS, 1
instance = comp, \PCReg|inst_reg[2].reg_inst|q , PCReg|inst_reg[2].reg_inst|q, ProcessorMIPS, 1
instance = comp, \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o , RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[0]~0 , OutputMux|Out[0]~0, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[0]~1 , OutputMux|Out[0]~1, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~3 , OutputMux|comb~3, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[0]~2 , OutputMux|Out[0]~2, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[0]~3 , OutputMux|Out[0]~3, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[1]~4 , OutputMux|Out[1]~4, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~1 , OutputMux|comb~1, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[1]~5 , OutputMux|Out[1]~5, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[1]~6 , OutputMux|Out[1]~6, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[1]~7 , OutputMux|Out[1]~7, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[2]~8 , OutputMux|Out[2]~8, ProcessorMIPS, 1
instance = comp, \OutputMux|and1_inst|andInst[2].and_inst|o , OutputMux|and1_inst|andInst[2].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[2]~9 , OutputMux|Out[2]~9, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[2]~10 , OutputMux|Out[2]~10, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[2]~11 , OutputMux|Out[2]~11, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[3]~15 , OutputMux|Out[3]~15, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[3]~16 , OutputMux|Out[3]~16, ProcessorMIPS, 1
instance = comp, \RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o , RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[4]~17 , OutputMux|Out[4]~17, ProcessorMIPS, 1
instance = comp, \OutputMux|comb~4 , OutputMux|comb~4, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[4]~18 , OutputMux|Out[4]~18, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[4]~19 , OutputMux|Out[4]~19, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[4]~20 , OutputMux|Out[4]~20, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[5]~21 , OutputMux|Out[5]~21, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[5]~22 , OutputMux|Out[5]~22, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[5]~23 , OutputMux|Out[5]~23, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[5]~24 , OutputMux|Out[5]~24, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[6]~26 , OutputMux|Out[6]~26, ProcessorMIPS, 1
instance = comp, \OutputMux|and2_inst|andInst[6].and_inst|o , OutputMux|and2_inst|andInst[6].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out[6]~27 , OutputMux|Out[6]~27, ProcessorMIPS, 1
instance = comp, \OutputMux|Out~28 , OutputMux|Out~28, ProcessorMIPS, 1
instance = comp, \OutputMux|and1_inst|andInst[7].and_inst|o , OutputMux|and1_inst|andInst[7].and_inst|o, ProcessorMIPS, 1
instance = comp, \OutputMux|Out~29 , OutputMux|Out~29, ProcessorMIPS, 1
instance = comp, \muxMem|O[7]~7 , muxMem|O[7]~7, ProcessorMIPS, 1
instance = comp, \OutputMux|Out~30 , OutputMux|Out~30, ProcessorMIPS, 1
instance = comp, \ALUUnit|zero~2 , ALUUnit|zero~2, ProcessorMIPS, 1
