// Seed: 3273145628
module module_0 (
    output wand id_0,
    output tri  id_1
);
  wire id_3;
  logic ["" : 1] id_4;
  ;
  logic id_5;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0
    , id_4,
    input  wand id_1,
    output wor  id_2
);
  assign id_0 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 (
    input  wor   id_0,
    output wire  id_1,
    output tri   id_2,
    input  wor   id_3,
    output uwire id_4,
    input  tri1  id_5,
    output tri1  id_6,
    input  wand  id_7,
    input  tri   id_8,
    input  tri0  id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
