$date
  Thu May 18 18:53:57 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module jk_ff_tb $end
$var reg 1 ! j $end
$var reg 1 " k $end
$var reg 1 # c $end
$var reg 1 $ r $end
$var reg 1 % q $end
$scope module jkff $end
$var reg 1 & j $end
$var reg 1 ' k $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * q $end
$var reg 1 + q_int $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
U%
0&
0'
0(
1)
U*
U+
#10000000
1!
1&
#20000000
0!
1"
0&
1'
#30000000
1!
1&
#40000000
0!
0"
1#
0%
0&
0'
1(
0*
0+
#50000000
1!
1&
#60000000
0!
1"
0&
1'
#70000000
1!
1&
#80000000
0!
0"
0#
0$
0&
0'
0(
0)
#90000000
1!
1&
#100000000
0!
1"
0&
1'
#110000000
1!
1&
#120000000
0!
0"
1#
0&
0'
1(
#130000000
1!
1&
#140000000
0!
1"
0&
1'
#150000000
1!
1&
#160000000
