# Verible Verilog Format Configuration
# Default values are used for all settings.

# Basic Formatting Style
--column_limit=100
--indentation_spaces=2
--line_break_penalty=2
--line_terminator=auto
--over_column_limit_penalty=100
--wrap_spaces=4

# Verilog Specific Formatting Style
--assignment_statement_alignment=infer
--case_items_alignment=infer
--class_member_variable_alignment=infer
--compact_indexing_and_selections=true
--distribution_items_alignment=infer
--enum_assignment_statement_alignment=infer
--expand_coverpoints=false
--formal_parameters_alignment=infer
--formal_parameters_indentation=wrap
--module_net_variable_alignment=infer
--named_parameter_alignment=infer
--named_parameter_indentation=wrap
--named_port_alignment=infer
--named_port_indentation=wrap
--port_declarations_alignment=infer
--port_declarations_indentation=wrap
--port_declarations_right_align_packed_dimensions=false
--port_declarations_right_align_unpacked_dimensions=false
--struct_union_members_alignment=infer
--try_wrap_long_lines=false
--wrap_end_else_clauses=false

# Formatter Tool Behavior
--failsafe_success=true
--verify_convergence=true
