Project Information                     d:\work\logi\project\project_logic.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/28/2020 19:28:21

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

project_logic
      EPM7128SLC84-15      3        14       0      62      1           48 %

User Pins:                 3        14       0  



Project Information                     d:\work\logi\project\project_logic.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Node 'led7sg3' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem


Project Information                     d:\work\logi\project\project_logic.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Project Information                     d:\work\logi\project\project_logic.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

project_logic@52                  button1
project_logic@83                  clk
project_logic@33                  leda
project_logic@34                  ledb
project_logic@35                  ledc
project_logic@36                  ledd
project_logic@37                  lede
project_logic@39                  ledf
project_logic@40                  ledg
project_logic@21                  led1
project_logic@20                  led2
project_logic@18                  led3
project_logic@17                  led4
project_logic@16                  led5
project_logic@15                  led6
project_logic@12                  led7
project_logic@11 ---------        led7sg3
project_logic@54                  reset


Project Information                     d:\work\logi\project\project_logic.rpt

** FILE HIERARCHY **



|freq_div:fd0|
|freq_div:fd0|t_ff:t_ff01|
|freq_div:fd0|t_ff:t_ff01|d_ff:d1|
|freq_div:fd0|t_ff:t_ff02|
|freq_div:fd0|t_ff:t_ff02|d_ff:d1|
|freq_div:fd0|t_ff:t_ff03|
|freq_div:fd0|t_ff:t_ff03|d_ff:d1|
|freq_div:fd0|t_ff:t_ff04|
|freq_div:fd0|t_ff:t_ff04|d_ff:d1|
|freq_div:fd0|t_ff:t_ff05|
|freq_div:fd0|t_ff:t_ff05|d_ff:d1|
|freq_div:fd0|t_ff:t_ff06|
|freq_div:fd0|t_ff:t_ff06|d_ff:d1|
|freq_div:fd0|t_ff:t_ff07|
|freq_div:fd0|t_ff:t_ff07|d_ff:d1|
|freq_div:fd0|t_ff:t_ff08|
|freq_div:fd0|t_ff:t_ff08|d_ff:d1|
|freq_div:fd0|t_ff:t_ff09|
|freq_div:fd0|t_ff:t_ff09|d_ff:d1|
|freq_div:fd0|t_ff:t_ff010|
|freq_div:fd0|t_ff:t_ff010|d_ff:d1|
|freq_div:fd0|t_ff:t_ff011|
|freq_div:fd0|t_ff:t_ff011|d_ff:d1|
|freq_div:fd0|t_ff:t_ff012|
|freq_div:fd0|t_ff:t_ff012|d_ff:d1|
|freq_div:fd0|t_ff:t_ff013|
|freq_div:fd0|t_ff:t_ff013|d_ff:d1|
|freq_div:fd0|t_ff:t_ff014|
|freq_div:fd0|t_ff:t_ff014|d_ff:d1|
|freq_div:fd0|t_ff:t_ff015|
|freq_div:fd0|t_ff:t_ff015|d_ff:d1|
|freq_div:fd0|t_ff:t_ff016|
|freq_div:fd0|t_ff:t_ff016|d_ff:d1|
|freq_div:fd0|t_ff:t_ff017|
|freq_div:fd0|t_ff:t_ff017|d_ff:d1|
|freq_div:fd0|t_ff:t_ff018|
|freq_div:fd0|t_ff:t_ff018|d_ff:d1|
|freq_div:fd0|t_ff:t_ff019|
|freq_div:fd0|t_ff:t_ff019|d_ff:d1|
|freq_div:fd0|t_ff:t_ff020|
|freq_div:fd0|t_ff:t_ff020|d_ff:d1|
|counter_3bit:lightcouter|
|counter_3bit:lightcouter|t_ff:t0|
|counter_3bit:lightcouter|t_ff:t0|d_ff:d1|
|counter_3bit:lightcouter|t_ff:t1|
|counter_3bit:lightcouter|t_ff:t1|d_ff:d1|
|counter_3bit:lightcouter|t_ff:t2|
|counter_3bit:lightcouter|t_ff:t2|d_ff:d1|
|freq_div:fd1|
|freq_div:fd1|t_ff:t_ff01|
|freq_div:fd1|t_ff:t_ff01|d_ff:d1|
|freq_div:fd1|t_ff:t_ff02|
|freq_div:fd1|t_ff:t_ff02|d_ff:d1|
|freq_div:fd1|t_ff:t_ff03|
|freq_div:fd1|t_ff:t_ff03|d_ff:d1|
|freq_div:fd1|t_ff:t_ff04|
|freq_div:fd1|t_ff:t_ff04|d_ff:d1|
|freq_div:fd1|t_ff:t_ff05|
|freq_div:fd1|t_ff:t_ff05|d_ff:d1|
|freq_div:fd1|t_ff:t_ff06|
|freq_div:fd1|t_ff:t_ff06|d_ff:d1|
|freq_div:fd1|t_ff:t_ff07|
|freq_div:fd1|t_ff:t_ff07|d_ff:d1|
|freq_div:fd1|t_ff:t_ff08|
|freq_div:fd1|t_ff:t_ff08|d_ff:d1|
|freq_div:fd1|t_ff:t_ff09|
|freq_div:fd1|t_ff:t_ff09|d_ff:d1|
|freq_div:fd1|t_ff:t_ff010|
|freq_div:fd1|t_ff:t_ff010|d_ff:d1|
|freq_div:fd1|t_ff:t_ff011|
|freq_div:fd1|t_ff:t_ff011|d_ff:d1|
|freq_div:fd1|t_ff:t_ff012|
|freq_div:fd1|t_ff:t_ff012|d_ff:d1|
|freq_div:fd1|t_ff:t_ff013|
|freq_div:fd1|t_ff:t_ff013|d_ff:d1|
|freq_div:fd1|t_ff:t_ff014|
|freq_div:fd1|t_ff:t_ff014|d_ff:d1|
|freq_div:fd1|t_ff:t_ff015|
|freq_div:fd1|t_ff:t_ff015|d_ff:d1|
|freq_div:fd1|t_ff:t_ff016|
|freq_div:fd1|t_ff:t_ff016|d_ff:d1|
|freq_div:fd1|t_ff:t_ff017|
|freq_div:fd1|t_ff:t_ff017|d_ff:d1|
|freq_div:fd1|t_ff:t_ff018|
|freq_div:fd1|t_ff:t_ff018|d_ff:d1|
|freq_div:fd1|t_ff:t_ff019|
|freq_div:fd1|t_ff:t_ff019|d_ff:d1|
|freq_div:fd1|t_ff:t_ff020|
|freq_div:fd1|t_ff:t_ff020|d_ff:d1|
|debouncing:db|
|debouncing:db|d_ff:d1|
|debouncing:db|d_ff:d2|
|counter_3bit:scorecouter|
|counter_3bit:scorecouter|t_ff:t0|
|counter_3bit:scorecouter|t_ff:t0|d_ff:d1|
|counter_3bit:scorecouter|t_ff:t1|
|counter_3bit:scorecouter|t_ff:t1|d_ff:d1|
|counter_3bit:scorecouter|t_ff:t2|
|counter_3bit:scorecouter|t_ff:t2|d_ff:d1|
|decode_7seg:decoder|
|dmux3to8:demux|


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

***** Logic for device 'project_logic' compiled without errors.




Device: EPM7128SLC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R  R  R  R     R  R  R                    R  R  R     R  R  R  
              E  E  E  E     E  E  E                    E  E  E     E  E  E  
              S  S  S  S     S  S  S  V                 S  S  S     S  S  S  
              E  E  E  E     E  E  E  C                 E  E  E  V  E  E  E  
              R  R  R  R     R  R  R  C                 R  R  R  C  R  R  R  
              V  V  V  V  G  V  V  V  I  G  G  G  c  G  V  V  V  C  V  V  V  
              E  E  E  E  N  E  E  E  N  N  N  N  l  N  E  E  E  I  E  E  E  
              D  D  D  D  D  D  D  D  T  D  D  D  k  D  D  D  D  O  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    led7 | 12                                                              74 | RESERVED 
   VCCIO | 13                                                              73 | RESERVED 
    #TDI | 14                                                              72 | GND 
    led6 | 15                                                              71 | #TDO 
    led5 | 16                                                              70 | RESERVED 
    led4 | 17                                                              69 | RESERVED 
    led3 | 18                                                              68 | RESERVED 
     GND | 19                                                              67 | RESERVED 
    led2 | 20                                                              66 | VCCIO 
    led1 | 21                                                              65 | RESERVED 
RESERVED | 22                       EPM7128SLC84-15                        64 | RESERVED 
    #TMS | 23                                                              63 | RESERVED 
RESERVED | 24                                                              62 | #TCK 
RESERVED | 25                                                              61 | RESERVED 
   VCCIO | 26                                                              60 | RESERVED 
RESERVED | 27                                                              59 | GND 
RESERVED | 28                                                              58 | RESERVED 
RESERVED | 29                                                              57 | RESERVED 
RESERVED | 30                                                              56 | RESERVED 
RESERVED | 31                                                              55 | RESERVED 
     GND | 32                                                              54 | reset 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              l  l  l  l  l  V  l  l  R  G  V  R  R  R  G  R  R  R  R  b  V  
              e  e  e  e  e  C  e  e  E  N  C  E  E  E  N  E  E  E  E  u  C  
              d  d  d  d  d  C  d  d  S  D  C  S  S  S  D  S  S  S  S  t  C  
              a  b  c  d  e  I  f  g  E     I  E  E  E     E  E  E  E  t  I  
                             O        R     N  R  R  R     R  R  R  R  o  O  
                                      V     T  V  V  V     V  V  V  V  n     
                                      E        E  E  E     E  E  E  E  1     
                                      D        D  D  D     D  D  D  D        


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     1/16(  6%)   1/ 8( 12%)   0/16(  0%)   3/36(  8%) 
B:    LC17 - LC32    16/16(100%)   7/ 8( 87%)   1/16(  6%)  11/36( 30%) 
C:    LC33 - LC48     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64     7/16( 43%)   7/ 8( 87%)   0/16(  0%)   3/36(  8%) 
E:    LC65 - LC80     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
F:    LC81 - LC96     6/16( 37%)   2/ 8( 25%)   0/16(  0%)   6/36( 16%) 
G:   LC97 - LC112    16/16(100%)   1/ 8( 12%)   0/16(  0%)  16/36( 44%) 
H:  LC113 - LC128    16/16(100%)   0/ 8(  0%)   0/16(  0%)  16/36( 44%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            20/64     ( 31%)
Total logic cells used:                         62/128    ( 48%)
Total shareable expanders used:                  1/128    (  1%)
Total Turbo logic cells used:                   62/128    ( 48%)
Total shareable expanders not available (n/a):   0/128    (  0%)
Average fan-in:                                  2.61
Total fan-in:                                   162

Total input pins required:                       3
Total fast input logic cells required:           0
Total output pins required:                     14
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     62
Total flipflops required:                       48
Total product terms required:                  123
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                         7/ 128   (  5%)



Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  52   (80)  (E)      INPUT               0      0   0    0    0    0    1  button1
  83      -   -       INPUT  G            0      0   0    0    0    0    0  clk
  54   (83)  (F)      INPUT               0      0   0    0    0    0    6  reset


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  33     64    D     OUTPUT      t        0      0   0    0    3    0    0  leda
  34     61    D     OUTPUT      t        0      0   0    0    3    0    0  ledb
  35     59    D     OUTPUT      t        0      0   0    0    3    0    0  ledc
  36     57    D     OUTPUT      t        0      0   0    0    3    0    0  ledd
  37     56    D     OUTPUT      t        0      0   0    0    3    0    0  lede
  39     53    D     OUTPUT      t        0      0   0    0    3    0    0  ledf
  40     51    D     OUTPUT      t        0      0   0    0    3    0    0  ledg
  21     19    B     OUTPUT    s t        0      0   0    0    3    0    0  led1
  20     21    B     OUTPUT    s t        0      0   0    0    3    0    0  led2
  18     24    B     OUTPUT    s t        0      0   0    0    3    0    0  led3
  17     25    B     OUTPUT    s t        0      0   0    0    3    0    0  led4
  16     27    B     OUTPUT    s t        0      0   0    0    3    0    0  led5
  15     29    B     OUTPUT    s t        0      0   0    0    3    0    0  led6
  12      3    A     OUTPUT    s t        0      0   0    0    3    0    0  led7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (22)    17    B       TFFE      t        0      0   0    1    1    7    5  |counter_3bit:lightcouter|T_FF:t0|D_FF:d1|:6
   -     18    B       TFFE      t        0      0   0    1    2    7    4  |counter_3bit:lightcouter|T_FF:t1|D_FF:d1|:6
   -     20    B       TFFE      t        0      0   0    1    3    7    3  |counter_3bit:lightcouter|T_FF:t2|D_FF:d1|:6
   -     22    B       TFFE      t        1      1   0    1    5    7    2  |counter_3bit:scorecouter|T_FF:t0|D_FF:d1|:6
   -     26    B       TFFE      t        1      1   0    1    6    7    1  |counter_3bit:scorecouter|T_FF:t1|D_FF:d1|:6
   -     23    B       TFFE      t        1      1   0    1    7    7    0  |counter_3bit:scorecouter|T_FF:t2|D_FF:d1|:6
 (14)    32    B       DFFE      t        0      0   0    1    1    0    4  |Debouncing:db|D_FF:d1|:6
   -     31    B       DFFE      t        0      0   0    0    2    0    3  |Debouncing:db|D_FF:d2|:6
   -     28    B       TFFE   +  t        0      0   0    0    0    0    1  |freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6
   -    124    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6
 (77)   123    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6
   -    122    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6
 (76)   120    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6
   -    119    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6
   -    121    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6
   -    113    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6
 (73)   115    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6
   -    116    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6
 (74)   117    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6
 (75)   118    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6
 (80)   126    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6
   -    127    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6
   -    114    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6
 (79)   125    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6
   -    108    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6
 (81)   128    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff018|D_FF:d1|:6
   -    110    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6
   -    111    G       TFFE      t        0      0   0    0    1    0    3  |freq_div:fd0|T_FF:t_ff020|D_FF:d1|:6
   -     30    B       TFFE   +  t        0      0   0    0    0    0    1  |freq_div:fd1|T_FF:t_ff01|D_FF:d1|:6
 (71)   112    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff02|D_FF:d1|:6
 (65)   101    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff03|D_FF:d1|:6
   -    102    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff04|D_FF:d1|:6
 (64)    99    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff05|D_FF:d1|:6
 (67)   104    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff06|D_FF:d1|:6
 (68)   105    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff07|D_FF:d1|:6
 (70)   109    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff08|D_FF:d1|:6
 (69)   107    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff09|D_FF:d1|:6
   -    106    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff010|D_FF:d1|:6
   -    100    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff011|D_FF:d1|:6
   -    103    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff012|D_FF:d1|:6
   -     98    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff013|D_FF:d1|:6
 (55)    85    F       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff014|D_FF:d1|:6
 (63)    97    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff015|D_FF:d1|:6
 (54)    83    F       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff016|D_FF:d1|:6
   -     81    F       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff017|D_FF:d1|:6
   -     84    F       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff018|D_FF:d1|:6
   -     87    F       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd1|T_FF:t_ff019|D_FF:d1|:6
 (57)    88    F       TFFE      t        0      0   0    0    1    0    2  |freq_div:fd1|T_FF:t_ff020|D_FF:d1|:6


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

           Logic cells placed in LAB 'A'
        +- LC3 led7
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'A':

Pin
83   -> - | - - - - - - - - | <-- clk
LC17 -> * | * * - - - - - - | <-- |counter_3bit:lightcouter|T_FF:t0|D_FF:d1|:6
LC18 -> * | * * - - - - - - | <-- |counter_3bit:lightcouter|T_FF:t1|D_FF:d1|:6
LC20 -> * | * * - - - - - - | <-- |counter_3bit:lightcouter|T_FF:t2|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC17 |counter_3bit:lightcouter|T_FF:t0|D_FF:d1|:6
        | +----------------------------- LC18 |counter_3bit:lightcouter|T_FF:t1|D_FF:d1|:6
        | | +--------------------------- LC20 |counter_3bit:lightcouter|T_FF:t2|D_FF:d1|:6
        | | | +------------------------- LC22 |counter_3bit:scorecouter|T_FF:t0|D_FF:d1|:6
        | | | | +----------------------- LC26 |counter_3bit:scorecouter|T_FF:t1|D_FF:d1|:6
        | | | | | +--------------------- LC23 |counter_3bit:scorecouter|T_FF:t2|D_FF:d1|:6
        | | | | | | +------------------- LC32 |Debouncing:db|D_FF:d1|:6
        | | | | | | | +----------------- LC31 |Debouncing:db|D_FF:d2|:6
        | | | | | | | | +--------------- LC28 |freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6
        | | | | | | | | | +------------- LC30 |freq_div:fd1|T_FF:t_ff01|D_FF:d1|:6
        | | | | | | | | | | +----------- LC19 led1
        | | | | | | | | | | | +--------- LC21 led2
        | | | | | | | | | | | | +------- LC24 led3
        | | | | | | | | | | | | | +----- LC25 led4
        | | | | | | | | | | | | | | +--- LC27 led5
        | | | | | | | | | | | | | | | +- LC29 led6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC17 -> * * * * * * - - - - * * * * * * | * * - - - - - - | <-- |counter_3bit:lightcouter|T_FF:t0|D_FF:d1|:6
LC18 -> - * * * * * - - - - * * * * * * | * * - - - - - - | <-- |counter_3bit:lightcouter|T_FF:t1|D_FF:d1|:6
LC20 -> - - * * * * - - - - * * * * * * | * * - - - - - - | <-- |counter_3bit:lightcouter|T_FF:t2|D_FF:d1|:6
LC22 -> - - - * * * - - - - - - - - - - | - * - * - - - - | <-- |counter_3bit:scorecouter|T_FF:t0|D_FF:d1|:6
LC26 -> - - - - * * - - - - - - - - - - | - * - * - - - - | <-- |counter_3bit:scorecouter|T_FF:t1|D_FF:d1|:6
LC32 -> - - - * * * - * - - - - - - - - | - * - - - - - - | <-- |Debouncing:db|D_FF:d1|:6
LC31 -> - - - * * * - - - - - - - - - - | - * - - - - - - | <-- |Debouncing:db|D_FF:d2|:6

Pin
52   -> - - - - - - * - - - - - - - - - | - * - - - - - - | <-- button1
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
54   -> * * * * * * - - - - - - - - - - | - * - - - - - - | <-- reset
LC111-> * * * - - - - - - - - - - - - - | - * - - - - - - | <-- |freq_div:fd0|T_FF:t_ff020|D_FF:d1|:6
LC88 -> - - - - - - * * - - - - - - - - | - * - - - - - - | <-- |freq_div:fd1|T_FF:t_ff020|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                       Logic cells placed in LAB 'D'
        +------------- LC64 leda
        | +----------- LC61 ledb
        | | +--------- LC59 ledc
        | | | +------- LC57 ledd
        | | | | +----- LC56 lede
        | | | | | +--- LC53 ledf
        | | | | | | +- LC51 ledg
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':

Pin
83   -> - - - - - - - | - - - - - - - - | <-- clk
LC22 -> * * * * * * * | - * - * - - - - | <-- |counter_3bit:scorecouter|T_FF:t0|D_FF:d1|:6
LC26 -> * * * * * * * | - * - * - - - - | <-- |counter_3bit:scorecouter|T_FF:t1|D_FF:d1|:6
LC23 -> * * * * * * * | - - - * - - - - | <-- |counter_3bit:scorecouter|T_FF:t2|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                     Logic cells placed in LAB 'F'
        +----------- LC85 |freq_div:fd1|T_FF:t_ff014|D_FF:d1|:6
        | +--------- LC83 |freq_div:fd1|T_FF:t_ff016|D_FF:d1|:6
        | | +------- LC81 |freq_div:fd1|T_FF:t_ff017|D_FF:d1|:6
        | | | +----- LC84 |freq_div:fd1|T_FF:t_ff018|D_FF:d1|:6
        | | | | +--- LC87 |freq_div:fd1|T_FF:t_ff019|D_FF:d1|:6
        | | | | | +- LC88 |freq_div:fd1|T_FF:t_ff020|D_FF:d1|:6
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'F'
LC      | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC83 -> - * * - - - | - - - - - * - - | <-- |freq_div:fd1|T_FF:t_ff016|D_FF:d1|:6
LC81 -> - - * * - - | - - - - - * - - | <-- |freq_div:fd1|T_FF:t_ff017|D_FF:d1|:6
LC84 -> - - - * * - | - - - - - * - - | <-- |freq_div:fd1|T_FF:t_ff018|D_FF:d1|:6
LC87 -> - - - - * * | - - - - - * - - | <-- |freq_div:fd1|T_FF:t_ff019|D_FF:d1|:6

Pin
83   -> - - - - - - | - - - - - - - - | <-- clk
LC98 -> * - - - - - | - - - - - * - - | <-- |freq_div:fd1|T_FF:t_ff013|D_FF:d1|:6
LC97 -> - * - - - - | - - - - - * - - | <-- |freq_div:fd1|T_FF:t_ff015|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC108 |freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6
        | +----------------------------- LC110 |freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6
        | | +--------------------------- LC111 |freq_div:fd0|T_FF:t_ff020|D_FF:d1|:6
        | | | +------------------------- LC112 |freq_div:fd1|T_FF:t_ff02|D_FF:d1|:6
        | | | | +----------------------- LC101 |freq_div:fd1|T_FF:t_ff03|D_FF:d1|:6
        | | | | | +--------------------- LC102 |freq_div:fd1|T_FF:t_ff04|D_FF:d1|:6
        | | | | | | +------------------- LC99 |freq_div:fd1|T_FF:t_ff05|D_FF:d1|:6
        | | | | | | | +----------------- LC104 |freq_div:fd1|T_FF:t_ff06|D_FF:d1|:6
        | | | | | | | | +--------------- LC105 |freq_div:fd1|T_FF:t_ff07|D_FF:d1|:6
        | | | | | | | | | +------------- LC109 |freq_div:fd1|T_FF:t_ff08|D_FF:d1|:6
        | | | | | | | | | | +----------- LC107 |freq_div:fd1|T_FF:t_ff09|D_FF:d1|:6
        | | | | | | | | | | | +--------- LC106 |freq_div:fd1|T_FF:t_ff010|D_FF:d1|:6
        | | | | | | | | | | | | +------- LC100 |freq_div:fd1|T_FF:t_ff011|D_FF:d1|:6
        | | | | | | | | | | | | | +----- LC103 |freq_div:fd1|T_FF:t_ff012|D_FF:d1|:6
        | | | | | | | | | | | | | | +--- LC98 |freq_div:fd1|T_FF:t_ff013|D_FF:d1|:6
        | | | | | | | | | | | | | | | +- LC97 |freq_div:fd1|T_FF:t_ff015|D_FF:d1|:6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC110-> - * * - - - - - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6
LC112-> - - - * * - - - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff02|D_FF:d1|:6
LC101-> - - - - * * - - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff03|D_FF:d1|:6
LC102-> - - - - - * * - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff04|D_FF:d1|:6
LC99 -> - - - - - - * * - - - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff05|D_FF:d1|:6
LC104-> - - - - - - - * * - - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff06|D_FF:d1|:6
LC105-> - - - - - - - - * * - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff07|D_FF:d1|:6
LC109-> - - - - - - - - - * * - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff08|D_FF:d1|:6
LC107-> - - - - - - - - - - * * - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff09|D_FF:d1|:6
LC106-> - - - - - - - - - - - * * - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff010|D_FF:d1|:6
LC100-> - - - - - - - - - - - - * * - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff011|D_FF:d1|:6
LC103-> - - - - - - - - - - - - - * * - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff012|D_FF:d1|:6

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
LC125-> * - - - - - - - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6
LC128-> - * - - - - - - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd0|T_FF:t_ff018|D_FF:d1|:6
LC30 -> - - - * - - - - - - - - - - - - | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff01|D_FF:d1|:6
LC85 -> - - - - - - - - - - - - - - - * | - - - - - - * - | <-- |freq_div:fd1|T_FF:t_ff014|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                         Logic cells placed in LAB 'H'
        +------------------------------- LC124 |freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6
        | +----------------------------- LC123 |freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6
        | | +--------------------------- LC122 |freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6
        | | | +------------------------- LC120 |freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6
        | | | | +----------------------- LC119 |freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6
        | | | | | +--------------------- LC121 |freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6
        | | | | | | +------------------- LC113 |freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6
        | | | | | | | +----------------- LC115 |freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6
        | | | | | | | | +--------------- LC116 |freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6
        | | | | | | | | | +------------- LC117 |freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6
        | | | | | | | | | | +----------- LC118 |freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6
        | | | | | | | | | | | +--------- LC126 |freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6
        | | | | | | | | | | | | +------- LC127 |freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6
        | | | | | | | | | | | | | +----- LC114 |freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6
        | | | | | | | | | | | | | | +--- LC125 |freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6
        | | | | | | | | | | | | | | | +- LC128 |freq_div:fd0|T_FF:t_ff018|D_FF:d1|:6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC124-> * * - - - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6
LC123-> - * * - - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6
LC122-> - - * * - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6
LC120-> - - - * * - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6
LC119-> - - - - * * - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6
LC121-> - - - - - * * - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6
LC113-> - - - - - - * * - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6
LC115-> - - - - - - - * * - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6
LC116-> - - - - - - - - * * - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6
LC117-> - - - - - - - - - * * - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6
LC118-> - - - - - - - - - - * * - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6
LC126-> - - - - - - - - - - - * * - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6
LC127-> - - - - - - - - - - - - * * - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6
LC114-> - - - - - - - - - - - - - * * - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
LC28 -> * - - - - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6
LC108-> - - - - - - - - - - - - - - - * | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\work\logi\project\project_logic.rpt
project_logic

** EQUATIONS **

button1  : INPUT;
clk      : INPUT;
reset    : INPUT;

-- Node name is 'leda' 
-- Equation name is 'leda', location is LC064, type is output.
 leda    = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC022 &  _LC023 & !_LC026
         #  _LC022 & !_LC023 & !_LC026;

-- Node name is 'ledb' 
-- Equation name is 'ledb', location is LC061, type is output.
 ledb    = LCELL( _EQ002 $  GND);
  _EQ002 = !_LC022 &  _LC023 &  _LC026
         #  _LC022 &  _LC023 & !_LC026;

-- Node name is 'ledc' 
-- Equation name is 'ledc', location is LC059, type is output.
 ledc    = LCELL( _EQ003 $  GND);
  _EQ003 = !_LC022 & !_LC023 &  _LC026;

-- Node name is 'ledd' 
-- Equation name is 'ledd', location is LC057, type is output.
 ledd    = LCELL( _EQ004 $  GND);
  _EQ004 =  _LC022 &  _LC023 &  _LC026
         # !_LC022 &  _LC023 & !_LC026
         #  _LC022 & !_LC023 & !_LC026;

-- Node name is 'lede' 
-- Equation name is 'lede', location is LC056, type is output.
 lede    = LCELL( _EQ005 $  GND);
  _EQ005 =  _LC023 & !_LC026
         #  _LC022;

-- Node name is 'ledf' 
-- Equation name is 'ledf', location is LC053, type is output.
 ledf    = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC022 &  _LC026
         # !_LC023 &  _LC026
         #  _LC022 & !_LC023;

-- Node name is 'ledg' 
-- Equation name is 'ledg', location is LC051, type is output.
 ledg    = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC022 &  _LC023 &  _LC026
         # !_LC023 & !_LC026;

-- Node name is 'led1' = '|dmux3to8:demux|~131~1' 
-- Equation name is 'led1', type is output 
 led1    = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC017 & !_LC018 & !_LC020;

-- Node name is 'led2' = '|dmux3to8:demux|~130~1' 
-- Equation name is 'led2', type is output 
 led2    = LCELL( _EQ009 $  GND);
  _EQ009 = !_LC017 &  _LC018 & !_LC020;

-- Node name is 'led3' = '|dmux3to8:demux|~129~1' 
-- Equation name is 'led3', type is output 
 led3    = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC017 &  _LC018 & !_LC020;

-- Node name is 'led4' = '|dmux3to8:demux|~128~1' 
-- Equation name is 'led4', type is output 
 led4    = LCELL( _EQ011 $  GND);
  _EQ011 = !_LC017 & !_LC018 &  _LC020;

-- Node name is 'led5' = '|dmux3to8:demux|~127~1' 
-- Equation name is 'led5', type is output 
 led5    = LCELL( _EQ012 $  GND);
  _EQ012 =  _LC017 & !_LC018 &  _LC020;

-- Node name is 'led6' = '|dmux3to8:demux|~126~1' 
-- Equation name is 'led6', type is output 
 led6    = LCELL( _EQ013 $  GND);
  _EQ013 = !_LC017 &  _LC018 &  _LC020;

-- Node name is 'led7' = '|dmux3to8:demux|~125~1' 
-- Equation name is 'led7', type is output 
 led7    = LCELL( _EQ014 $  GND);
  _EQ014 =  _LC017 &  _LC018 &  _LC020;

-- Node name is '|counter_3bit:lightcouter|T_FF:t0|D_FF:d1|:6' 
-- Equation name is '_LC017', type is buried 
_LC017   = TFFE( VCC, !_LC111, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightcouter|T_FF:t1|D_FF:d1|:6' 
-- Equation name is '_LC018', type is buried 
_LC018   = TFFE( _LC017, !_LC111, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightcouter|T_FF:t2|D_FF:d1|:6' 
-- Equation name is '_LC020', type is buried 
_LC020   = TFFE( _EQ015, !_LC111, !reset,  VCC,  VCC);
  _EQ015 =  _LC017 &  _LC018;

-- Node name is '|counter_3bit:scorecouter|T_FF:t0|D_FF:d1|:6' 
-- Equation name is '_LC022', type is buried 
_LC022   = TFFE( VCC,  _EQ016, !reset,  VCC,  VCC);
  _EQ016 =  _X001;
  _X001  = EXP( _LC017 &  _LC018 &  _LC020 & !_LC031 &  _LC032);

-- Node name is '|counter_3bit:scorecouter|T_FF:t1|D_FF:d1|:6' 
-- Equation name is '_LC026', type is buried 
_LC026   = TFFE( _LC022,  _EQ017, !reset,  VCC,  VCC);
  _EQ017 =  _X001;
  _X001  = EXP( _LC017 &  _LC018 &  _LC020 & !_LC031 &  _LC032);

-- Node name is '|counter_3bit:scorecouter|T_FF:t2|D_FF:d1|:6' 
-- Equation name is '_LC023', type is buried 
_LC023   = TFFE( _EQ018,  _EQ019, !reset,  VCC,  VCC);
  _EQ018 =  _LC022 &  _LC026;
  _EQ019 =  _X001;
  _X001  = EXP( _LC017 &  _LC018 &  _LC020 & !_LC031 &  _LC032);

-- Node name is '|Debouncing:db|D_FF:d1|:6' 
-- Equation name is '_LC032', type is buried 
_LC032   = DFFE(!button1 $  GND, !_LC088,  VCC,  VCC,  VCC);

-- Node name is '|Debouncing:db|D_FF:d2|:6' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( _LC032 $  GND, !_LC088,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6' 
-- Equation name is '_LC028', type is buried 
_LC028   = TFFE( VCC, GLOBAL(!clk),  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6' 
-- Equation name is '_LC124', type is buried 
_LC124   = TFFE( VCC, !_LC028,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6' 
-- Equation name is '_LC123', type is buried 
_LC123   = TFFE( VCC, !_LC124,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6' 
-- Equation name is '_LC122', type is buried 
_LC122   = TFFE( VCC, !_LC123,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6' 
-- Equation name is '_LC120', type is buried 
_LC120   = TFFE( VCC, !_LC122,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6' 
-- Equation name is '_LC119', type is buried 
_LC119   = TFFE( VCC, !_LC120,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6' 
-- Equation name is '_LC121', type is buried 
_LC121   = TFFE( VCC, !_LC119,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6' 
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( VCC, !_LC121,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6' 
-- Equation name is '_LC115', type is buried 
_LC115   = TFFE( VCC, !_LC113,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6' 
-- Equation name is '_LC116', type is buried 
_LC116   = TFFE( VCC, !_LC115,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6' 
-- Equation name is '_LC117', type is buried 
_LC117   = TFFE( VCC, !_LC116,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6' 
-- Equation name is '_LC118', type is buried 
_LC118   = TFFE( VCC, !_LC117,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6' 
-- Equation name is '_LC126', type is buried 
_LC126   = TFFE( VCC, !_LC118,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6' 
-- Equation name is '_LC127', type is buried 
_LC127   = TFFE( VCC, !_LC126,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6' 
-- Equation name is '_LC114', type is buried 
_LC114   = TFFE( VCC, !_LC127,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6' 
-- Equation name is '_LC125', type is buried 
_LC125   = TFFE( VCC, !_LC114,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6' 
-- Equation name is '_LC108', type is buried 
_LC108   = TFFE( VCC, !_LC125,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff018|D_FF:d1|:6' 
-- Equation name is '_LC128', type is buried 
_LC128   = TFFE( VCC, !_LC108,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6' 
-- Equation name is '_LC110', type is buried 
_LC110   = TFFE( VCC, !_LC128,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff020|D_FF:d1|:6' 
-- Equation name is '_LC111', type is buried 
_LC111   = TFFE( VCC, !_LC110,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff01|D_FF:d1|:6' 
-- Equation name is '_LC030', type is buried 
_LC030   = TFFE( VCC, GLOBAL(!clk),  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff02|D_FF:d1|:6' 
-- Equation name is '_LC112', type is buried 
_LC112   = TFFE( VCC, !_LC030,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff03|D_FF:d1|:6' 
-- Equation name is '_LC101', type is buried 
_LC101   = TFFE( VCC, !_LC112,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff04|D_FF:d1|:6' 
-- Equation name is '_LC102', type is buried 
_LC102   = TFFE( VCC, !_LC101,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff05|D_FF:d1|:6' 
-- Equation name is '_LC099', type is buried 
_LC099   = TFFE( VCC, !_LC102,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff06|D_FF:d1|:6' 
-- Equation name is '_LC104', type is buried 
_LC104   = TFFE( VCC, !_LC099,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff07|D_FF:d1|:6' 
-- Equation name is '_LC105', type is buried 
_LC105   = TFFE( VCC, !_LC104,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff08|D_FF:d1|:6' 
-- Equation name is '_LC109', type is buried 
_LC109   = TFFE( VCC, !_LC105,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff09|D_FF:d1|:6' 
-- Equation name is '_LC107', type is buried 
_LC107   = TFFE( VCC, !_LC109,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff010|D_FF:d1|:6' 
-- Equation name is '_LC106', type is buried 
_LC106   = TFFE( VCC, !_LC107,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff011|D_FF:d1|:6' 
-- Equation name is '_LC100', type is buried 
_LC100   = TFFE( VCC, !_LC106,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff012|D_FF:d1|:6' 
-- Equation name is '_LC103', type is buried 
_LC103   = TFFE( VCC, !_LC100,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff013|D_FF:d1|:6' 
-- Equation name is '_LC098', type is buried 
_LC098   = TFFE( VCC, !_LC103,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff014|D_FF:d1|:6' 
-- Equation name is '_LC085', type is buried 
_LC085   = TFFE( VCC, !_LC098,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff015|D_FF:d1|:6' 
-- Equation name is '_LC097', type is buried 
_LC097   = TFFE( VCC, !_LC085,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff016|D_FF:d1|:6' 
-- Equation name is '_LC083', type is buried 
_LC083   = TFFE( VCC, !_LC097,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff017|D_FF:d1|:6' 
-- Equation name is '_LC081', type is buried 
_LC081   = TFFE( VCC, !_LC083,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff018|D_FF:d1|:6' 
-- Equation name is '_LC084', type is buried 
_LC084   = TFFE( VCC, !_LC081,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff019|D_FF:d1|:6' 
-- Equation name is '_LC087', type is buried 
_LC087   = TFFE( VCC, !_LC084,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd1|T_FF:t_ff020|D_FF:d1|:6' 
-- Equation name is '_LC088', type is buried 
_LC088   = TFFE( VCC, !_LC087,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                     d:\work\logi\project\project_logic.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,928K
