Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 18:14:30 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |           10 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               6 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------+--------------------+------------------+----------------+--------------+
|         Clock Signal         |        Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               | A/next_state_reg[3]_i_2_n_0 | A/E_out[1]_i_1_n_0 |                1 |              2 |         2.00 |
|  A/next_state_reg[3]_i_2_n_0 |                             |                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG               | A/timer1_carry__2_n_0       | rst_IBUF           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | A/next_state_reg[3]_i_2_n_0 | A/E_out[0]_i_1_n_0 |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG               | A/state_out[3]_i_1_n_0      |                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | A/next_state_reg[3]_i_2_n_0 |                    |                9 |             14 |         1.56 |
|  clk_IBUF_BUFG               |                             | rst_IBUF           |                8 |             32 |         4.00 |
+------------------------------+-----------------------------+--------------------+------------------+----------------+--------------+


