# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module CRA_4bit
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/mult_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/mult_toplevel.sv 
# -- Compiling module mult_toplevel
# 
# Top level modules:
# 	mult_toplevel
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/X.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/X.sv 
# -- Compiling module x_reg
# 
# Top level modules:
# 	x_reg
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mggam/Documents/Sophomore/Sem\ 2/ECE\ 385/Lab\ 4/Files {C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:07:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files" C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/testbench.sv(62): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 01:07:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:07:33 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.mult_toplevel
# Loading work.control
# Loading work.ripple_adder
# Loading work.CRA_4bit
# Loading work.full_adder
# Loading work.x_reg
# Loading work.reg_8
# Loading work.counter
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1500 ns
# ** Warning: (vsim-8315) C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/control.sv(24): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel1/control_unit
# ** Warning: (vsim-8315) C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 4/Files/control.sv(24): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/toplevel1/control_unit
# End time: 01:14:40 on Feb 15,2023, Elapsed time: 0:07:07
# Errors: 0, Warnings: 2
