{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728450676748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728450676750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 02:11:16 2024 " "Processing started: Wed Oct 09 02:11:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728450676750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450676750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450676750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728450677582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728450677582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.bdf" "" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450692983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450692983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_de_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_de_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor_de_clock-Behavioral " "Found design unit 1: Conversor_de_clock-Behavioral" {  } { { "Conversor_de_clock.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/Conversor_de_clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor_de_clock " "Found entity 1: Conversor_de_clock" {  } { { "Conversor_de_clock.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/Conversor_de_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_4bits-Behavioral " "Found design unit 1: contador_4bits-Behavioral" {  } { { "contador_4bits.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/contador_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693635 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_4bits " "Found entity 1: contador_4bits" {  } { { "contador_4bits.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/contador_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-Behavioral " "Found design unit 1: relogio-Behavioral" {  } { { "relogio.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/relogio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693639 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/relogio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarme-Behavioral " "Found design unit 1: alarme-Behavioral" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarme " "Found entity 1: alarme" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_display-Behavioral " "Found design unit 1: seletor_display-Behavioral" {  } { { "seletor_display.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/seletor_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693646 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_display " "Found entity 1: seletor_display" {  } { { "seletor_display.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/seletor_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_ajuste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_ajuste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_ajuste-Behavioral " "Found design unit 1: seletor_ajuste-Behavioral" {  } { { "seletor_ajuste.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/seletor_ajuste.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693650 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_ajuste " "Found entity 1: seletor_ajuste" {  } { { "seletor_ajuste.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/seletor_ajuste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_saidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerenciador_saidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerenciador_saidas-Behavioral " "Found design unit 1: gerenciador_saidas-Behavioral" {  } { { "gerenciador_saidas.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/gerenciador_saidas.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693654 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerenciador_saidas " "Found entity 1: gerenciador_saidas" {  } { { "gerenciador_saidas.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/gerenciador_saidas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadores-Behavioral " "Found design unit 1: comparadores-Behavioral" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693657 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadores " "Found entity 1: comparadores" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.bdf" "" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/LCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_vhdl_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lcd_vhdl_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_vhdl_package " "Found design unit 1: lcd_vhdl_package" {  } { { "lcd_vhdl_package.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_vhdl_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lcd_vhdl_package-body " "Found design unit 2: lcd_vhdl_package-body" {  } { { "lcd_vhdl_package.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_vhdl_package.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_logic-bhv " "Found design unit 1: lcd_logic-bhv" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693668 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-bhv " "Found design unit 1: lcd_controller-bhv" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693671 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728450693671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450693671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728450693800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:inst " "Elaborating entity \"LCD\" for hierarchy \"LCD:inst\"" {  } { { "principal.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 608 496 736 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller LCD:inst\|lcd_controller:inst2 " "Elaborating entity \"lcd_controller\" for hierarchy \"LCD:inst\|lcd_controller:inst2\"" {  } { { "LCD.bdf" "inst2" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/LCD.bdf" { { 240 528 736 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic LCD:inst\|lcd_logic:inst1 " "Elaborating entity \"lcd_logic\" for hierarchy \"LCD:inst\|lcd_logic:inst1\"" {  } { { "LCD.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/LCD.bdf" { { 272 184 432 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693851 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase_Relogio lcd_logic.vhd(25) " "VHDL Signal Declaration warning at lcd_logic.vhd(25): used explicit default value for signal \"frase_Relogio\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693861 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase_Ajuste_Relogio lcd_logic.vhd(26) " "VHDL Signal Declaration warning at lcd_logic.vhd(26): used explicit default value for signal \"frase_Ajuste_Relogio\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693861 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase_Ajuste_Alarme1 lcd_logic.vhd(27) " "VHDL Signal Declaration warning at lcd_logic.vhd(27): used explicit default value for signal \"frase_Ajuste_Alarme1\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693861 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase_Ajuste_Alarme2 lcd_logic.vhd(28) " "VHDL Signal Declaration warning at lcd_logic.vhd(28): used explicit default value for signal \"frase_Ajuste_Alarme2\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693861 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase_Ajuste_Alarme3 lcd_logic.vhd(29) " "VHDL Signal Declaration warning at lcd_logic.vhd(29): used explicit default value for signal \"frase_Ajuste_Alarme3\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693861 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase1_1 lcd_logic.vhd(35) " "VHDL Signal Declaration warning at lcd_logic.vhd(35): used explicit default value for signal \"frase1_1\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase1_2 lcd_logic.vhd(36) " "VHDL Signal Declaration warning at lcd_logic.vhd(36): used explicit default value for signal \"frase1_2\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase2_1 lcd_logic.vhd(38) " "VHDL Signal Declaration warning at lcd_logic.vhd(38): used explicit default value for signal \"frase2_1\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase2_2 lcd_logic.vhd(39) " "VHDL Signal Declaration warning at lcd_logic.vhd(39): used explicit default value for signal \"frase2_2\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase3_1 lcd_logic.vhd(41) " "VHDL Signal Declaration warning at lcd_logic.vhd(41): used explicit default value for signal \"frase3_1\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase3_2 lcd_logic.vhd(42) " "VHDL Signal Declaration warning at lcd_logic.vhd(42): used explicit default value for signal \"frase3_2\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase4_1 lcd_logic.vhd(44) " "VHDL Signal Declaration warning at lcd_logic.vhd(44): used explicit default value for signal \"frase4_1\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase4_2 lcd_logic.vhd(45) " "VHDL Signal Declaration warning at lcd_logic.vhd(45): used explicit default value for signal \"frase4_2\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase5_1 lcd_logic.vhd(47) " "VHDL Signal Declaration warning at lcd_logic.vhd(47): used explicit default value for signal \"frase5_1\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "frase5_2 lcd_logic.vhd(48) " "VHDL Signal Declaration warning at lcd_logic.vhd(48): used explicit default value for signal \"frase5_2\" because signal was never assigned a value" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_3_seg lcd_logic.vhd(66) " "VHDL Process Statement warning at lcd_logic.vhd(66): signal \"clk_3_seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450693862 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado lcd_logic.vhd(66) " "VHDL Process Statement warning at lcd_logic.vhd(66): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_logic.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/lcd_logic.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450693863 "|principal|LCD:inst|lcd_logic:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_de_clock Conversor_de_clock:inst9 " "Elaborating entity \"Conversor_de_clock\" for hierarchy \"Conversor_de_clock:inst9\"" {  } { { "principal.bdf" "inst9" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 312 -40 112 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_de_clock Conversor_de_clock:inst5 " "Elaborating entity \"Conversor_de_clock\" for hierarchy \"Conversor_de_clock:inst5\"" {  } { { "principal.bdf" "inst5" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 160 -40 112 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_ajuste seletor_ajuste:inst26 " "Elaborating entity \"seletor_ajuste\" for hierarchy \"seletor_ajuste:inst26\"" {  } { { "principal.bdf" "inst26" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 264 536 696 376 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_reg seletor_ajuste.vhd(34) " "VHDL Process Statement warning at seletor_ajuste.vhd(34): signal \"count_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor_ajuste.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/seletor_ajuste.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450693976 "|principal|seletor_ajuste:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerenciador_saidas gerenciador_saidas:inst1 " "Elaborating entity \"gerenciador_saidas\" for hierarchy \"gerenciador_saidas:inst1\"" {  } { { "principal.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 88 1912 2152 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450693990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarme alarme:inst7 " "Elaborating entity \"alarme\" for hierarchy \"alarme:inst7\"" {  } { { "principal.bdf" "inst7" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 408 1216 1440 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor_ajuste alarme.vhd(44) " "VHDL Process Statement warning at alarme.vhd(44): signal \"seletor_ajuste\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694019 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida1 alarme.vhd(58) " "VHDL Process Statement warning at alarme.vhd(58): signal \"temp_saida1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694019 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida2 alarme.vhd(59) " "VHDL Process Statement warning at alarme.vhd(59): signal \"temp_saida2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694019 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida3 alarme.vhd(60) " "VHDL Process Statement warning at alarme.vhd(60): signal \"temp_saida3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694020 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida4 alarme.vhd(61) " "VHDL Process Statement warning at alarme.vhd(61): signal \"temp_saida4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694020 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida5 alarme.vhd(62) " "VHDL Process Statement warning at alarme.vhd(62): signal \"temp_saida5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694020 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida6 alarme.vhd(63) " "VHDL Process Statement warning at alarme.vhd(63): signal \"temp_saida6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694020 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida1 alarme.vhd(67) " "VHDL Process Statement warning at alarme.vhd(67): signal \"temp_saida1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694020 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida2 alarme.vhd(75) " "VHDL Process Statement warning at alarme.vhd(75): signal \"temp_saida2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694020 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida3 alarme.vhd(83) " "VHDL Process Statement warning at alarme.vhd(83): signal \"temp_saida3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694021 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida4 alarme.vhd(91) " "VHDL Process Statement warning at alarme.vhd(91): signal \"temp_saida4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694021 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida5 alarme.vhd(99) " "VHDL Process Statement warning at alarme.vhd(99): signal \"temp_saida5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694021 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida6 alarme.vhd(99) " "VHDL Process Statement warning at alarme.vhd(99): signal \"temp_saida6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694021 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_saida6 alarme.vhd(107) " "VHDL Process Statement warning at alarme.vhd(107): signal \"temp_saida6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694022 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock1 alarme.vhd(42) " "VHDL Process Statement warning at alarme.vhd(42): inferring latch(es) for signal or variable \"clock1\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728450694022 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock2 alarme.vhd(42) " "VHDL Process Statement warning at alarme.vhd(42): inferring latch(es) for signal or variable \"clock2\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728450694023 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock3 alarme.vhd(42) " "VHDL Process Statement warning at alarme.vhd(42): inferring latch(es) for signal or variable \"clock3\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728450694023 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock4 alarme.vhd(42) " "VHDL Process Statement warning at alarme.vhd(42): inferring latch(es) for signal or variable \"clock4\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728450694023 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock5 alarme.vhd(42) " "VHDL Process Statement warning at alarme.vhd(42): inferring latch(es) for signal or variable \"clock5\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728450694023 "|principal|alarme:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock6 alarme.vhd(42) " "VHDL Process Statement warning at alarme.vhd(42): inferring latch(es) for signal or variable \"clock6\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728450694023 "|principal|alarme:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock6 alarme.vhd(42) " "Inferred latch for \"clock6\" at alarme.vhd(42)" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450694024 "|principal|alarme:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock5 alarme.vhd(42) " "Inferred latch for \"clock5\" at alarme.vhd(42)" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450694025 "|principal|alarme:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock4 alarme.vhd(42) " "Inferred latch for \"clock4\" at alarme.vhd(42)" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450694025 "|principal|alarme:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock3 alarme.vhd(42) " "Inferred latch for \"clock3\" at alarme.vhd(42)" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450694025 "|principal|alarme:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock2 alarme.vhd(42) " "Inferred latch for \"clock2\" at alarme.vhd(42)" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450694025 "|principal|alarme:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock1 alarme.vhd(42) " "Inferred latch for \"clock1\" at alarme.vhd(42)" {  } { { "alarme.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450694025 "|principal|alarme:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bits alarme:inst7\|contador_4bits:contador1 " "Elaborating entity \"contador_4bits\" for hierarchy \"alarme:inst7\|contador_4bits:contador1\"" {  } { { "alarme.vhd" "contador1" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/alarme.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_display seletor_display:inst27 " "Elaborating entity \"seletor_display\" for hierarchy \"seletor_display:inst27\"" {  } { { "principal.bdf" "inst27" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 432 536 704 544 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relogio relogio:inst41 " "Elaborating entity \"relogio\" for hierarchy \"relogio:inst41\"" {  } { { "principal.bdf" "inst41" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 152 1216 1440 296 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadores comparadores:inst46 " "Elaborating entity \"comparadores\" for hierarchy \"comparadores:inst46\"" {  } { { "principal.bdf" "inst46" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 720 1800 1976 896 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparador1 comparadores.vhd(18) " "VHDL Process Statement warning at comparadores.vhd(18): signal \"comparador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694150 "|principal|comparadores:inst46"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_buzzer1 comparadores.vhd(19) " "VHDL Process Statement warning at comparadores.vhd(19): signal \"clk_buzzer1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694151 "|principal|comparadores:inst46"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparador2 comparadores.vhd(20) " "VHDL Process Statement warning at comparadores.vhd(20): signal \"comparador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694151 "|principal|comparadores:inst46"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_buzzer2 comparadores.vhd(21) " "VHDL Process Statement warning at comparadores.vhd(21): signal \"clk_buzzer2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694151 "|principal|comparadores:inst46"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparador3 comparadores.vhd(22) " "VHDL Process Statement warning at comparadores.vhd(22): signal \"comparador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694151 "|principal|comparadores:inst46"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_buzzer3 comparadores.vhd(23) " "VHDL Process Statement warning at comparadores.vhd(23): signal \"clk_buzzer3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/comparadores.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728450694151 "|principal|comparadores:inst46"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_de_clock Conversor_de_clock:inst3 " "Elaborating entity \"Conversor_de_clock\" for hierarchy \"Conversor_de_clock:inst3\"" {  } { { "principal.bdf" "inst3" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 472 -40 112 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_de_clock Conversor_de_clock:inst4 " "Elaborating entity \"Conversor_de_clock\" for hierarchy \"Conversor_de_clock:inst4\"" {  } { { "principal.bdf" "inst4" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 632 -40 112 712 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_de_clock Conversor_de_clock:inst6 " "Elaborating entity \"Conversor_de_clock\" for hierarchy \"Conversor_de_clock:inst6\"" {  } { { "principal.bdf" "inst6" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 792 -40 112 872 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450694207 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "principal.bdf" "" { Schematic "C:/Users/lucas/OneDrive/햞ea de Trabalho/Projeto3_organizado/principal.bdf" { { 632 752 928 648 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728450697481 "|principal|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728450697481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728450697648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728450699891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728450699891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "963 " "Implemented 963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728450700096 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728450700096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "946 " "Implemented 946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728450700096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728450700096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728450700131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 02:11:40 2024 " "Processing ended: Wed Oct 09 02:11:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728450700131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728450700131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728450700131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728450700131 ""}
