/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* dynports =  1  *)
(* hdlname = "\\add_upper_lower_half_clk" *)
(* src = "ft_axi_fifo.v:141.1-173.10" *)
module \$paramod\add_upper_lower_half_clk\N=s32'00000000000000000000000001000000 (clk, rst, in_signal, out_signal);
  (* force_downto = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 32" *)
  wire [32:0] _00_;
  (* force_downto = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [32:0] _01_;
  (* force_downto = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 32 33 34 35" *)
  wire [35:0] _02_;
  (* force_downto = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "33 34 35" *)
  wire [35:0] _03_;
  (* src = "ft_axi_fifo.v:144.17-144.20" *)
  input clk;
  wire clk;
  (* src = "ft_axi_fifo.v:146.25-146.34" *)
  input [63:0] in_signal;
  wire [63:0] in_signal;
  (* src = "ft_axi_fifo.v:153.20-153.30" *)
  wire [31:0] lower_half;
  (* src = "ft_axi_fifo.v:148.25-148.35" *)
  output [63:0] out_signal;
  wire [63:0] out_signal;
  (* src = "ft_axi_fifo.v:145.17-145.20" *)
  input rst;
  wire rst;
  (* src = "ft_axi_fifo.v:152.21-152.29" *)
  wire [32:0] sum_half;
  (* src = "ft_axi_fifo.v:154.20-154.30" *)
  wire [31:0] upper_half;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _04_ (
    .I0(in_signal[32]),
    .I1(in_signal[0]),
    .O(_01_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _05_ (
    .I0(in_signal[33]),
    .I1(in_signal[1]),
    .O(_01_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _06_ (
    .I0(in_signal[34]),
    .I1(in_signal[2]),
    .O(_01_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _07_ (
    .I0(in_signal[35]),
    .I1(in_signal[3]),
    .O(_01_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _08_ (
    .I0(in_signal[36]),
    .I1(in_signal[4]),
    .O(_01_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _09_ (
    .I0(in_signal[37]),
    .I1(in_signal[5]),
    .O(_01_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _10_ (
    .I0(in_signal[38]),
    .I1(in_signal[6]),
    .O(_01_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _11_ (
    .I0(in_signal[39]),
    .I1(in_signal[7]),
    .O(_01_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _12_ (
    .I0(in_signal[40]),
    .I1(in_signal[8]),
    .O(_01_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _13_ (
    .I0(in_signal[41]),
    .I1(in_signal[9]),
    .O(_01_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _14_ (
    .I0(in_signal[42]),
    .I1(in_signal[10]),
    .O(_01_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _15_ (
    .I0(in_signal[43]),
    .I1(in_signal[11]),
    .O(_01_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _16_ (
    .I0(in_signal[44]),
    .I1(in_signal[12]),
    .O(_01_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _17_ (
    .I0(in_signal[45]),
    .I1(in_signal[13]),
    .O(_01_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _18_ (
    .I0(in_signal[46]),
    .I1(in_signal[14]),
    .O(_01_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _19_ (
    .I0(in_signal[47]),
    .I1(in_signal[15]),
    .O(_01_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _20_ (
    .I0(in_signal[48]),
    .I1(in_signal[16]),
    .O(_01_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _21_ (
    .I0(in_signal[49]),
    .I1(in_signal[17]),
    .O(_01_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _22_ (
    .I0(in_signal[50]),
    .I1(in_signal[18]),
    .O(_01_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _23_ (
    .I0(in_signal[51]),
    .I1(in_signal[19]),
    .O(_01_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _24_ (
    .I0(in_signal[52]),
    .I1(in_signal[20]),
    .O(_01_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _25_ (
    .I0(in_signal[53]),
    .I1(in_signal[21]),
    .O(_01_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _26_ (
    .I0(in_signal[54]),
    .I1(in_signal[22]),
    .O(_01_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _27_ (
    .I0(in_signal[55]),
    .I1(in_signal[23]),
    .O(_01_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _28_ (
    .I0(in_signal[56]),
    .I1(in_signal[24]),
    .O(_01_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _29_ (
    .I0(in_signal[57]),
    .I1(in_signal[25]),
    .O(_01_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _30_ (
    .I0(in_signal[58]),
    .I1(in_signal[26]),
    .O(_01_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _31_ (
    .I0(in_signal[59]),
    .I1(in_signal[27]),
    .O(_01_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _32_ (
    .I0(in_signal[60]),
    .I1(in_signal[28]),
    .O(_01_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _33_ (
    .I0(in_signal[61]),
    .I1(in_signal[29]),
    .O(_01_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _34_ (
    .I0(in_signal[62]),
    .I1(in_signal[30]),
    .O(_01_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _35_ (
    .I0(in_signal[63]),
    .I1(in_signal[31]),
    .O(_01_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _36_ (
    .CI(1'h0),
    .CO(_00_[3:0]),
    .CYINIT(1'h0),
    .DI(in_signal[35:32]),
    .O(sum_half[3:0]),
    .S(_01_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _37_ (
    .CI(_00_[3]),
    .CO(_00_[7:4]),
    .CYINIT(1'h0),
    .DI(in_signal[39:36]),
    .O(sum_half[7:4]),
    .S(_01_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _38_ (
    .CI(_00_[7]),
    .CO(_00_[11:8]),
    .CYINIT(1'h0),
    .DI(in_signal[43:40]),
    .O(sum_half[11:8]),
    .S(_01_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _39_ (
    .CI(_00_[11]),
    .CO(_00_[15:12]),
    .CYINIT(1'h0),
    .DI(in_signal[47:44]),
    .O(sum_half[15:12]),
    .S(_01_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _40_ (
    .CI(_00_[15]),
    .CO(_00_[19:16]),
    .CYINIT(1'h0),
    .DI(in_signal[51:48]),
    .O(sum_half[19:16]),
    .S(_01_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _41_ (
    .CI(_00_[19]),
    .CO(_00_[23:20]),
    .CYINIT(1'h0),
    .DI(in_signal[55:52]),
    .O(sum_half[23:20]),
    .S(_01_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _42_ (
    .CI(_00_[23]),
    .CO(_00_[27:24]),
    .CYINIT(1'h0),
    .DI(in_signal[59:56]),
    .O(sum_half[27:24]),
    .S(_01_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _43_ (
    .CI(_00_[27]),
    .CO(_00_[31:28]),
    .CYINIT(1'h0),
    .DI(in_signal[63:60]),
    .O(sum_half[31:28]),
    .S(_01_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:157.23-157.46|/usr/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _44_ (
    .CI(_00_[31]),
    .CO({ _02_[35:33], _00_[32] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _03_[35:33], sum_half[32] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _45_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[0]),
    .Q(out_signal[0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _46_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[1]),
    .Q(out_signal[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _47_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[2]),
    .Q(out_signal[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _48_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[3]),
    .Q(out_signal[3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _49_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[4]),
    .Q(out_signal[4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _50_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[5]),
    .Q(out_signal[5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _51_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[6]),
    .Q(out_signal[6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _52_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[7]),
    .Q(out_signal[7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _53_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[8]),
    .Q(out_signal[8]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _54_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[9]),
    .Q(out_signal[9]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _55_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[10]),
    .Q(out_signal[10]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _56_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[11]),
    .Q(out_signal[11]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _57_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[12]),
    .Q(out_signal[12]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _58_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[13]),
    .Q(out_signal[13]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _59_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[14]),
    .Q(out_signal[14]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _60_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[15]),
    .Q(out_signal[15]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _61_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[16]),
    .Q(out_signal[16]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _62_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[17]),
    .Q(out_signal[17]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _63_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[18]),
    .Q(out_signal[18]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _64_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[19]),
    .Q(out_signal[19]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _65_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[20]),
    .Q(out_signal[20]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _66_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[21]),
    .Q(out_signal[21]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _67_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[22]),
    .Q(out_signal[22]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _68_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[23]),
    .Q(out_signal[23]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _69_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[24]),
    .Q(out_signal[24]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _70_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[25]),
    .Q(out_signal[25]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _71_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[26]),
    .Q(out_signal[26]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _72_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[27]),
    .Q(out_signal[27]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _73_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[28]),
    .Q(out_signal[28]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _74_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[29]),
    .Q(out_signal[29]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _75_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[30]),
    .Q(out_signal[30]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _76_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[31]),
    .Q(out_signal[31]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:164.5-171.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _77_ (
    .C(clk),
    .CE(1'h1),
    .D(sum_half[32]),
    .Q(out_signal[32]),
    .R(rst)
  );
  assign _01_[32] = 1'h0;
  assign _02_[32:0] = _00_;
  assign _03_[32:0] = sum_half;
  assign lower_half = in_signal[31:0];
  assign out_signal[63:33] = { out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32], out_signal[32] };
  assign upper_half = in_signal[63:32];
endmodule

(* hdlname = "\\ft_axi_fifo" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "ft_axi_fifo.v:1.1-136.10" *)
module ft_axi_fifo(s_axis_aclk, s_axis_aresetn, m_axis_aclk, m_axis_aresetn, s_axis_tdata, s_axis_tkeep, s_axis_tlast, s_axis_tready, s_axis_tvalid, m_axis_tdata, m_axis_tkeep, m_axis_tlast, m_axis_tready, m_axis_tvalid, leds_4bits_tri_o);
  (* src = "ft_axi_fifo.v:77.5-126.8" *)
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  (* src = "ft_axi_fifo.v:61.14-61.21" *)
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _203_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire _204_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _205_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _206_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _207_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _208_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _209_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _210_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _211_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _212_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _213_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _214_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _215_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _216_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _217_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _218_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _219_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _220_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _221_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _222_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _223_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _224_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _225_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _226_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _227_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _228_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _229_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _230_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _231_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _232_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _233_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _234_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _235_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _236_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _237_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _238_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _239_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _240_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _241_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _242_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _243_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _244_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _245_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _246_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _247_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _248_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _249_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _250_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _251_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _252_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _253_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _254_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _255_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _256_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _257_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _258_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _259_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _260_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _261_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _262_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _263_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _264_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _265_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _266_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _267_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _268_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _269_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _270_;
  (* src = "ft_axi_fifo.v:34.5-34.12" *)
  wire XOR_reg;
  (* src = "ft_axi_fifo.v:68.12-68.27" *)
  wire able_to_process;
  (* src = "ft_axi_fifo.v:35.66-35.83" *)
  wire enable_next_cycle;
  (* src = "ft_axi_fifo.v:26.23-26.39" *)
  output [3:0] leds_4bits_tri_o;
  wire [3:0] leds_4bits_tri_o;
  (* src = "ft_axi_fifo.v:9.18-9.29" *)
  output m_axis_aclk;
  wire m_axis_aclk;
  (* src = "ft_axi_fifo.v:10.18-10.32" *)
  output m_axis_aresetn;
  wire m_axis_aresetn;
  (* src = "ft_axi_fifo.v:19.36-19.48" *)
  output [63:0] m_axis_tdata;
  wire [63:0] m_axis_tdata;
  (* src = "ft_axi_fifo.v:20.37-20.49" *)
  output [7:0] m_axis_tkeep;
  wire [7:0] m_axis_tkeep;
  (* src = "ft_axi_fifo.v:21.25-21.37" *)
  output m_axis_tlast;
  wire m_axis_tlast;
  (* src = "ft_axi_fifo.v:35.22-35.36" *)
  wire m_axis_tlast_r;
  (* src = "ft_axi_fifo.v:22.25-22.38" *)
  input m_axis_tready;
  wire m_axis_tready;
  (* src = "ft_axi_fifo.v:23.25-23.38" *)
  output m_axis_tvalid;
  wire m_axis_tvalid;
  (* src = "ft_axi_fifo.v:35.38-35.53" *)
  wire m_axis_tvalid_r;
  (* src = "ft_axi_fifo.v:30.24-30.36" *)
  wire [63:0] module_input;
  (* src = "ft_axi_fifo.v:31.24-31.37" *)
  wire [63:0] module_output;
  (* src = "ft_axi_fifo.v:30.38-30.55" *)
  wire [63:0] reg_module_output;
  (* src = "ft_axi_fifo.v:35.85-35.94" *)
  wire reg_tlast;
  (* src = "ft_axi_fifo.v:6.17-6.28" *)
  input s_axis_aclk;
  wire s_axis_aclk;
  (* src = "ft_axi_fifo.v:7.17-7.31" *)
  input s_axis_aresetn;
  wire s_axis_aresetn;
  (* src = "ft_axi_fifo.v:13.36-13.48" *)
  input [63:0] s_axis_tdata;
  wire [63:0] s_axis_tdata;
  (* src = "ft_axi_fifo.v:14.36-14.48" *)
  input [7:0] s_axis_tkeep;
  wire [7:0] s_axis_tkeep;
  (* src = "ft_axi_fifo.v:15.24-15.36" *)
  input s_axis_tlast;
  wire s_axis_tlast;
  (* src = "ft_axi_fifo.v:16.24-16.37" *)
  output s_axis_tready;
  wire s_axis_tready;
  (* src = "ft_axi_fifo.v:35.5-35.20" *)
  wire s_axis_tready_r;
  (* src = "ft_axi_fifo.v:17.24-17.37" *)
  input s_axis_tvalid;
  wire s_axis_tvalid;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hbf00)
  ) _271_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_204_),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd12517376)
  ) _272_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[5]),
    .I4(_204_),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hbf)
  ) _273_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .O(able_to_process)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _274_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _275_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_270_[3]),
    .I4(_263_[3]),
    .I5(_207_[5]),
    .O(_071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _276_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_269_[4]),
    .I5(_207_[5]),
    .O(_082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _277_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_268_[4]),
    .I5(_207_[5]),
    .O(_093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _278_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_267_[4]),
    .I5(_207_[5]),
    .O(_104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _279_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_266_[4]),
    .I5(_207_[5]),
    .O(_115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _280_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_265_[4]),
    .I5(_207_[5]),
    .O(_126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _281_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_264_[4]),
    .I5(_207_[5]),
    .O(_131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _282_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_263_[3]),
    .I4(_263_[4]),
    .I5(_207_[5]),
    .O(_132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _283_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_262_[3]),
    .I4(_255_[3]),
    .I5(_207_[5]),
    .O(_133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _284_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_261_[4]),
    .I5(_207_[5]),
    .O(_134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _285_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_260_[4]),
    .I5(_207_[5]),
    .O(_072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _286_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_259_[4]),
    .I5(_207_[5]),
    .O(_073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _287_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_258_[4]),
    .I5(_207_[5]),
    .O(_074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _288_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_257_[4]),
    .I5(_207_[5]),
    .O(_075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _289_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_256_[4]),
    .I5(_207_[5]),
    .O(_076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _290_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_255_[3]),
    .I4(_255_[4]),
    .I5(_207_[5]),
    .O(_077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _291_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_254_[3]),
    .I4(_247_[3]),
    .I5(_207_[5]),
    .O(_078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _292_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_253_[4]),
    .I5(_207_[5]),
    .O(_079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _293_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_252_[4]),
    .I5(_207_[5]),
    .O(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _294_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_251_[4]),
    .I5(_207_[5]),
    .O(_081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _295_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_250_[4]),
    .I5(_207_[5]),
    .O(_083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _296_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_249_[4]),
    .I5(_207_[5]),
    .O(_084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _297_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_248_[4]),
    .I5(_207_[5]),
    .O(_085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _298_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_247_[3]),
    .I4(_247_[4]),
    .I5(_207_[5]),
    .O(_086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _299_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_246_[3]),
    .I4(_239_[3]),
    .I5(_207_[5]),
    .O(_087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _300_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_245_[4]),
    .I5(_207_[5]),
    .O(_088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _301_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_244_[4]),
    .I5(_207_[5]),
    .O(_089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _302_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_243_[4]),
    .I5(_207_[5]),
    .O(_090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _303_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_242_[4]),
    .I5(_207_[5]),
    .O(_091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _304_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_241_[4]),
    .I5(_207_[5]),
    .O(_092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _305_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_240_[4]),
    .I5(_207_[5]),
    .O(_094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _306_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_239_[3]),
    .I4(_239_[4]),
    .I5(_207_[5]),
    .O(_095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _307_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_238_[3]),
    .I4(_231_[3]),
    .I5(_207_[5]),
    .O(_096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _308_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_237_[4]),
    .I5(_207_[5]),
    .O(_097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _309_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_236_[4]),
    .I5(_207_[5]),
    .O(_098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _310_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_235_[4]),
    .I5(_207_[5]),
    .O(_099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _311_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_234_[4]),
    .I5(_207_[5]),
    .O(_100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _312_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_233_[4]),
    .I5(_207_[5]),
    .O(_101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _313_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_232_[4]),
    .I5(_207_[5]),
    .O(_102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _314_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_231_[3]),
    .I4(_231_[4]),
    .I5(_207_[5]),
    .O(_103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _315_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_230_[3]),
    .I4(_223_[3]),
    .I5(_207_[5]),
    .O(_105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _316_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_229_[4]),
    .I5(_207_[5]),
    .O(_106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _317_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_228_[4]),
    .I5(_207_[5]),
    .O(_107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _318_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_227_[4]),
    .I5(_207_[5]),
    .O(_108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _319_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_226_[4]),
    .I5(_207_[5]),
    .O(_109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _320_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_225_[4]),
    .I5(_207_[5]),
    .O(_110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _321_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_224_[4]),
    .I5(_207_[5]),
    .O(_111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _322_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_223_[3]),
    .I4(_223_[4]),
    .I5(_207_[5]),
    .O(_112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _323_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_222_[3]),
    .I4(_215_[3]),
    .I5(_207_[5]),
    .O(_113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _324_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_221_[4]),
    .I5(_207_[5]),
    .O(_114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _325_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_220_[4]),
    .I5(_207_[5]),
    .O(_116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _326_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_219_[4]),
    .I5(_207_[5]),
    .O(_117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _327_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_218_[4]),
    .I5(_207_[5]),
    .O(_118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _328_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_217_[4]),
    .I5(_207_[5]),
    .O(_119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _329_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_216_[4]),
    .I5(_207_[5]),
    .O(_120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _330_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_215_[3]),
    .I4(_215_[4]),
    .I5(_207_[5]),
    .O(_121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _331_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_214_[3]),
    .I4(_207_[3]),
    .I5(_207_[5]),
    .O(_122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _332_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_213_[4]),
    .I5(_207_[5]),
    .O(_123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _333_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_212_[4]),
    .I5(_207_[5]),
    .O(_124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _334_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_211_[4]),
    .I5(_207_[5]),
    .O(_125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _335_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_210_[4]),
    .I5(_207_[5]),
    .O(_127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _336_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_209_[4]),
    .I5(_207_[5]),
    .O(_128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _337_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_208_[4]),
    .I5(_207_[5]),
    .O(_129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf00000000000000)
  ) _338_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .I3(_207_[3]),
    .I4(_207_[4]),
    .I5(_207_[5]),
    .O(_130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _339_ (
    .I0(enable_next_cycle),
    .I1(_206_[1]),
    .O(_136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _340_ (
    .I0(XOR_reg),
    .I1(_205_[1]),
    .O(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _341_ (
    .I(_204_),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _342_ (
    .I(_204_),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _343_ (
    .I(_204_),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _344_ (
    .I(_204_),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _345_ (
    .I(_204_),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _346_ (
    .I(_204_),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _347_ (
    .I(_204_),
    .O(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _348_ (
    .I(_204_),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _349_ (
    .I(_204_),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _350_ (
    .I(_204_),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _351_ (
    .I(_204_),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _352_ (
    .I(_204_),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _353_ (
    .I(_204_),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _354_ (
    .I(_204_),
    .O(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _355_ (
    .I(_204_),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _356_ (
    .I(_204_),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _357_ (
    .I(_204_),
    .O(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _358_ (
    .I(_204_),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _359_ (
    .I(_204_),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _360_ (
    .I(_204_),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _361_ (
    .I(_204_),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _362_ (
    .I(_204_),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _363_ (
    .I(_204_),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _364_ (
    .I(_204_),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _365_ (
    .I(_204_),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _366_ (
    .I(_204_),
    .O(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _367_ (
    .I(_204_),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _368_ (
    .I(_204_),
    .O(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _369_ (
    .I(_204_),
    .O(_033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _370_ (
    .I(_204_),
    .O(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _371_ (
    .I(_204_),
    .O(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _372_ (
    .I(_204_),
    .O(_036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _373_ (
    .I(_204_),
    .O(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _374_ (
    .I(_204_),
    .O(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _375_ (
    .I(_204_),
    .O(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _376_ (
    .I(_204_),
    .O(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _377_ (
    .I(_204_),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _378_ (
    .I(_204_),
    .O(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _379_ (
    .I(_204_),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _380_ (
    .I(_204_),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _381_ (
    .I(_204_),
    .O(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _382_ (
    .I(_204_),
    .O(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _383_ (
    .I(_204_),
    .O(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _384_ (
    .I(_204_),
    .O(_048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _385_ (
    .I(_204_),
    .O(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _386_ (
    .I(_204_),
    .O(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _387_ (
    .I(_204_),
    .O(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _388_ (
    .I(_204_),
    .O(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _389_ (
    .I(_204_),
    .O(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _390_ (
    .I(_204_),
    .O(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _391_ (
    .I(_204_),
    .O(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _392_ (
    .I(_204_),
    .O(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _393_ (
    .I(_204_),
    .O(_057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _394_ (
    .I(_204_),
    .O(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _395_ (
    .I(_204_),
    .O(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _396_ (
    .I(_204_),
    .O(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _397_ (
    .I(_204_),
    .O(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _398_ (
    .I(_204_),
    .O(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _399_ (
    .I(_204_),
    .O(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _400_ (
    .I(_204_),
    .O(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _401_ (
    .I(_204_),
    .O(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _402_ (
    .I(_204_),
    .O(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _403_ (
    .I(_204_),
    .O(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _404_ (
    .I(_204_),
    .O(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _405_ (
    .I(_204_),
    .O(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hbf)
  ) _406_ (
    .I0(_203_[0]),
    .I1(m_axis_tvalid_r),
    .I2(enable_next_cycle),
    .O(_001_)
  );
  BUFG _407_ (
    .I(_135_),
    .O(_206_[1])
  );
  BUFG _408_ (
    .I(_136_),
    .O(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _409_ (
    .C(_206_[1]),
    .CE(_002_),
    .D(_205_[1]),
    .Q(reg_tlast),
    .R(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _410_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_071_),
    .Q(module_input[0]),
    .R(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _411_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_082_),
    .Q(module_input[1]),
    .R(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _412_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_093_),
    .Q(module_input[2]),
    .R(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _413_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_104_),
    .Q(module_input[3]),
    .R(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _414_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_115_),
    .Q(module_input[4]),
    .R(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _415_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_126_),
    .Q(module_input[5]),
    .R(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _416_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_131_),
    .Q(module_input[6]),
    .R(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _417_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_132_),
    .Q(module_input[7]),
    .R(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _418_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_133_),
    .Q(module_input[8]),
    .R(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _419_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_134_),
    .Q(module_input[9]),
    .R(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _420_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_072_),
    .Q(module_input[10]),
    .R(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _421_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_073_),
    .Q(module_input[11]),
    .R(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _422_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_074_),
    .Q(module_input[12]),
    .R(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _423_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_075_),
    .Q(module_input[13]),
    .R(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _424_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_076_),
    .Q(module_input[14]),
    .R(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _425_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_077_),
    .Q(module_input[15]),
    .R(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _426_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_078_),
    .Q(module_input[16]),
    .R(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _427_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_079_),
    .Q(module_input[17]),
    .R(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _428_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_080_),
    .Q(module_input[18]),
    .R(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _429_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_081_),
    .Q(module_input[19]),
    .R(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _430_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_083_),
    .Q(module_input[20]),
    .R(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _431_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_084_),
    .Q(module_input[21]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _432_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_085_),
    .Q(module_input[22]),
    .R(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _433_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_086_),
    .Q(module_input[23]),
    .R(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _434_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_087_),
    .Q(module_input[24]),
    .R(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _435_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_088_),
    .Q(module_input[25]),
    .R(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _436_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_089_),
    .Q(module_input[26]),
    .R(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _437_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_090_),
    .Q(module_input[27]),
    .R(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _438_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_091_),
    .Q(module_input[28]),
    .R(_033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _439_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_092_),
    .Q(module_input[29]),
    .R(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _440_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_094_),
    .Q(module_input[30]),
    .R(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _441_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_095_),
    .Q(module_input[31]),
    .R(_036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _442_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_096_),
    .Q(module_input[32]),
    .R(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _443_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_097_),
    .Q(module_input[33]),
    .R(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _444_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_098_),
    .Q(module_input[34]),
    .R(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _445_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_099_),
    .Q(module_input[35]),
    .R(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _446_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_100_),
    .Q(module_input[36]),
    .R(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _447_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_101_),
    .Q(module_input[37]),
    .R(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _448_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_102_),
    .Q(module_input[38]),
    .R(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _449_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_103_),
    .Q(module_input[39]),
    .R(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _450_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_105_),
    .Q(module_input[40]),
    .R(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _451_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_106_),
    .Q(module_input[41]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _452_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_107_),
    .Q(module_input[42]),
    .R(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _453_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_108_),
    .Q(module_input[43]),
    .R(_048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _454_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_109_),
    .Q(module_input[44]),
    .R(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _455_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_110_),
    .Q(module_input[45]),
    .R(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _456_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_111_),
    .Q(module_input[46]),
    .R(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _457_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_112_),
    .Q(module_input[47]),
    .R(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _458_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_113_),
    .Q(module_input[48]),
    .R(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _459_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_114_),
    .Q(module_input[49]),
    .R(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _460_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_116_),
    .Q(module_input[50]),
    .R(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _461_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_117_),
    .Q(module_input[51]),
    .R(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _462_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_118_),
    .Q(module_input[52]),
    .R(_057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _463_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_119_),
    .Q(module_input[53]),
    .R(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _464_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_120_),
    .Q(module_input[54]),
    .R(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _465_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_121_),
    .Q(module_input[55]),
    .R(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _466_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_122_),
    .Q(module_input[56]),
    .R(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _467_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_123_),
    .Q(module_input[57]),
    .R(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _468_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_124_),
    .Q(module_input[58]),
    .R(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _469_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_125_),
    .Q(module_input[59]),
    .R(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _470_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_127_),
    .Q(module_input[60]),
    .R(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _471_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_128_),
    .Q(module_input[61]),
    .R(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _472_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_129_),
    .Q(module_input[62]),
    .R(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _473_ (
    .C(_206_[1]),
    .CE(_001_),
    .D(_130_),
    .Q(module_input[63]),
    .R(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _474_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_200_),
    .Q(reg_module_output[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _475_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_138_),
    .Q(reg_module_output[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _476_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_139_),
    .Q(reg_module_output[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _477_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_140_),
    .Q(reg_module_output[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _478_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_141_),
    .Q(reg_module_output[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _479_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_142_),
    .Q(reg_module_output[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _480_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_143_),
    .Q(reg_module_output[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _481_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_144_),
    .Q(reg_module_output[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _482_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_145_),
    .Q(reg_module_output[8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _483_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_146_),
    .Q(reg_module_output[9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _484_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_147_),
    .Q(reg_module_output[10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _485_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_148_),
    .Q(reg_module_output[11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _486_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_149_),
    .Q(reg_module_output[12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _487_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_150_),
    .Q(reg_module_output[13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _488_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_151_),
    .Q(reg_module_output[14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _489_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_152_),
    .Q(reg_module_output[15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _490_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_153_),
    .Q(reg_module_output[16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _491_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_154_),
    .Q(reg_module_output[17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _492_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_155_),
    .Q(reg_module_output[18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _493_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_156_),
    .Q(reg_module_output[19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _494_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_157_),
    .Q(reg_module_output[20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _495_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_158_),
    .Q(reg_module_output[21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _496_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_159_),
    .Q(reg_module_output[22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _497_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_160_),
    .Q(reg_module_output[23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _498_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_161_),
    .Q(reg_module_output[24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _499_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_162_),
    .Q(reg_module_output[25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _500_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_163_),
    .Q(reg_module_output[26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _501_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_164_),
    .Q(reg_module_output[27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _502_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_165_),
    .Q(reg_module_output[28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _503_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_166_),
    .Q(reg_module_output[29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _504_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_167_),
    .Q(reg_module_output[30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _505_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_168_),
    .Q(reg_module_output[31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _506_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_169_),
    .Q(reg_module_output[32]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _507_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_170_),
    .Q(reg_module_output[33]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _508_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_171_),
    .Q(reg_module_output[34]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _509_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_172_),
    .Q(reg_module_output[35]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _510_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_173_),
    .Q(reg_module_output[36]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _511_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_174_),
    .Q(reg_module_output[37]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _512_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_175_),
    .Q(reg_module_output[38]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _513_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_176_),
    .Q(reg_module_output[39]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _514_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_177_),
    .Q(reg_module_output[40]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _515_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_178_),
    .Q(reg_module_output[41]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _516_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_179_),
    .Q(reg_module_output[42]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _517_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_180_),
    .Q(reg_module_output[43]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _518_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_181_),
    .Q(reg_module_output[44]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _519_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_182_),
    .Q(reg_module_output[45]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _520_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_183_),
    .Q(reg_module_output[46]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _521_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_184_),
    .Q(reg_module_output[47]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _522_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_185_),
    .Q(reg_module_output[48]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _523_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_186_),
    .Q(reg_module_output[49]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _524_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_187_),
    .Q(reg_module_output[50]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _525_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_188_),
    .Q(reg_module_output[51]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _526_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_189_),
    .Q(reg_module_output[52]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _527_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_190_),
    .Q(reg_module_output[53]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _528_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_191_),
    .Q(reg_module_output[54]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _529_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_192_),
    .Q(reg_module_output[55]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _530_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_193_),
    .Q(reg_module_output[56]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _531_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_194_),
    .Q(reg_module_output[57]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _532_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_195_),
    .Q(reg_module_output[58]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _533_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_196_),
    .Q(reg_module_output[59]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _534_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_197_),
    .Q(reg_module_output[60]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _535_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_198_),
    .Q(reg_module_output[61]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _536_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_199_),
    .Q(reg_module_output[62]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _537_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_137_),
    .Q(reg_module_output[63]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _538_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_000_),
    .Q(XOR_reg),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _539_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_202_),
    .Q(m_axis_tlast_r),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _540_ (
    .C(_206_[1]),
    .CE(_003_),
    .D(enable_next_cycle),
    .Q(m_axis_tvalid_r),
    .R(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:77.5-126.8|/usr/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _541_ (
    .C(_206_[1]),
    .CE(1'h1),
    .D(_201_),
    .Q(enable_next_cycle),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT5 #(
    .INIT(32'd2863276032)
  ) _542_ (
    .I0(_204_),
    .I1(_203_[0]),
    .I2(m_axis_tvalid_r),
    .I3(enable_next_cycle),
    .I4(_207_[5]),
    .O(_201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _543_ (
    .I0(_204_),
    .I1(reg_module_output[63]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[63]),
    .O(_137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _544_ (
    .I0(_204_),
    .I1(reg_module_output[1]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[1]),
    .O(_138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _545_ (
    .I0(_204_),
    .I1(reg_module_output[2]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[2]),
    .O(_139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _546_ (
    .I0(_204_),
    .I1(reg_module_output[3]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[3]),
    .O(_140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _547_ (
    .I0(_204_),
    .I1(reg_module_output[4]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[4]),
    .O(_141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _548_ (
    .I0(_204_),
    .I1(reg_module_output[5]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[5]),
    .O(_142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _549_ (
    .I0(_204_),
    .I1(reg_module_output[6]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[6]),
    .O(_143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _550_ (
    .I0(_204_),
    .I1(reg_module_output[7]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[7]),
    .O(_144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _551_ (
    .I0(_204_),
    .I1(reg_module_output[8]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[8]),
    .O(_145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _552_ (
    .I0(_204_),
    .I1(reg_module_output[9]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[9]),
    .O(_146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _553_ (
    .I0(_204_),
    .I1(reg_module_output[10]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[10]),
    .O(_147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _554_ (
    .I0(_204_),
    .I1(reg_module_output[11]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[11]),
    .O(_148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _555_ (
    .I0(_204_),
    .I1(reg_module_output[12]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[12]),
    .O(_149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _556_ (
    .I0(_204_),
    .I1(reg_module_output[13]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[13]),
    .O(_150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _557_ (
    .I0(_204_),
    .I1(reg_module_output[14]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[14]),
    .O(_151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _558_ (
    .I0(_204_),
    .I1(reg_module_output[15]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[15]),
    .O(_152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _559_ (
    .I0(_204_),
    .I1(reg_module_output[16]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[16]),
    .O(_153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _560_ (
    .I0(_204_),
    .I1(reg_module_output[17]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[17]),
    .O(_154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _561_ (
    .I0(_204_),
    .I1(reg_module_output[18]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[18]),
    .O(_155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _562_ (
    .I0(_204_),
    .I1(reg_module_output[19]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[19]),
    .O(_156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _563_ (
    .I0(_204_),
    .I1(reg_module_output[20]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[20]),
    .O(_157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _564_ (
    .I0(_204_),
    .I1(reg_module_output[21]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[21]),
    .O(_158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _565_ (
    .I0(_204_),
    .I1(reg_module_output[22]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[22]),
    .O(_159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _566_ (
    .I0(_204_),
    .I1(reg_module_output[23]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[23]),
    .O(_160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _567_ (
    .I0(_204_),
    .I1(reg_module_output[24]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[24]),
    .O(_161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _568_ (
    .I0(_204_),
    .I1(reg_module_output[25]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[25]),
    .O(_162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _569_ (
    .I0(_204_),
    .I1(reg_module_output[26]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[26]),
    .O(_163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _570_ (
    .I0(_204_),
    .I1(reg_module_output[27]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[27]),
    .O(_164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _571_ (
    .I0(_204_),
    .I1(reg_module_output[28]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[28]),
    .O(_165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _572_ (
    .I0(_204_),
    .I1(reg_module_output[29]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[29]),
    .O(_166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _573_ (
    .I0(_204_),
    .I1(reg_module_output[30]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[30]),
    .O(_167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _574_ (
    .I0(_204_),
    .I1(reg_module_output[31]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[31]),
    .O(_168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _575_ (
    .I0(_204_),
    .I1(reg_module_output[32]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[32]),
    .O(_169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _576_ (
    .I0(_204_),
    .I1(reg_module_output[33]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[33]),
    .O(_170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _577_ (
    .I0(_204_),
    .I1(reg_module_output[34]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[34]),
    .O(_171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _578_ (
    .I0(_204_),
    .I1(reg_module_output[35]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[35]),
    .O(_172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _579_ (
    .I0(_204_),
    .I1(reg_module_output[36]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[36]),
    .O(_173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _580_ (
    .I0(_204_),
    .I1(reg_module_output[37]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[37]),
    .O(_174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _581_ (
    .I0(_204_),
    .I1(reg_module_output[38]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[38]),
    .O(_175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _582_ (
    .I0(_204_),
    .I1(reg_module_output[39]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[39]),
    .O(_176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _583_ (
    .I0(_204_),
    .I1(reg_module_output[40]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[40]),
    .O(_177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _584_ (
    .I0(_204_),
    .I1(reg_module_output[41]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[41]),
    .O(_178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _585_ (
    .I0(_204_),
    .I1(reg_module_output[42]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[42]),
    .O(_179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _586_ (
    .I0(_204_),
    .I1(reg_module_output[43]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[43]),
    .O(_180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _587_ (
    .I0(_204_),
    .I1(reg_module_output[44]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[44]),
    .O(_181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _588_ (
    .I0(_204_),
    .I1(reg_module_output[45]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[45]),
    .O(_182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _589_ (
    .I0(_204_),
    .I1(reg_module_output[46]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[46]),
    .O(_183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _590_ (
    .I0(_204_),
    .I1(reg_module_output[47]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[47]),
    .O(_184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _591_ (
    .I0(_204_),
    .I1(reg_module_output[48]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[48]),
    .O(_185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _592_ (
    .I0(_204_),
    .I1(reg_module_output[49]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[49]),
    .O(_186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _593_ (
    .I0(_204_),
    .I1(reg_module_output[50]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[50]),
    .O(_187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _594_ (
    .I0(_204_),
    .I1(reg_module_output[51]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[51]),
    .O(_188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _595_ (
    .I0(_204_),
    .I1(reg_module_output[52]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[52]),
    .O(_189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _596_ (
    .I0(_204_),
    .I1(reg_module_output[53]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[53]),
    .O(_190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _597_ (
    .I0(_204_),
    .I1(reg_module_output[54]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[54]),
    .O(_191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _598_ (
    .I0(_204_),
    .I1(reg_module_output[55]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[55]),
    .O(_192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _599_ (
    .I0(_204_),
    .I1(reg_module_output[56]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[56]),
    .O(_193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _600_ (
    .I0(_204_),
    .I1(reg_module_output[57]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[57]),
    .O(_194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _601_ (
    .I0(_204_),
    .I1(reg_module_output[58]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[58]),
    .O(_195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _602_ (
    .I0(_204_),
    .I1(reg_module_output[59]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[59]),
    .O(_196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _603_ (
    .I0(_204_),
    .I1(reg_module_output[60]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[60]),
    .O(_197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _604_ (
    .I0(_204_),
    .I1(reg_module_output[61]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[61]),
    .O(_198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _605_ (
    .I0(_204_),
    .I1(reg_module_output[62]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[62]),
    .O(_199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _606_ (
    .I0(_204_),
    .I1(reg_module_output[0]),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(module_output[0]),
    .O(_200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'haa8a008000800080)
  ) _607_ (
    .I0(_204_),
    .I1(m_axis_tlast_r),
    .I2(m_axis_tvalid_r),
    .I3(_203_[0]),
    .I4(enable_next_cycle),
    .I5(reg_tlast),
    .O(_202_)
  );
  (* keep = 32'd1 *)
  OBUF _608_ (
    .I(XOR_reg),
    .O(leds_4bits_tri_o[0])
  );
  (* keep = 32'd1 *)
  OBUF _609_ (
    .I(XOR_reg),
    .O(leds_4bits_tri_o[1])
  );
  (* keep = 32'd1 *)
  OBUF _610_ (
    .I(XOR_reg),
    .O(leds_4bits_tri_o[2])
  );
  (* keep = 32'd1 *)
  OBUF _611_ (
    .I(XOR_reg),
    .O(leds_4bits_tri_o[3])
  );
  (* keep = 32'd1 *)
  OBUF _612_ (
    .I(_206_[1]),
    .O(m_axis_aclk)
  );
  (* keep = 32'd1 *)
  OBUF _613_ (
    .I(_204_),
    .O(m_axis_aresetn)
  );
  (* keep = 32'd1 *)
  OBUF _614_ (
    .I(reg_module_output[0]),
    .O(m_axis_tdata[0])
  );
  (* keep = 32'd1 *)
  OBUF _615_ (
    .I(reg_module_output[1]),
    .O(m_axis_tdata[1])
  );
  (* keep = 32'd1 *)
  OBUF _616_ (
    .I(reg_module_output[10]),
    .O(m_axis_tdata[10])
  );
  (* keep = 32'd1 *)
  OBUF _617_ (
    .I(reg_module_output[11]),
    .O(m_axis_tdata[11])
  );
  (* keep = 32'd1 *)
  OBUF _618_ (
    .I(reg_module_output[12]),
    .O(m_axis_tdata[12])
  );
  (* keep = 32'd1 *)
  OBUF _619_ (
    .I(reg_module_output[13]),
    .O(m_axis_tdata[13])
  );
  (* keep = 32'd1 *)
  OBUF _620_ (
    .I(reg_module_output[14]),
    .O(m_axis_tdata[14])
  );
  (* keep = 32'd1 *)
  OBUF _621_ (
    .I(reg_module_output[15]),
    .O(m_axis_tdata[15])
  );
  (* keep = 32'd1 *)
  OBUF _622_ (
    .I(reg_module_output[16]),
    .O(m_axis_tdata[16])
  );
  (* keep = 32'd1 *)
  OBUF _623_ (
    .I(reg_module_output[17]),
    .O(m_axis_tdata[17])
  );
  (* keep = 32'd1 *)
  OBUF _624_ (
    .I(reg_module_output[18]),
    .O(m_axis_tdata[18])
  );
  (* keep = 32'd1 *)
  OBUF _625_ (
    .I(reg_module_output[19]),
    .O(m_axis_tdata[19])
  );
  (* keep = 32'd1 *)
  OBUF _626_ (
    .I(reg_module_output[2]),
    .O(m_axis_tdata[2])
  );
  (* keep = 32'd1 *)
  OBUF _627_ (
    .I(reg_module_output[20]),
    .O(m_axis_tdata[20])
  );
  (* keep = 32'd1 *)
  OBUF _628_ (
    .I(reg_module_output[21]),
    .O(m_axis_tdata[21])
  );
  (* keep = 32'd1 *)
  OBUF _629_ (
    .I(reg_module_output[22]),
    .O(m_axis_tdata[22])
  );
  (* keep = 32'd1 *)
  OBUF _630_ (
    .I(reg_module_output[23]),
    .O(m_axis_tdata[23])
  );
  (* keep = 32'd1 *)
  OBUF _631_ (
    .I(reg_module_output[24]),
    .O(m_axis_tdata[24])
  );
  (* keep = 32'd1 *)
  OBUF _632_ (
    .I(reg_module_output[25]),
    .O(m_axis_tdata[25])
  );
  (* keep = 32'd1 *)
  OBUF _633_ (
    .I(reg_module_output[26]),
    .O(m_axis_tdata[26])
  );
  (* keep = 32'd1 *)
  OBUF _634_ (
    .I(reg_module_output[27]),
    .O(m_axis_tdata[27])
  );
  (* keep = 32'd1 *)
  OBUF _635_ (
    .I(reg_module_output[28]),
    .O(m_axis_tdata[28])
  );
  (* keep = 32'd1 *)
  OBUF _636_ (
    .I(reg_module_output[29]),
    .O(m_axis_tdata[29])
  );
  (* keep = 32'd1 *)
  OBUF _637_ (
    .I(reg_module_output[3]),
    .O(m_axis_tdata[3])
  );
  (* keep = 32'd1 *)
  OBUF _638_ (
    .I(reg_module_output[30]),
    .O(m_axis_tdata[30])
  );
  (* keep = 32'd1 *)
  OBUF _639_ (
    .I(reg_module_output[31]),
    .O(m_axis_tdata[31])
  );
  (* keep = 32'd1 *)
  OBUF _640_ (
    .I(reg_module_output[32]),
    .O(m_axis_tdata[32])
  );
  (* keep = 32'd1 *)
  OBUF _641_ (
    .I(reg_module_output[33]),
    .O(m_axis_tdata[33])
  );
  (* keep = 32'd1 *)
  OBUF _642_ (
    .I(reg_module_output[34]),
    .O(m_axis_tdata[34])
  );
  (* keep = 32'd1 *)
  OBUF _643_ (
    .I(reg_module_output[35]),
    .O(m_axis_tdata[35])
  );
  (* keep = 32'd1 *)
  OBUF _644_ (
    .I(reg_module_output[36]),
    .O(m_axis_tdata[36])
  );
  (* keep = 32'd1 *)
  OBUF _645_ (
    .I(reg_module_output[37]),
    .O(m_axis_tdata[37])
  );
  (* keep = 32'd1 *)
  OBUF _646_ (
    .I(reg_module_output[38]),
    .O(m_axis_tdata[38])
  );
  (* keep = 32'd1 *)
  OBUF _647_ (
    .I(reg_module_output[39]),
    .O(m_axis_tdata[39])
  );
  (* keep = 32'd1 *)
  OBUF _648_ (
    .I(reg_module_output[4]),
    .O(m_axis_tdata[4])
  );
  (* keep = 32'd1 *)
  OBUF _649_ (
    .I(reg_module_output[40]),
    .O(m_axis_tdata[40])
  );
  (* keep = 32'd1 *)
  OBUF _650_ (
    .I(reg_module_output[41]),
    .O(m_axis_tdata[41])
  );
  (* keep = 32'd1 *)
  OBUF _651_ (
    .I(reg_module_output[42]),
    .O(m_axis_tdata[42])
  );
  (* keep = 32'd1 *)
  OBUF _652_ (
    .I(reg_module_output[43]),
    .O(m_axis_tdata[43])
  );
  (* keep = 32'd1 *)
  OBUF _653_ (
    .I(reg_module_output[44]),
    .O(m_axis_tdata[44])
  );
  (* keep = 32'd1 *)
  OBUF _654_ (
    .I(reg_module_output[45]),
    .O(m_axis_tdata[45])
  );
  (* keep = 32'd1 *)
  OBUF _655_ (
    .I(reg_module_output[46]),
    .O(m_axis_tdata[46])
  );
  (* keep = 32'd1 *)
  OBUF _656_ (
    .I(reg_module_output[47]),
    .O(m_axis_tdata[47])
  );
  (* keep = 32'd1 *)
  OBUF _657_ (
    .I(reg_module_output[48]),
    .O(m_axis_tdata[48])
  );
  (* keep = 32'd1 *)
  OBUF _658_ (
    .I(reg_module_output[49]),
    .O(m_axis_tdata[49])
  );
  (* keep = 32'd1 *)
  OBUF _659_ (
    .I(reg_module_output[5]),
    .O(m_axis_tdata[5])
  );
  (* keep = 32'd1 *)
  OBUF _660_ (
    .I(reg_module_output[50]),
    .O(m_axis_tdata[50])
  );
  (* keep = 32'd1 *)
  OBUF _661_ (
    .I(reg_module_output[51]),
    .O(m_axis_tdata[51])
  );
  (* keep = 32'd1 *)
  OBUF _662_ (
    .I(reg_module_output[52]),
    .O(m_axis_tdata[52])
  );
  (* keep = 32'd1 *)
  OBUF _663_ (
    .I(reg_module_output[53]),
    .O(m_axis_tdata[53])
  );
  (* keep = 32'd1 *)
  OBUF _664_ (
    .I(reg_module_output[54]),
    .O(m_axis_tdata[54])
  );
  (* keep = 32'd1 *)
  OBUF _665_ (
    .I(reg_module_output[55]),
    .O(m_axis_tdata[55])
  );
  (* keep = 32'd1 *)
  OBUF _666_ (
    .I(reg_module_output[56]),
    .O(m_axis_tdata[56])
  );
  (* keep = 32'd1 *)
  OBUF _667_ (
    .I(reg_module_output[57]),
    .O(m_axis_tdata[57])
  );
  (* keep = 32'd1 *)
  OBUF _668_ (
    .I(reg_module_output[58]),
    .O(m_axis_tdata[58])
  );
  (* keep = 32'd1 *)
  OBUF _669_ (
    .I(reg_module_output[59]),
    .O(m_axis_tdata[59])
  );
  (* keep = 32'd1 *)
  OBUF _670_ (
    .I(reg_module_output[6]),
    .O(m_axis_tdata[6])
  );
  (* keep = 32'd1 *)
  OBUF _671_ (
    .I(reg_module_output[60]),
    .O(m_axis_tdata[60])
  );
  (* keep = 32'd1 *)
  OBUF _672_ (
    .I(reg_module_output[61]),
    .O(m_axis_tdata[61])
  );
  (* keep = 32'd1 *)
  OBUF _673_ (
    .I(reg_module_output[62]),
    .O(m_axis_tdata[62])
  );
  (* keep = 32'd1 *)
  OBUF _674_ (
    .I(reg_module_output[63]),
    .O(m_axis_tdata[63])
  );
  (* keep = 32'd1 *)
  OBUF _675_ (
    .I(reg_module_output[7]),
    .O(m_axis_tdata[7])
  );
  (* keep = 32'd1 *)
  OBUF _676_ (
    .I(reg_module_output[8]),
    .O(m_axis_tdata[8])
  );
  (* keep = 32'd1 *)
  OBUF _677_ (
    .I(reg_module_output[9]),
    .O(m_axis_tdata[9])
  );
  (* keep = 32'd1 *)
  OBUF _678_ (
    .I(1'h1),
    .O(m_axis_tkeep[0])
  );
  (* keep = 32'd1 *)
  OBUF _679_ (
    .I(1'h1),
    .O(m_axis_tkeep[1])
  );
  (* keep = 32'd1 *)
  OBUF _680_ (
    .I(1'h1),
    .O(m_axis_tkeep[2])
  );
  (* keep = 32'd1 *)
  OBUF _681_ (
    .I(1'h1),
    .O(m_axis_tkeep[3])
  );
  (* keep = 32'd1 *)
  OBUF _682_ (
    .I(1'h1),
    .O(m_axis_tkeep[4])
  );
  (* keep = 32'd1 *)
  OBUF _683_ (
    .I(1'h1),
    .O(m_axis_tkeep[5])
  );
  (* keep = 32'd1 *)
  OBUF _684_ (
    .I(1'h1),
    .O(m_axis_tkeep[6])
  );
  (* keep = 32'd1 *)
  OBUF _685_ (
    .I(1'h1),
    .O(m_axis_tkeep[7])
  );
  (* keep = 32'd1 *)
  OBUF _686_ (
    .I(m_axis_tlast_r),
    .O(m_axis_tlast)
  );
  (* keep = 32'd1 *)
  IBUF _687_ (
    .I(m_axis_tready),
    .O(_203_[0])
  );
  (* keep = 32'd1 *)
  OBUF _688_ (
    .I(m_axis_tvalid_r),
    .O(m_axis_tvalid)
  );
  (* keep = 32'd1 *)
  IBUF _689_ (
    .I(s_axis_aclk),
    .O(_135_)
  );
  (* keep = 32'd1 *)
  IBUF _690_ (
    .I(s_axis_aresetn),
    .O(_204_)
  );
  (* keep = 32'd1 *)
  IBUF _691_ (
    .I(s_axis_tdata[0]),
    .O(_270_[3])
  );
  (* keep = 32'd1 *)
  IBUF _692_ (
    .I(s_axis_tdata[1]),
    .O(_269_[4])
  );
  (* keep = 32'd1 *)
  IBUF _693_ (
    .I(s_axis_tdata[10]),
    .O(_260_[4])
  );
  (* keep = 32'd1 *)
  IBUF _694_ (
    .I(s_axis_tdata[11]),
    .O(_259_[4])
  );
  (* keep = 32'd1 *)
  IBUF _695_ (
    .I(s_axis_tdata[12]),
    .O(_258_[4])
  );
  (* keep = 32'd1 *)
  IBUF _696_ (
    .I(s_axis_tdata[13]),
    .O(_257_[4])
  );
  (* keep = 32'd1 *)
  IBUF _697_ (
    .I(s_axis_tdata[14]),
    .O(_256_[4])
  );
  (* keep = 32'd1 *)
  IBUF _698_ (
    .I(s_axis_tdata[15]),
    .O(_255_[4])
  );
  (* keep = 32'd1 *)
  IBUF _699_ (
    .I(s_axis_tdata[16]),
    .O(_254_[3])
  );
  (* keep = 32'd1 *)
  IBUF _700_ (
    .I(s_axis_tdata[17]),
    .O(_253_[4])
  );
  (* keep = 32'd1 *)
  IBUF _701_ (
    .I(s_axis_tdata[18]),
    .O(_252_[4])
  );
  (* keep = 32'd1 *)
  IBUF _702_ (
    .I(s_axis_tdata[19]),
    .O(_251_[4])
  );
  (* keep = 32'd1 *)
  IBUF _703_ (
    .I(s_axis_tdata[2]),
    .O(_268_[4])
  );
  (* keep = 32'd1 *)
  IBUF _704_ (
    .I(s_axis_tdata[20]),
    .O(_250_[4])
  );
  (* keep = 32'd1 *)
  IBUF _705_ (
    .I(s_axis_tdata[21]),
    .O(_249_[4])
  );
  (* keep = 32'd1 *)
  IBUF _706_ (
    .I(s_axis_tdata[22]),
    .O(_248_[4])
  );
  (* keep = 32'd1 *)
  IBUF _707_ (
    .I(s_axis_tdata[23]),
    .O(_247_[4])
  );
  (* keep = 32'd1 *)
  IBUF _708_ (
    .I(s_axis_tdata[24]),
    .O(_246_[3])
  );
  (* keep = 32'd1 *)
  IBUF _709_ (
    .I(s_axis_tdata[25]),
    .O(_245_[4])
  );
  (* keep = 32'd1 *)
  IBUF _710_ (
    .I(s_axis_tdata[26]),
    .O(_244_[4])
  );
  (* keep = 32'd1 *)
  IBUF _711_ (
    .I(s_axis_tdata[27]),
    .O(_243_[4])
  );
  (* keep = 32'd1 *)
  IBUF _712_ (
    .I(s_axis_tdata[28]),
    .O(_242_[4])
  );
  (* keep = 32'd1 *)
  IBUF _713_ (
    .I(s_axis_tdata[29]),
    .O(_241_[4])
  );
  (* keep = 32'd1 *)
  IBUF _714_ (
    .I(s_axis_tdata[3]),
    .O(_267_[4])
  );
  (* keep = 32'd1 *)
  IBUF _715_ (
    .I(s_axis_tdata[30]),
    .O(_240_[4])
  );
  (* keep = 32'd1 *)
  IBUF _716_ (
    .I(s_axis_tdata[31]),
    .O(_239_[4])
  );
  (* keep = 32'd1 *)
  IBUF _717_ (
    .I(s_axis_tdata[32]),
    .O(_238_[3])
  );
  (* keep = 32'd1 *)
  IBUF _718_ (
    .I(s_axis_tdata[33]),
    .O(_237_[4])
  );
  (* keep = 32'd1 *)
  IBUF _719_ (
    .I(s_axis_tdata[34]),
    .O(_236_[4])
  );
  (* keep = 32'd1 *)
  IBUF _720_ (
    .I(s_axis_tdata[35]),
    .O(_235_[4])
  );
  (* keep = 32'd1 *)
  IBUF _721_ (
    .I(s_axis_tdata[36]),
    .O(_234_[4])
  );
  (* keep = 32'd1 *)
  IBUF _722_ (
    .I(s_axis_tdata[37]),
    .O(_233_[4])
  );
  (* keep = 32'd1 *)
  IBUF _723_ (
    .I(s_axis_tdata[38]),
    .O(_232_[4])
  );
  (* keep = 32'd1 *)
  IBUF _724_ (
    .I(s_axis_tdata[39]),
    .O(_231_[4])
  );
  (* keep = 32'd1 *)
  IBUF _725_ (
    .I(s_axis_tdata[4]),
    .O(_266_[4])
  );
  (* keep = 32'd1 *)
  IBUF _726_ (
    .I(s_axis_tdata[40]),
    .O(_230_[3])
  );
  (* keep = 32'd1 *)
  IBUF _727_ (
    .I(s_axis_tdata[41]),
    .O(_229_[4])
  );
  (* keep = 32'd1 *)
  IBUF _728_ (
    .I(s_axis_tdata[42]),
    .O(_228_[4])
  );
  (* keep = 32'd1 *)
  IBUF _729_ (
    .I(s_axis_tdata[43]),
    .O(_227_[4])
  );
  (* keep = 32'd1 *)
  IBUF _730_ (
    .I(s_axis_tdata[44]),
    .O(_226_[4])
  );
  (* keep = 32'd1 *)
  IBUF _731_ (
    .I(s_axis_tdata[45]),
    .O(_225_[4])
  );
  (* keep = 32'd1 *)
  IBUF _732_ (
    .I(s_axis_tdata[46]),
    .O(_224_[4])
  );
  (* keep = 32'd1 *)
  IBUF _733_ (
    .I(s_axis_tdata[47]),
    .O(_223_[4])
  );
  (* keep = 32'd1 *)
  IBUF _734_ (
    .I(s_axis_tdata[48]),
    .O(_222_[3])
  );
  (* keep = 32'd1 *)
  IBUF _735_ (
    .I(s_axis_tdata[49]),
    .O(_221_[4])
  );
  (* keep = 32'd1 *)
  IBUF _736_ (
    .I(s_axis_tdata[5]),
    .O(_265_[4])
  );
  (* keep = 32'd1 *)
  IBUF _737_ (
    .I(s_axis_tdata[50]),
    .O(_220_[4])
  );
  (* keep = 32'd1 *)
  IBUF _738_ (
    .I(s_axis_tdata[51]),
    .O(_219_[4])
  );
  (* keep = 32'd1 *)
  IBUF _739_ (
    .I(s_axis_tdata[52]),
    .O(_218_[4])
  );
  (* keep = 32'd1 *)
  IBUF _740_ (
    .I(s_axis_tdata[53]),
    .O(_217_[4])
  );
  (* keep = 32'd1 *)
  IBUF _741_ (
    .I(s_axis_tdata[54]),
    .O(_216_[4])
  );
  (* keep = 32'd1 *)
  IBUF _742_ (
    .I(s_axis_tdata[55]),
    .O(_215_[4])
  );
  (* keep = 32'd1 *)
  IBUF _743_ (
    .I(s_axis_tdata[56]),
    .O(_214_[3])
  );
  (* keep = 32'd1 *)
  IBUF _744_ (
    .I(s_axis_tdata[57]),
    .O(_213_[4])
  );
  (* keep = 32'd1 *)
  IBUF _745_ (
    .I(s_axis_tdata[58]),
    .O(_212_[4])
  );
  (* keep = 32'd1 *)
  IBUF _746_ (
    .I(s_axis_tdata[59]),
    .O(_211_[4])
  );
  (* keep = 32'd1 *)
  IBUF _747_ (
    .I(s_axis_tdata[6]),
    .O(_264_[4])
  );
  (* keep = 32'd1 *)
  IBUF _748_ (
    .I(s_axis_tdata[60]),
    .O(_210_[4])
  );
  (* keep = 32'd1 *)
  IBUF _749_ (
    .I(s_axis_tdata[61]),
    .O(_209_[4])
  );
  (* keep = 32'd1 *)
  IBUF _750_ (
    .I(s_axis_tdata[62]),
    .O(_208_[4])
  );
  (* keep = 32'd1 *)
  IBUF _751_ (
    .I(s_axis_tdata[63]),
    .O(_207_[4])
  );
  (* keep = 32'd1 *)
  IBUF _752_ (
    .I(s_axis_tdata[7]),
    .O(_263_[4])
  );
  (* keep = 32'd1 *)
  IBUF _753_ (
    .I(s_axis_tdata[8]),
    .O(_262_[3])
  );
  (* keep = 32'd1 *)
  IBUF _754_ (
    .I(s_axis_tdata[9]),
    .O(_261_[4])
  );
  (* keep = 32'd1 *)
  IBUF _755_ (
    .I(s_axis_tkeep[0]),
    .O(_263_[3])
  );
  (* keep = 32'd1 *)
  IBUF _756_ (
    .I(s_axis_tkeep[1]),
    .O(_255_[3])
  );
  (* keep = 32'd1 *)
  IBUF _757_ (
    .I(s_axis_tkeep[2]),
    .O(_247_[3])
  );
  (* keep = 32'd1 *)
  IBUF _758_ (
    .I(s_axis_tkeep[3]),
    .O(_239_[3])
  );
  (* keep = 32'd1 *)
  IBUF _759_ (
    .I(s_axis_tkeep[4]),
    .O(_231_[3])
  );
  (* keep = 32'd1 *)
  IBUF _760_ (
    .I(s_axis_tkeep[5]),
    .O(_223_[3])
  );
  (* keep = 32'd1 *)
  IBUF _761_ (
    .I(s_axis_tkeep[6]),
    .O(_215_[3])
  );
  (* keep = 32'd1 *)
  IBUF _762_ (
    .I(s_axis_tkeep[7]),
    .O(_207_[3])
  );
  (* keep = 32'd1 *)
  IBUF _763_ (
    .I(s_axis_tlast),
    .O(_205_[1])
  );
  (* keep = 32'd1 *)
  OBUF _764_ (
    .I(able_to_process),
    .O(s_axis_tready)
  );
  (* keep = 32'd1 *)
  IBUF _765_ (
    .I(s_axis_tvalid),
    .O(_207_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ft_axi_fifo.v:60.7-65.6" *)
  \$paramod\add_upper_lower_half_clk\N=s32'00000000000000000000000001000000  mini_DUT (
    .clk(_070_),
    .in_signal(module_input),
    .out_signal(module_output),
    .rst(1'h0)
  );
  assign { _237_[5], _237_[3:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _220_[5], _220_[3:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _238_[5:4], _238_[2:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign _207_[2:0] = { enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _239_[5], _239_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _221_[5], _221_[3:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _240_[5], _240_[3:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _212_[5], _212_[3:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _241_[5], _241_[3:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _222_[5:4], _222_[2:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _242_[5], _242_[3:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign _205_[0] = XOR_reg;
  assign { _243_[5], _243_[3:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _223_[5], _223_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _244_[5], _244_[3:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _213_[5], _213_[3:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _245_[5], _245_[3:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _224_[5], _224_[3:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _246_[5:4], _246_[2:0] } = { _207_[5], _239_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _208_[5], _208_[3:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _247_[5], _247_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _225_[5], _225_[3:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _248_[5], _248_[3:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _214_[5:4], _214_[2:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _249_[5], _249_[3:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _226_[5], _226_[3:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _250_[5], _250_[3:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _251_[5], _251_[3:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _227_[5], _227_[3:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _252_[5], _252_[3:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _215_[5], _215_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _253_[5], _253_[3:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _228_[5], _228_[3:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _254_[5:4], _254_[2:0] } = { _207_[5], _247_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _209_[5], _209_[3:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _255_[5], _255_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _229_[5], _229_[3:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _256_[5], _256_[3:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _216_[5], _216_[3:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _257_[5], _257_[3:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _230_[5:4], _230_[2:0] } = { _207_[5], _223_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _258_[5], _258_[3:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign _206_[0] = enable_next_cycle;
  assign { _259_[5], _259_[3:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _231_[5], _231_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _260_[5], _260_[3:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _217_[5], _217_[3:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _261_[5], _261_[3:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _232_[5], _232_[3:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _262_[5:4], _262_[2:0] } = { _207_[5], _255_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _210_[5], _210_[3:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _263_[5], _263_[2:0] } = { _207_[5], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _233_[5], _233_[3:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _264_[5], _264_[3:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _218_[5], _218_[3:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _265_[5], _265_[3:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _234_[5], _234_[3:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _266_[5], _266_[3:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign _203_[2:1] = { enable_next_cycle, m_axis_tvalid_r };
  assign { _267_[5], _267_[3:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _235_[5], _235_[3:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _268_[5], _268_[3:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _219_[5], _219_[3:0] } = { _207_[5], _215_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _269_[5], _269_[3:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _236_[5], _236_[3:0] } = { _207_[5], _231_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _270_[5:4], _270_[2:0] } = { _207_[5], _263_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign { _211_[5], _211_[3:0] } = { _207_[5], _207_[3], enable_next_cycle, m_axis_tvalid_r, _203_[0] };
  assign s_axis_tready_r = 1'h0;
endmodule
