Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 20 17:01:04 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Ranging_timing_summary_routed.rpt -pb top_Ranging_timing_summary_routed.pb -rpx top_Ranging_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Ranging
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: U2/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.631        0.000                      0                  107        0.198        0.000                      0                  107        3.000        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in1               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.631        0.000                      0                  107        0.198        0.000                      0                  107        9.500        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 U1/Echo_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.632ns (20.307%)  route 2.480ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X48Y48         FDCE                                         r  U1/Echo_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/Echo_1_reg/Q
                         net (fo=7, routed)           0.847     0.732    U1/Echo_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.097     0.829 r  U1/cnt_17k[11]_i_1/O
                         net (fo=15, routed)          0.713     1.542    U1/cnt_17k_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.097     1.639 r  U1/cnt[11]_i_3/O
                         net (fo=2, routed)           0.601     2.240    U1/cnt[11]_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.097     2.337 r  U1/cnt[7]_i_1/O
                         net (fo=4, routed)           0.320     2.657    U1/cnt[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[4]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.119    19.288    U1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 U1/Echo_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.632ns (20.307%)  route 2.480ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X48Y48         FDCE                                         r  U1/Echo_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/Echo_1_reg/Q
                         net (fo=7, routed)           0.847     0.732    U1/Echo_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.097     0.829 r  U1/cnt_17k[11]_i_1/O
                         net (fo=15, routed)          0.713     1.542    U1/cnt_17k_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.097     1.639 r  U1/cnt[11]_i_3/O
                         net (fo=2, routed)           0.601     2.240    U1/cnt[11]_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.097     2.337 r  U1/cnt[7]_i_1/O
                         net (fo=4, routed)           0.320     2.657    U1/cnt[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[5]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.119    19.288    U1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 U1/Echo_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.632ns (20.307%)  route 2.480ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X48Y48         FDCE                                         r  U1/Echo_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/Echo_1_reg/Q
                         net (fo=7, routed)           0.847     0.732    U1/Echo_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.097     0.829 r  U1/cnt_17k[11]_i_1/O
                         net (fo=15, routed)          0.713     1.542    U1/cnt_17k_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.097     1.639 r  U1/cnt[11]_i_3/O
                         net (fo=2, routed)           0.601     2.240    U1/cnt[11]_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.097     2.337 r  U1/cnt[7]_i_1/O
                         net (fo=4, routed)           0.320     2.657    U1/cnt[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[6]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.119    19.288    U1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 U1/Echo_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.632ns (20.307%)  route 2.480ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X48Y48         FDCE                                         r  U1/Echo_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/Echo_1_reg/Q
                         net (fo=7, routed)           0.847     0.732    U1/Echo_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.097     0.829 r  U1/cnt_17k[11]_i_1/O
                         net (fo=15, routed)          0.713     1.542    U1/cnt_17k_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.097     1.639 r  U1/cnt[11]_i_3/O
                         net (fo=2, routed)           0.601     2.240    U1/cnt[11]_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.097     2.337 r  U1/cnt[7]_i_1/O
                         net (fo=4, routed)           0.320     2.657    U1/cnt[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[7]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.119    19.288    U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 U1/cnt_trig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_trig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.632ns (20.480%)  route 2.454ns (79.520%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 19.130 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X49Y44         FDCE                                         r  U1/cnt_trig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/cnt_trig_reg[3]/Q
                         net (fo=2, routed)           0.706     0.592    U1/cnt_trig_reg_n_0_[3]
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.097     0.689 r  U1/cnt_trig[23]_i_6/O
                         net (fo=3, routed)           0.713     1.402    U1/cnt_trig[23]_i_6_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.097     1.499 r  U1/cnt_trig[8]_i_4/O
                         net (fo=7, routed)           1.035     2.534    U1/cnt_trig[8]_i_4_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.097     2.631 r  U1/cnt_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     2.631    U1/cnt_trig[6]_i_1_n_0
    SLICE_X49Y44         FDCE                                         r  U1/cnt_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.132    19.130    U1/clk_out1
    SLICE_X49Y44         FDCE                                         r  U1/cnt_trig_reg[6]/C
                         clock pessimism              0.415    19.545    
                         clock uncertainty           -0.084    19.461    
    SLICE_X49Y44         FDCE (Setup_fdce_C_D)        0.033    19.494    U1/cnt_trig_reg[6]
  -------------------------------------------------------------------
                         required time                         19.494    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 U1/cnt_trig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_trig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.632ns (20.922%)  route 2.389ns (79.078%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X49Y44         FDCE                                         r  U1/cnt_trig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/cnt_trig_reg[3]/Q
                         net (fo=2, routed)           0.706     0.592    U1/cnt_trig_reg_n_0_[3]
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.097     0.689 r  U1/cnt_trig[23]_i_6/O
                         net (fo=3, routed)           0.713     1.402    U1/cnt_trig[23]_i_6_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.097     1.499 r  U1/cnt_trig[8]_i_4/O
                         net (fo=7, routed)           0.969     2.468    U1/cnt_trig[8]_i_4_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.097     2.565 r  U1/cnt_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     2.565    U1/cnt_trig[4]_i_1_n_0
    SLICE_X47Y44         FDCE                                         r  U1/cnt_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X47Y44         FDCE                                         r  U1/cnt_trig_reg[4]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X47Y44         FDCE (Setup_fdce_C_D)        0.032    19.439    U1/cnt_trig_reg[4]
  -------------------------------------------------------------------
                         required time                         19.439    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.878ns  (required time - arrival time)
  Source:                 U1/cnt_trig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_trig_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.632ns (20.952%)  route 2.384ns (79.048%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X49Y44         FDCE                                         r  U1/cnt_trig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/cnt_trig_reg[1]/Q
                         net (fo=2, routed)           0.606     0.491    U1/cnt_trig_reg_n_0_[1]
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.097     0.588 r  U1/Trig_i_3/O
                         net (fo=4, routed)           0.640     1.228    U1/Trig_i_3_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.097     1.325 r  U1/cnt_trig[23]_i_2/O
                         net (fo=24, routed)          1.139     2.464    U1/cnt_trig[23]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.097     2.561 r  U1/cnt_trig[9]_i_1/O
                         net (fo=1, routed)           0.000     2.561    U1/cnt_trig[9]_i_1_n_0
    SLICE_X47Y45         FDCE                                         r  U1/cnt_trig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X47Y45         FDCE                                         r  U1/cnt_trig_reg[9]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X47Y45         FDCE (Setup_fdce_C_D)        0.032    19.439    U1/cnt_trig_reg[9]
  -------------------------------------------------------------------
                         required time                         19.439    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.878    

Slack (MET) :             16.897ns  (required time - arrival time)
  Source:                 U1/cnt_trig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_trig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.632ns (21.102%)  route 2.363ns (78.898%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X49Y44         FDCE                                         r  U1/cnt_trig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/cnt_trig_reg[1]/Q
                         net (fo=2, routed)           0.606     0.491    U1/cnt_trig_reg_n_0_[1]
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.097     0.588 r  U1/Trig_i_3/O
                         net (fo=4, routed)           0.640     1.228    U1/Trig_i_3_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.097     1.325 r  U1/cnt_trig[23]_i_2/O
                         net (fo=24, routed)          1.117     2.443    U1/cnt_trig[23]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.097     2.540 r  U1/cnt_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     2.540    U1/cnt_trig[2]_i_1_n_0
    SLICE_X47Y44         FDCE                                         r  U1/cnt_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X47Y44         FDCE                                         r  U1/cnt_trig_reg[2]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X47Y44         FDCE (Setup_fdce_C_D)        0.030    19.437    U1/cnt_trig_reg[2]
  -------------------------------------------------------------------
                         required time                         19.437    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                 16.897    

Slack (MET) :             16.933ns  (required time - arrival time)
  Source:                 U1/Echo_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.632ns (22.489%)  route 2.178ns (77.511%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X48Y48         FDCE                                         r  U1/Echo_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/Echo_1_reg/Q
                         net (fo=7, routed)           0.847     0.732    U1/Echo_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.097     0.829 r  U1/cnt_17k[11]_i_1/O
                         net (fo=15, routed)          0.713     1.542    U1/cnt_17k_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.097     1.639 r  U1/cnt[11]_i_3/O
                         net (fo=2, routed)           0.379     2.018    U1/cnt[11]_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.097     2.115 r  U1/cnt[11]_i_1/O
                         net (fo=4, routed)           0.240     2.355    U1/cnt[11]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  U1/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X42Y45         FDRE                                         r  U1/cnt_reg[10]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X42Y45         FDRE (Setup_fdre_C_CE)      -0.119    19.288    U1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 16.933    

Slack (MET) :             16.933ns  (required time - arrival time)
  Source:                 U1/Echo_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.632ns (22.489%)  route 2.178ns (77.511%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 19.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.274    -0.455    U1/clk_out1
    SLICE_X48Y48         FDCE                                         r  U1/Echo_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.341    -0.114 r  U1/Echo_1_reg/Q
                         net (fo=7, routed)           0.847     0.732    U1/Echo_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.097     0.829 r  U1/cnt_17k[11]_i_1/O
                         net (fo=15, routed)          0.713     1.542    U1/cnt_17k_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.097     1.639 r  U1/cnt[11]_i_3/O
                         net (fo=2, routed)           0.379     2.018    U1/cnt[11]_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.097     2.115 r  U1/cnt[11]_i_1/O
                         net (fo=4, routed)           0.240     2.355    U1/cnt[11]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  U1/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          1.133    19.131    U1/clk_out1
    SLICE_X42Y45         FDRE                                         r  U1/cnt_reg[11]/C
                         clock pessimism              0.360    19.491    
                         clock uncertainty           -0.084    19.407    
    SLICE_X42Y45         FDRE (Setup_fdre_C_CE)      -0.119    19.288    U1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 16.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/dis_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.769%)  route 0.137ns (49.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X43Y45         FDRE                                         r  U1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  U1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.137    -0.386    U1/cnt_reg_n_0_[0]
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[0]/C
                         clock pessimism              0.276    -0.630    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.046    -0.584    U1/dis_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/dis_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.148ns (62.150%)  route 0.090ns (37.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.516 r  U1/cnt_reg[7]/Q
                         net (fo=6, routed)           0.090    -0.426    U1/p_0_in[3]
    SLICE_X43Y44         FDCE                                         r  U1/dis_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X43Y44         FDCE                                         r  U1/dis_reg_reg[7]/C
                         clock pessimism              0.255    -0.651    
    SLICE_X43Y44         FDCE (Hold_fdce_C_D)         0.018    -0.633    U1/dis_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U1/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.720%)  route 0.088ns (26.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X46Y45         FDCE                                         r  U1/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.148    -0.516 r  U1/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=16, routed)          0.088    -0.429    U1/dis_reg
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.098    -0.331 r  U1/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    U1/FSM_onehot_curr_state[0]_i_1_n_0
    SLICE_X46Y45         FDPE                                         r  U1/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X46Y45         FDPE                                         r  U1/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism              0.242    -0.664    
    SLICE_X46Y45         FDPE (Hold_fdpe_C_D)         0.121    -0.543    U1/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U2/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.713%)  route 0.125ns (40.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U2/CLK
    SLICE_X45Y46         FDCE                                         r  U2/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  U2/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           0.125    -0.398    U2/clk_cnt[0]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  U2/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.353    U2/dri_clk_i_1_n_0
    SLICE_X45Y46         FDPE                                         r  U2/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U2/CLK
    SLICE_X45Y46         FDPE                                         r  U2/dri_clk_reg/C
                         clock pessimism              0.242    -0.664    
    SLICE_X45Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.572    U2/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/dis_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.192%)  route 0.149ns (53.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X43Y45         FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.536 r  U1/cnt_reg[3]/Q
                         net (fo=7, routed)           0.149    -0.387    U1/cnt_reg_n_0_[3]
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[3]/C
                         clock pessimism              0.276    -0.630    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.021    -0.609    U1/dis_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/dis_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.066%)  route 0.184ns (52.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X42Y45         FDRE                                         r  U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.500 r  U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.184    -0.316    U1/cnt_reg_n_0_[8]
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[8]/C
                         clock pessimism              0.276    -0.630    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.076    -0.554    U1/dis_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U1/cnt_trig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_trig_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.287%)  route 0.163ns (46.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X47Y44         FDCE                                         r  U1/cnt_trig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  U1/cnt_trig_reg[4]/Q
                         net (fo=24, routed)          0.163    -0.360    U1/cnt_trig_reg_n_0_[4]
    SLICE_X47Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  U1/cnt_trig[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    U1/cnt_trig[9]_i_1_n_0
    SLICE_X47Y45         FDCE                                         r  U1/cnt_trig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X47Y45         FDCE                                         r  U1/cnt_trig_reg[9]/C
                         clock pessimism              0.258    -0.648    
    SLICE_X47Y45         FDCE (Hold_fdce_C_D)         0.092    -0.556    U1/cnt_trig_reg[9]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/dis_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.230%)  route 0.191ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X42Y44         FDRE                                         r  U1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.500 r  U1/cnt_reg[4]/Q
                         net (fo=5, routed)           0.191    -0.309    U1/p_0_in[0]
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X44Y45         FDCE                                         r  U1/dis_reg_reg[4]/C
                         clock pessimism              0.276    -0.630    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.071    -0.559    U1/dis_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U2/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.183ns (51.136%)  route 0.175ns (48.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U2/CLK
    SLICE_X45Y46         FDCE                                         r  U2/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  U2/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.348    U2/clk_cnt[0]
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.042    -0.306 r  U2/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    U2/clk_cnt[3]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  U2/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U2/CLK
    SLICE_X45Y46         FDCE                                         r  U2/clk_cnt_reg[3]/C
                         clock pessimism              0.242    -0.664    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107    -0.557    U2/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.562    -0.664    U1/clk_out1
    SLICE_X43Y45         FDRE                                         r  U1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  U1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.347    U1/cnt_reg_n_0_[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.042    -0.305 r  U1/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.305    U1/cnt[3]_i_2_n_0
    SLICE_X43Y45         FDRE                                         r  U1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    pll_freq/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_freq/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    pll_freq/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  pll_freq/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    pll_freq/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  pll_freq/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.907    U1/clk_out1
    SLICE_X43Y45         FDRE                                         r  U1/cnt_reg[3]/C
                         clock pessimism              0.242    -0.664    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.107    -0.557    U1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_freq/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   pll_freq/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y48     U1/Echo_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y45     U1/Echo_2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y42     U1/cnt_17k_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y43     U1/cnt_17k_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y42     U1/cnt_17k_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y42     U1/cnt_17k_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43     U1/cnt_17k_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y42     U1/cnt_17k_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43     U1/cnt_17k_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43     U1/cnt_17k_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43     U1/cnt_17k_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43     U1/cnt_17k_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43     U1/cnt_17k_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y42     U1/cnt_17k_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y43     U1/cnt_17k_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y48     U1/Echo_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/Echo_2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/Echo_2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y45     U1/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y42     U1/cnt_17k_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_freq/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   pll_freq/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  pll_freq/inst/mmcm_adv_inst/CLKFBOUT



