\begin{center}
	\boxed{%
		\text{The pre-processing presented below assumes that }
		\left\{ \begin{array}{lcl}
			\isMacro                     _{i}      & = & 1 \\
			\mmuInstFlagRamToRamSansPadding  _{i}      & = & 1 \\
		\end{array} \right.
		}
\end{center}
We use the present vantage point to settle some micro-instruction related parameters, in particular those which remain constant throughout micro-instruction-writing and other pertaining to the first micro-instruction-writing-row. 
\begin{description}
	\item[\underline{Setting micro-instruction-writing-constant values:}]
		we impose
		\[
			\left\{ \begin{array}{lcl}		
				% \microInst        _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locMicroInst  \\
				% \microSize        _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microSlo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microSbo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microTlo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locTlo \\
				% \microTbo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locTbo \\
				% \microLimb        _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \macroLimbTwo_{i} \\
				\microCns         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \macroSrcId_{i} \\
				\microCnt         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \macroTgtId_{i}  \\
				\microSuccessBit  _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				\microExoSum      _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				\microPhase       _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				\microIdOne       _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				\microIdTwo       _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				\microTotalSize   _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
			\end{array} \right.
		\]
	\item[\underline{First micro-instruction-writing-row:}] \label{mmu: instructions: modexpdata: initialize: tlo is initially 0}
		we impose
		\[
			\left\{ \begin{array}{lcl}
				\microInst        _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \valueToBeSet  \\
				\microSize        _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locFirstLimbByteSize \\
				\microSlo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locInitSlo \\
				\microSbo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locInitSbo \\
				\microTlo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locInitTlo \\
				\microTbo         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \locInitTbo \\
				\microLimb        _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microCns         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \macroSrcId_{i} \\
				% \microCnt         _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \macroTgtId_{i}  \\
				% \microSuccessBit  _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microExoSum      _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microPhase       _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microIdOne       _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microIdTwo       _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
				% \microTotalSize   _{i + \nppMmuInstRamToRamSansPaddingValuePO} & = & \nothing \\
			\end{array} \right.
		\]
\end{description} 
