
// Verilog netlist produced by program backanno, Version Radiant (64-bit) 1.0.1.350.6

// backanno -n Verilog -o clappyBird_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui clappyBird_impl_1.udb 
// Netlist created on Sat Apr 27 19:34:16 2019
// Netlist written on Sat Apr 27 19:34:20 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module top ( RGB, clappy, PLL_out, HSYNC, VSYNC );
  input  clappy;
  output [5:0] RGB;
  output PLL_out, HSYNC, VSYNC;
  wire   \vga_inst/n45[9] , \vga_inst/n12509 , \vga_inst/n10300 , \row_num[9] , 
         \vga_inst/n897 , \vga_inst/n915 , clk2, \vga_inst/n45_adj_383[9] , 
         \vga_inst/n12506 , \vga_inst/n10364 , \col_num[9] , 
         \vga_inst/n45_adj_383[8] , \vga_inst/n45_adj_383[7] , 
         \vga_inst/n12503 , \col_num[8] , \vga_inst/n10362 , \col_num[7] , 
         \vga_inst/n45_adj_383[6] , \vga_inst/n45_adj_383[5] , 
         \vga_inst/n12500 , \col_num[6] , \vga_inst/n10360 , \col_num[5] , 
         \vga_inst/n45[8] , \vga_inst/n45[7] , \vga_inst/n12491 , \row_num[8] , 
         \vga_inst/n10298 , \row_num[7] , \vga_inst/n45[6] , \vga_inst/n45[5] , 
         \vga_inst/n12470 , \row_num[6] , \vga_inst/n10296 , \row_num[5] , 
         \vga_inst/n45_adj_383[4] , \vga_inst/n45_adj_383[3] , 
         \vga_inst/n12497 , \col_num[4] , \vga_inst/n10358 , 
         \vga_inst/col_num[3]_2 , \vga_inst/n45_adj_383[2] , 
         \vga_inst/n45_adj_383[1] , \vga_inst/n12494 , \vga_inst/col_num[2]_2 , 
         \vga_inst/n10356 , \vga_inst/col_num[1]_2 , \vga_inst/n45_adj_383[0] , 
         \vga_inst/n12485 , \vga_inst/col_num[0]_2 , VCC_net, 
         \vga_inst/n45[4] , \vga_inst/n45[3] , \vga_inst/n12467 , \row_num[4] , 
         \vga_inst/n10294 , \row_num[3] , \vga_inst/n45[2] , \vga_inst/n45[1] , 
         \vga_inst/n12464 , \row_num[2] , \vga_inst/n10292 , \row_num[1] , 
         \vga_inst/n45[0] , \vga_inst/n12461 , \row_num[0] , 
         \game_state_inst/n45[6] , \game_state_inst/n45[5] , 
         \game_state_inst/n12518 , \game_state_inst/wait_counter[6] , 
         \game_state_inst/n10274 , \game_state_inst/wait_counter[5] , 
         \game_state_inst/is_over_N_189 , 
         \game_state_inst/forty_eight_mhz_counter[19] , 
         \game_state_inst/n10276 , \game_state_inst/n45[4] , 
         \game_state_inst/n45[3] , \game_state_inst/n12515 , 
         \game_state_inst/wait_counter[4] , \game_state_inst/n10272 , 
         \game_state_inst/wait_counter[3] , \game_state_inst/n45[2] , 
         \game_state_inst/n45[1] , \game_state_inst/n12512 , 
         \game_state_inst/wait_counter[2] , \game_state_inst/n10270 , 
         \game_state_inst/wait_counter[1] , \game_state_inst/n45[0] , 
         \game_state_inst/n12482 , \game_state_inst/wait_counter[0] , 
         \game_state_inst/n85[19] , \game_state_inst/n12554 , 
         \game_state_inst/n10332 , clk, \game_state_inst/n85[18] , 
         \game_state_inst/n85[17] , \game_state_inst/n12551 , 
         \game_state_inst/n149[18] , \game_state_inst/n10330 , 
         \game_state_inst/n149[17] , \game_state_inst/n85[16] , 
         \game_state_inst/n85[15] , \game_state_inst/n12548 , 
         \game_state_inst/n149[16] , \game_state_inst/n10328 , 
         \game_state_inst/n149[15] , \game_state_inst/n85[14] , 
         \game_state_inst/n85[13] , \game_state_inst/n12545 , 
         \game_state_inst/n149[14] , \game_state_inst/n10326 , 
         \game_state_inst/n149[13] , \game_state_inst/n85[12] , 
         \game_state_inst/n85[11] , \game_state_inst/n12542 , 
         \game_state_inst/n149[12] , \game_state_inst/n10324 , 
         \game_state_inst/n149[11] , \game_state_inst/n85[10] , 
         \game_state_inst/n85[9] , \game_state_inst/n12539 , 
         \game_state_inst/n149[10] , \game_state_inst/n10322 , 
         \game_state_inst/n149[9] , \game_state_inst/n85[8] , 
         \game_state_inst/n85[7] , \game_state_inst/n12536 , 
         \game_state_inst/n149[8] , \game_state_inst/n10320 , 
         \game_state_inst/n149[7] , \game_state_inst/n85[6] , 
         \game_state_inst/n85[5] , \game_state_inst/n12533 , 
         \game_state_inst/n149[6] , \game_state_inst/n10318 , 
         \game_state_inst/n149[5] , \game_state_inst/n85[4] , 
         \game_state_inst/n85[3] , \game_state_inst/n12530 , 
         \game_state_inst/n149[4] , \game_state_inst/n10316 , 
         \game_state_inst/n149[3] , \game_state_inst/n85[2] , 
         \game_state_inst/n85[1] , \game_state_inst/n12527 , 
         \game_state_inst/n149[2] , \game_state_inst/n10314 , 
         \game_state_inst/n149[1] , \game_state_inst/n85[0] , 
         \game_state_inst/n12479 , \game_state_inst/n149[0] , 
         \game_state_inst/n45_adj_367[9] , \game_state_inst/n12488 , 
         \game_state_inst/n10311 , \bigbird_y_pos[9] , 
         \game_state_inst/bird_y_pos_9__N_182 , \game_state_inst/n896 , 
         \game_state_inst/n923 , \game_state_inst/n45_adj_367[8] , 
         \game_state_inst/n45_adj_367[7] , \game_state_inst/n12476 , 
         \bigbird_y_pos[8] , \game_state_inst/n10309 , \bigbird_y_pos[7] , 
         \game_state_inst/n45[9] , \game_state_inst/n12524 , 
         \game_state_inst/n10278 , \game_state_inst/wait_counter[9] , 
         \game_state_inst/n45_adj_367[6] , \game_state_inst/n45_adj_367[5] , 
         \game_state_inst/n12371 , \bigbird_y_pos[6] , 
         \game_state_inst/n10307 , \bigbird_y_pos[5] , 
         \game_state_inst/n45_adj_367[4] , \game_state_inst/n45_adj_367[3] , 
         \game_state_inst/n12368 , \bigbird_y_pos[4] , 
         \game_state_inst/n10305 , \bigbird_y_pos[3] , 
         \game_state_inst/n45_adj_367[2] , \game_state_inst/n45_adj_367[1] , 
         \game_state_inst/n12365 , \bigbird_y_pos[2] , 
         \game_state_inst/n10303 , \bigbird_y_pos[1] , 
         \game_state_inst/n45[8] , \game_state_inst/n45[7] , 
         \game_state_inst/n12521 , \game_state_inst/wait_counter[8] , 
         \game_state_inst/wait_counter[7] , \game_state_inst/n45_adj_367[0] , 
         \game_state_inst/n12362 , \RGB_o_5__N_109[0] , 
         \testpattern_inst/n12416 , \testpattern_inst/n10371 , 
         \testpattern_inst/n57[5]_2 , \testpattern_inst/n57[6]_2 , 
         \testpattern_inst/n10373 , \testpattern_inst/n12446 , 
         \testpattern_inst/n10259 , \testpattern_inst/n57_adj_351[1] , 
         \testpattern_inst/n57_adj_351[2] , \testpattern_inst/n10261 , 
         \testpattern_inst/n12413 , \testpattern_inst/n10369 , 
         \testpattern_inst/n57[3]_2 , \testpattern_inst/n57[4]_2 , 
         \testpattern_inst/n12410 , \testpattern_inst/n10367 , 
         \testpattern_inst/n57[1]_2 , \testpattern_inst/n57[2]_2 , 
         \testpattern_inst/n12407 , \testpattern_inst/n57[0]_2 , 
         \testpattern_inst/n12386 , \testpattern_inst/n10352 , 
         \RGB_o_5__N_109[8] , \RGB_o_5__N_109[9] , \testpattern_inst/n12458 , 
         \testpattern_inst/n10267 , n24_adj_384, \testpattern_inst/n12383 , 
         \testpattern_inst/n10350 , \RGB_o_5__N_109[6] , \RGB_o_5__N_109[7] , 
         \testpattern_inst/n12455 , \testpattern_inst/n10265 , 
         \testpattern_inst/n57_adj_351[7] , \testpattern_inst/n57_adj_351[8] , 
         \testpattern_inst/n12380 , \testpattern_inst/n10348 , 
         \RGB_o_5__N_109[4] , \RGB_o_5__N_109[5] , \testpattern_inst/n12377 , 
         \testpattern_inst/n10346 , \testpattern_inst/RGB_o_5__N_109[2]_2 , 
         \RGB_o_5__N_109[3] , \testpattern_inst/n12374 , 
         \testpattern_inst/RGB_o_5__N_109[1]_2 , \testpattern_inst/n12404 , 
         \testpattern_inst/n10343 , \testpattern_inst/beak_colliding_N_220[9] , 
         \testpattern_inst/n12401 , \testpattern_inst/n10341 , 
         \testpattern_inst/beak_colliding_N_220[7] , 
         \testpattern_inst/beak_colliding_N_220[8] , \testpattern_inst/n12440 , 
         \testpattern_inst/n10289 , n24, \testpattern_inst/n12398 , 
         \testpattern_inst/n10339 , \testpattern_inst/beak_colliding_N_220[5] , 
         \testpattern_inst/beak_colliding_N_220[6] , \testpattern_inst/n12395 , 
         \testpattern_inst/n10337 , \testpattern_inst/beak_colliding_N_220[3] , 
         \testpattern_inst/beak_colliding_N_220[4] , \testpattern_inst/n12452 , 
         \testpattern_inst/n10263 , \testpattern_inst/n57_adj_351[5] , 
         \testpattern_inst/n57_adj_351[6] , \testpattern_inst/n12449 , 
         \testpattern_inst/n57_adj_351[3] , \testpattern_inst/n57_adj_351[4] , 
         \testpattern_inst/n12437 , \testpattern_inst/n10287 , 
         \testpattern_inst/n57_adj_352[7] , \testpattern_inst/n57_adj_352[8] , 
         \testpattern_inst/n12392 , \testpattern_inst/n10335 , 
         \testpattern_inst/beak_colliding_N_220[1] , 
         \testpattern_inst/beak_colliding_N_220[2] , \testpattern_inst/n12389 , 
         \testpattern_inst/beak_colliding_N_220[0] , \testpattern_inst/n12443 , 
         \testpattern_inst/n57_adj_351[0] , \testpattern_inst/n12434 , 
         \testpattern_inst/n10285 , \testpattern_inst/n57_adj_352[5] , 
         \testpattern_inst/n57_adj_352[6] , \testpattern_inst/n12431 , 
         \testpattern_inst/n10283 , \testpattern_inst/n57_adj_352[3] , 
         \testpattern_inst/n57_adj_352[4] , \testpattern_inst/n12428 , 
         \testpattern_inst/n10281 , \testpattern_inst/n57_adj_352[1] , 
         \testpattern_inst/n57_adj_352[2] , \testpattern_inst/n12425 , 
         \testpattern_inst/n57_adj_352[0] , \testpattern_inst/n12422 , 
         \testpattern_inst/n10375 , \testpattern_inst/n57[9] , 
         \testpattern_inst/n12419 , \testpattern_inst/n57[7]_2 , 
         \testpattern_inst/n57[8]_2 , \vga_inst/n4_c , \vga_inst/n112 , 
         \vga_inst/n126 , \vga_inst/n5 , \vga_inst/n184 , \vga_inst/n876 , 
         n1132, n58, \vga_inst/n826 , \vga_inst/n185 , \vga_inst/n874 , 
         \vga_inst/n156 , n11271, n867, n233, n1196, n4, \vga_inst/n11748 , 
         \vga_inst/n115 , \testpattern_inst/n1198 , n11512, n11532, n11538, 
         n10778, n11520, n11261, \vga_inst/n84 , \vga_inst/n10572 , 
         \vga_inst/n123 , n8222, \testpattern_inst/n18_adj_326 , 
         \testpattern_inst/n8_adj_322 , n8212, \testpattern_inst/n4_adj_295 , 
         n75, RGB_o_5__N_85, \testpattern_inst/n18_adj_304 , n16, n882, 
         n4_adj_386, \vga_inst/n879 , \testpattern_inst/n5 , n11275, HSYNC_c, 
         n704, n8259, n74, n870, \testpattern_inst/n873 , \vga_inst/n99 , 
         \testpattern_inst/n131 , n1200, \testpattern_inst/n1262 , RGB_c_4, 
         game_over, RGB_c_2, \vga_inst/n10783 , n110, \testpattern_inst/n1542 , 
         \vga_inst/n108 , n1511, \testpattern_inst/n18_adj_290 , VSYNC_N_43, 
         n103, n871, n226, \testpattern_inst/n10788 , \testpattern_inst/n861 , 
         RGB_c_0, \testpattern_inst/n224 , \testpattern_inst/n11498 , RGB_c_5, 
         RGB_c_1, \testpattern_inst/n178 , \testpattern_inst/n18_c , 
         \testpattern_inst/n11269 , \vga_inst/n6 , \vga_inst/n5_adj_380 , n18, 
         \vga_inst/n10789 , n18_adj_385, \testpattern_inst/n16_adj_310 , 
         \testpattern_inst/n14_adj_335 , n10799, \game_state_inst/n12 , reset, 
         \game_state_inst/n8_adj_366 , \game_state_inst/n4_adj_365 , 
         \game_state_inst/n10777 , \game_state_inst/n4_adj_362 , 
         \game_state_inst/n11500 , \game_state_inst/n11536 , clappy_c, 
         \testpattern_inst/n10779 , \testpattern_inst/n4_adj_279 , 
         \testpattern_inst/n6 , \testpattern_inst/n4_adj_280 , 
         \testpattern_inst/n6_adj_281 , \testpattern_inst/n8 , 
         \testpattern_inst/n10 , \testpattern_inst/n4_adj_283 , 
         \testpattern_inst/n6_adj_350 , \testpattern_inst/n10_adj_320 , 
         \testpattern_inst/n148 , RGB_c_3, \testpattern_inst/n12 , 
         \testpattern_inst/n10_adj_287 , \testpattern_inst/n14 , 
         \testpattern_inst/n16_adj_292 , \testpattern_inst/n18_adj_289 , 
         \testpattern_inst/n8_adj_285 , \testpattern_inst/n12_adj_286 , 
         \testpattern_inst/n14_adj_305 , \testpattern_inst/n16_adj_293 , 
         \testpattern_inst/n14_adj_294 , \testpattern_inst/n4_adj_288 , 
         \testpattern_inst/n6_adj_331 , \testpattern_inst/n16_adj_291 , 
         \testpattern_inst/n12_adj_303 , \testpattern_inst/n10_adj_312 , 
         \testpattern_inst/n16_adj_321 , \testpattern_inst/n14_adj_323 , 
         \testpattern_inst/n8_adj_313 , \testpattern_inst/n6_adj_316 , 
         \testpattern_inst/n16_adj_314 , \testpattern_inst/n14_adj_346 , 
         \testpattern_inst/n4_adj_317 , \testpattern_inst/n12_adj_324 , 
         \testpattern_inst/n10_adj_325 , \testpattern_inst/n8_adj_328 , 
         \testpattern_inst/n16_adj_329 , \testpattern_inst/n14_adj_332 , 
         \testpattern_inst/n12_adj_334 , \testpattern_inst/n10_adj_336 , 
         \testpattern_inst/n12_adj_337 , \testpattern_inst/n10_adj_342 , 
         \testpattern_inst/n8_adj_338 , \testpattern_inst/n6_adj_339 , 
         \testpattern_inst/n4_adj_340 , \testpattern_inst/n8_adj_343 , 
         \testpattern_inst/n6_adj_344 , \testpattern_inst/n4_adj_345 , 
         \testpattern_inst/n12_adj_347 , \testpattern_inst/n10_adj_348 , 
         \testpattern_inst/n8_adj_349 , n933, 
         \pll_inst/lscc_pll_inst/feedback_w , PLL_out_c;

  SLICE_0 SLICE_0( .DI0(\vga_inst/n45[9] ), .D1(\vga_inst/n12509 ), 
    .D0(\vga_inst/n10300 ), .C0(\row_num[9] ), .CE(\vga_inst/n897 ), 
    .LSR(\vga_inst/n915 ), .CLK(clk2), .CIN0(\vga_inst/n10300 ), 
    .CIN1(\vga_inst/n12509 ), .Q0(\row_num[9] ), .F0(\vga_inst/n45[9] ), 
    .COUT0(\vga_inst/n12509 ));
  SLICE_1 SLICE_1( .DI0(\vga_inst/n45_adj_383[9] ), .D1(\vga_inst/n12506 ), 
    .D0(\vga_inst/n10364 ), .C0(\col_num[9] ), .LSR(\vga_inst/n897 ), 
    .CLK(clk2), .CIN0(\vga_inst/n10364 ), .CIN1(\vga_inst/n12506 ), 
    .Q0(\col_num[9] ), .F0(\vga_inst/n45_adj_383[9] ), 
    .COUT0(\vga_inst/n12506 ));
  SLICE_2 SLICE_2( .DI1(\vga_inst/n45_adj_383[8] ), 
    .DI0(\vga_inst/n45_adj_383[7] ), .D1(\vga_inst/n12503 ), .C1(\col_num[8] ), 
    .D0(\vga_inst/n10362 ), .C0(\col_num[7] ), .LSR(\vga_inst/n897 ), 
    .CLK(clk2), .CIN0(\vga_inst/n10362 ), .CIN1(\vga_inst/n12503 ), 
    .Q0(\col_num[7] ), .Q1(\col_num[8] ), .F0(\vga_inst/n45_adj_383[7] ), 
    .F1(\vga_inst/n45_adj_383[8] ), .COUT1(\vga_inst/n10364 ), 
    .COUT0(\vga_inst/n12503 ));
  SLICE_3 SLICE_3( .DI1(\vga_inst/n45_adj_383[6] ), 
    .DI0(\vga_inst/n45_adj_383[5] ), .D1(\vga_inst/n12500 ), .C1(\col_num[6] ), 
    .D0(\vga_inst/n10360 ), .C0(\col_num[5] ), .LSR(\vga_inst/n897 ), 
    .CLK(clk2), .CIN0(\vga_inst/n10360 ), .CIN1(\vga_inst/n12500 ), 
    .Q0(\col_num[5] ), .Q1(\col_num[6] ), .F0(\vga_inst/n45_adj_383[5] ), 
    .F1(\vga_inst/n45_adj_383[6] ), .COUT1(\vga_inst/n10362 ), 
    .COUT0(\vga_inst/n12500 ));
  SLICE_4 SLICE_4( .DI1(\vga_inst/n45[8] ), .DI0(\vga_inst/n45[7] ), 
    .D1(\vga_inst/n12491 ), .C1(\row_num[8] ), .D0(\vga_inst/n10298 ), 
    .C0(\row_num[7] ), .CE(\vga_inst/n897 ), .LSR(\vga_inst/n915 ), .CLK(clk2), 
    .CIN0(\vga_inst/n10298 ), .CIN1(\vga_inst/n12491 ), .Q0(\row_num[7] ), 
    .Q1(\row_num[8] ), .F0(\vga_inst/n45[7] ), .F1(\vga_inst/n45[8] ), 
    .COUT1(\vga_inst/n10300 ), .COUT0(\vga_inst/n12491 ));
  SLICE_5 SLICE_5( .DI1(\vga_inst/n45[6] ), .DI0(\vga_inst/n45[5] ), 
    .D1(\vga_inst/n12470 ), .C1(\row_num[6] ), .D0(\vga_inst/n10296 ), 
    .C0(\row_num[5] ), .CE(\vga_inst/n897 ), .LSR(\vga_inst/n915 ), .CLK(clk2), 
    .CIN0(\vga_inst/n10296 ), .CIN1(\vga_inst/n12470 ), .Q0(\row_num[5] ), 
    .Q1(\row_num[6] ), .F0(\vga_inst/n45[5] ), .F1(\vga_inst/n45[6] ), 
    .COUT1(\vga_inst/n10298 ), .COUT0(\vga_inst/n12470 ));
  SLICE_6 SLICE_6( .DI1(\vga_inst/n45_adj_383[4] ), 
    .DI0(\vga_inst/n45_adj_383[3] ), .D1(\vga_inst/n12497 ), .C1(\col_num[4] ), 
    .D0(\vga_inst/n10358 ), .C0(\vga_inst/col_num[3]_2 ), 
    .LSR(\vga_inst/n897 ), .CLK(clk2), .CIN0(\vga_inst/n10358 ), 
    .CIN1(\vga_inst/n12497 ), .Q0(\vga_inst/col_num[3]_2 ), .Q1(\col_num[4] ), 
    .F0(\vga_inst/n45_adj_383[3] ), .F1(\vga_inst/n45_adj_383[4] ), 
    .COUT1(\vga_inst/n10360 ), .COUT0(\vga_inst/n12497 ));
  SLICE_7 SLICE_7( .DI1(\vga_inst/n45_adj_383[2] ), 
    .DI0(\vga_inst/n45_adj_383[1] ), .D1(\vga_inst/n12494 ), 
    .C1(\vga_inst/col_num[2]_2 ), .D0(\vga_inst/n10356 ), 
    .C0(\vga_inst/col_num[1]_2 ), .LSR(\vga_inst/n897 ), .CLK(clk2), 
    .CIN0(\vga_inst/n10356 ), .CIN1(\vga_inst/n12494 ), 
    .Q0(\vga_inst/col_num[1]_2 ), .Q1(\vga_inst/col_num[2]_2 ), 
    .F0(\vga_inst/n45_adj_383[1] ), .F1(\vga_inst/n45_adj_383[2] ), 
    .COUT1(\vga_inst/n10358 ), .COUT0(\vga_inst/n12494 ));
  SLICE_8 SLICE_8( .DI1(\vga_inst/n45_adj_383[0] ), .D1(\vga_inst/n12485 ), 
    .C1(\vga_inst/col_num[0]_2 ), .B1(VCC_net), .LSR(\vga_inst/n897 ), 
    .CLK(clk2), .CIN1(\vga_inst/n12485 ), .Q1(\vga_inst/col_num[0]_2 ), 
    .F1(\vga_inst/n45_adj_383[0] ), .COUT1(\vga_inst/n10356 ), 
    .COUT0(\vga_inst/n12485 ));
  SLICE_9 SLICE_9( .DI1(\vga_inst/n45[4] ), .DI0(\vga_inst/n45[3] ), 
    .D1(\vga_inst/n12467 ), .C1(\row_num[4] ), .D0(\vga_inst/n10294 ), 
    .C0(\row_num[3] ), .CE(\vga_inst/n897 ), .LSR(\vga_inst/n915 ), .CLK(clk2), 
    .CIN0(\vga_inst/n10294 ), .CIN1(\vga_inst/n12467 ), .Q0(\row_num[3] ), 
    .Q1(\row_num[4] ), .F0(\vga_inst/n45[3] ), .F1(\vga_inst/n45[4] ), 
    .COUT1(\vga_inst/n10296 ), .COUT0(\vga_inst/n12467 ));
  SLICE_10 SLICE_10( .DI1(\vga_inst/n45[2] ), .DI0(\vga_inst/n45[1] ), 
    .D1(\vga_inst/n12464 ), .C1(\row_num[2] ), .D0(\vga_inst/n10292 ), 
    .C0(\row_num[1] ), .CE(\vga_inst/n897 ), .LSR(\vga_inst/n915 ), .CLK(clk2), 
    .CIN0(\vga_inst/n10292 ), .CIN1(\vga_inst/n12464 ), .Q0(\row_num[1] ), 
    .Q1(\row_num[2] ), .F0(\vga_inst/n45[1] ), .F1(\vga_inst/n45[2] ), 
    .COUT1(\vga_inst/n10294 ), .COUT0(\vga_inst/n12464 ));
  SLICE_11 SLICE_11( .DI1(\vga_inst/n45[0] ), .D1(\vga_inst/n12461 ), 
    .C1(\row_num[0] ), .B1(VCC_net), .CE(\vga_inst/n897 ), 
    .LSR(\vga_inst/n915 ), .CLK(clk2), .CIN1(\vga_inst/n12461 ), 
    .Q1(\row_num[0] ), .F1(\vga_inst/n45[0] ), .COUT1(\vga_inst/n10292 ), 
    .COUT0(\vga_inst/n12461 ));
  SLICE_12 SLICE_12( .DI1(\game_state_inst/n45[6] ), 
    .DI0(\game_state_inst/n45[5] ), .D1(\game_state_inst/n12518 ), 
    .C1(\game_state_inst/wait_counter[6] ), .D0(\game_state_inst/n10274 ), 
    .C0(\game_state_inst/wait_counter[5] ), 
    .LSR(\game_state_inst/is_over_N_189 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10274 ), .CIN1(\game_state_inst/n12518 ), 
    .Q0(\game_state_inst/wait_counter[5] ), 
    .Q1(\game_state_inst/wait_counter[6] ), .F0(\game_state_inst/n45[5] ), 
    .F1(\game_state_inst/n45[6] ), .COUT1(\game_state_inst/n10276 ), 
    .COUT0(\game_state_inst/n12518 ));
  SLICE_13 SLICE_13( .DI1(\game_state_inst/n45[4] ), 
    .DI0(\game_state_inst/n45[3] ), .D1(\game_state_inst/n12515 ), 
    .C1(\game_state_inst/wait_counter[4] ), .D0(\game_state_inst/n10272 ), 
    .C0(\game_state_inst/wait_counter[3] ), 
    .LSR(\game_state_inst/is_over_N_189 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10272 ), .CIN1(\game_state_inst/n12515 ), 
    .Q0(\game_state_inst/wait_counter[3] ), 
    .Q1(\game_state_inst/wait_counter[4] ), .F0(\game_state_inst/n45[3] ), 
    .F1(\game_state_inst/n45[4] ), .COUT1(\game_state_inst/n10274 ), 
    .COUT0(\game_state_inst/n12515 ));
  SLICE_14 SLICE_14( .DI1(\game_state_inst/n45[2] ), 
    .DI0(\game_state_inst/n45[1] ), .D1(\game_state_inst/n12512 ), 
    .C1(\game_state_inst/wait_counter[2] ), .D0(\game_state_inst/n10270 ), 
    .C0(\game_state_inst/wait_counter[1] ), 
    .LSR(\game_state_inst/is_over_N_189 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10270 ), .CIN1(\game_state_inst/n12512 ), 
    .Q0(\game_state_inst/wait_counter[1] ), 
    .Q1(\game_state_inst/wait_counter[2] ), .F0(\game_state_inst/n45[1] ), 
    .F1(\game_state_inst/n45[2] ), .COUT1(\game_state_inst/n10272 ), 
    .COUT0(\game_state_inst/n12512 ));
  SLICE_15 SLICE_15( .DI1(\game_state_inst/n45[0] ), 
    .D1(\game_state_inst/n12482 ), .C1(\game_state_inst/wait_counter[0] ), 
    .B1(VCC_net), .LSR(\game_state_inst/is_over_N_189 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN1(\game_state_inst/n12482 ), .Q1(\game_state_inst/wait_counter[0] ), 
    .F1(\game_state_inst/n45[0] ), .COUT1(\game_state_inst/n10270 ), 
    .COUT0(\game_state_inst/n12482 ));
  SLICE_16 SLICE_16( .DI0(\game_state_inst/n85[19] ), 
    .D1(\game_state_inst/n12554 ), .D0(\game_state_inst/n10332 ), 
    .C0(\game_state_inst/forty_eight_mhz_counter[19] ), .CLK(clk), 
    .CIN0(\game_state_inst/n10332 ), .CIN1(\game_state_inst/n12554 ), 
    .Q0(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .F0(\game_state_inst/n85[19] ), .COUT0(\game_state_inst/n12554 ));
  SLICE_17 SLICE_17( .DI1(\game_state_inst/n85[18] ), 
    .DI0(\game_state_inst/n85[17] ), .D1(\game_state_inst/n12551 ), 
    .C1(\game_state_inst/n149[18] ), .D0(\game_state_inst/n10330 ), 
    .C0(\game_state_inst/n149[17] ), .CLK(clk), 
    .CIN0(\game_state_inst/n10330 ), .CIN1(\game_state_inst/n12551 ), 
    .Q0(\game_state_inst/n149[17] ), .Q1(\game_state_inst/n149[18] ), 
    .F0(\game_state_inst/n85[17] ), .F1(\game_state_inst/n85[18] ), 
    .COUT1(\game_state_inst/n10332 ), .COUT0(\game_state_inst/n12551 ));
  SLICE_18 SLICE_18( .DI1(\game_state_inst/n85[16] ), 
    .DI0(\game_state_inst/n85[15] ), .D1(\game_state_inst/n12548 ), 
    .C1(\game_state_inst/n149[16] ), .D0(\game_state_inst/n10328 ), 
    .C0(\game_state_inst/n149[15] ), .CLK(clk), 
    .CIN0(\game_state_inst/n10328 ), .CIN1(\game_state_inst/n12548 ), 
    .Q0(\game_state_inst/n149[15] ), .Q1(\game_state_inst/n149[16] ), 
    .F0(\game_state_inst/n85[15] ), .F1(\game_state_inst/n85[16] ), 
    .COUT1(\game_state_inst/n10330 ), .COUT0(\game_state_inst/n12548 ));
  SLICE_19 SLICE_19( .DI1(\game_state_inst/n85[14] ), 
    .DI0(\game_state_inst/n85[13] ), .D1(\game_state_inst/n12545 ), 
    .C1(\game_state_inst/n149[14] ), .D0(\game_state_inst/n10326 ), 
    .C0(\game_state_inst/n149[13] ), .CLK(clk), 
    .CIN0(\game_state_inst/n10326 ), .CIN1(\game_state_inst/n12545 ), 
    .Q0(\game_state_inst/n149[13] ), .Q1(\game_state_inst/n149[14] ), 
    .F0(\game_state_inst/n85[13] ), .F1(\game_state_inst/n85[14] ), 
    .COUT1(\game_state_inst/n10328 ), .COUT0(\game_state_inst/n12545 ));
  SLICE_20 SLICE_20( .DI1(\game_state_inst/n85[12] ), 
    .DI0(\game_state_inst/n85[11] ), .D1(\game_state_inst/n12542 ), 
    .C1(\game_state_inst/n149[12] ), .D0(\game_state_inst/n10324 ), 
    .C0(\game_state_inst/n149[11] ), .CLK(clk), 
    .CIN0(\game_state_inst/n10324 ), .CIN1(\game_state_inst/n12542 ), 
    .Q0(\game_state_inst/n149[11] ), .Q1(\game_state_inst/n149[12] ), 
    .F0(\game_state_inst/n85[11] ), .F1(\game_state_inst/n85[12] ), 
    .COUT1(\game_state_inst/n10326 ), .COUT0(\game_state_inst/n12542 ));
  SLICE_21 SLICE_21( .DI1(\game_state_inst/n85[10] ), 
    .DI0(\game_state_inst/n85[9] ), .D1(\game_state_inst/n12539 ), 
    .C1(\game_state_inst/n149[10] ), .D0(\game_state_inst/n10322 ), 
    .C0(\game_state_inst/n149[9] ), .CLK(clk), .CIN0(\game_state_inst/n10322 ), 
    .CIN1(\game_state_inst/n12539 ), .Q0(\game_state_inst/n149[9] ), 
    .Q1(\game_state_inst/n149[10] ), .F0(\game_state_inst/n85[9] ), 
    .F1(\game_state_inst/n85[10] ), .COUT1(\game_state_inst/n10324 ), 
    .COUT0(\game_state_inst/n12539 ));
  SLICE_22 SLICE_22( .DI1(\game_state_inst/n85[8] ), 
    .DI0(\game_state_inst/n85[7] ), .D1(\game_state_inst/n12536 ), 
    .C1(\game_state_inst/n149[8] ), .D0(\game_state_inst/n10320 ), 
    .C0(\game_state_inst/n149[7] ), .CLK(clk), .CIN0(\game_state_inst/n10320 ), 
    .CIN1(\game_state_inst/n12536 ), .Q0(\game_state_inst/n149[7] ), 
    .Q1(\game_state_inst/n149[8] ), .F0(\game_state_inst/n85[7] ), 
    .F1(\game_state_inst/n85[8] ), .COUT1(\game_state_inst/n10322 ), 
    .COUT0(\game_state_inst/n12536 ));
  SLICE_23 SLICE_23( .DI1(\game_state_inst/n85[6] ), 
    .DI0(\game_state_inst/n85[5] ), .D1(\game_state_inst/n12533 ), 
    .C1(\game_state_inst/n149[6] ), .D0(\game_state_inst/n10318 ), 
    .C0(\game_state_inst/n149[5] ), .CLK(clk), .CIN0(\game_state_inst/n10318 ), 
    .CIN1(\game_state_inst/n12533 ), .Q0(\game_state_inst/n149[5] ), 
    .Q1(\game_state_inst/n149[6] ), .F0(\game_state_inst/n85[5] ), 
    .F1(\game_state_inst/n85[6] ), .COUT1(\game_state_inst/n10320 ), 
    .COUT0(\game_state_inst/n12533 ));
  SLICE_24 SLICE_24( .DI1(\game_state_inst/n85[4] ), 
    .DI0(\game_state_inst/n85[3] ), .D1(\game_state_inst/n12530 ), 
    .C1(\game_state_inst/n149[4] ), .D0(\game_state_inst/n10316 ), 
    .C0(\game_state_inst/n149[3] ), .CLK(clk), .CIN0(\game_state_inst/n10316 ), 
    .CIN1(\game_state_inst/n12530 ), .Q0(\game_state_inst/n149[3] ), 
    .Q1(\game_state_inst/n149[4] ), .F0(\game_state_inst/n85[3] ), 
    .F1(\game_state_inst/n85[4] ), .COUT1(\game_state_inst/n10318 ), 
    .COUT0(\game_state_inst/n12530 ));
  SLICE_25 SLICE_25( .DI1(\game_state_inst/n85[2] ), 
    .DI0(\game_state_inst/n85[1] ), .D1(\game_state_inst/n12527 ), 
    .C1(\game_state_inst/n149[2] ), .D0(\game_state_inst/n10314 ), 
    .C0(\game_state_inst/n149[1] ), .CLK(clk), .CIN0(\game_state_inst/n10314 ), 
    .CIN1(\game_state_inst/n12527 ), .Q0(\game_state_inst/n149[1] ), 
    .Q1(\game_state_inst/n149[2] ), .F0(\game_state_inst/n85[1] ), 
    .F1(\game_state_inst/n85[2] ), .COUT1(\game_state_inst/n10316 ), 
    .COUT0(\game_state_inst/n12527 ));
  SLICE_26 SLICE_26( .DI1(\game_state_inst/n85[0] ), 
    .D1(\game_state_inst/n12479 ), .C1(\game_state_inst/n149[0] ), 
    .B1(VCC_net), .CLK(clk), .CIN1(\game_state_inst/n12479 ), 
    .Q1(\game_state_inst/n149[0] ), .F1(\game_state_inst/n85[0] ), 
    .COUT1(\game_state_inst/n10314 ), .COUT0(\game_state_inst/n12479 ));
  SLICE_27 SLICE_27( .DI0(\game_state_inst/n45_adj_367[9] ), 
    .D1(\game_state_inst/n12488 ), .D0(\game_state_inst/n10311 ), 
    .C0(\bigbird_y_pos[9] ), .B0(\game_state_inst/bird_y_pos_9__N_182 ), 
    .CE(\game_state_inst/n896 ), .LSR(\game_state_inst/n923 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10311 ), .CIN1(\game_state_inst/n12488 ), 
    .Q0(\bigbird_y_pos[9] ), .F0(\game_state_inst/n45_adj_367[9] ), 
    .COUT0(\game_state_inst/n12488 ));
  SLICE_28 SLICE_28( .DI1(\game_state_inst/n45_adj_367[8] ), 
    .DI0(\game_state_inst/n45_adj_367[7] ), .D1(\game_state_inst/n12476 ), 
    .C1(\bigbird_y_pos[8] ), .B1(\game_state_inst/bird_y_pos_9__N_182 ), 
    .D0(\game_state_inst/n10309 ), .C0(\bigbird_y_pos[7] ), 
    .B0(\game_state_inst/bird_y_pos_9__N_182 ), .CE(\game_state_inst/n896 ), 
    .LSR(\game_state_inst/n923 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10309 ), .CIN1(\game_state_inst/n12476 ), 
    .Q0(\bigbird_y_pos[7] ), .Q1(\bigbird_y_pos[8] ), 
    .F0(\game_state_inst/n45_adj_367[7] ), 
    .F1(\game_state_inst/n45_adj_367[8] ), .COUT1(\game_state_inst/n10311 ), 
    .COUT0(\game_state_inst/n12476 ));
  SLICE_29 SLICE_29( .DI0(\game_state_inst/n45[9] ), 
    .D1(\game_state_inst/n12524 ), .D0(\game_state_inst/n10278 ), 
    .C0(\game_state_inst/wait_counter[9] ), 
    .LSR(\game_state_inst/is_over_N_189 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10278 ), .CIN1(\game_state_inst/n12524 ), 
    .Q0(\game_state_inst/wait_counter[9] ), .F0(\game_state_inst/n45[9] ), 
    .COUT0(\game_state_inst/n12524 ));
  SLICE_30 SLICE_30( .DI1(\game_state_inst/n45_adj_367[6] ), 
    .DI0(\game_state_inst/n45_adj_367[5] ), .D1(\game_state_inst/n12371 ), 
    .C1(\bigbird_y_pos[6] ), .B1(\game_state_inst/bird_y_pos_9__N_182 ), 
    .D0(\game_state_inst/n10307 ), .C0(\bigbird_y_pos[5] ), 
    .B0(\game_state_inst/bird_y_pos_9__N_182 ), .CE(\game_state_inst/n896 ), 
    .LSR(\game_state_inst/n923 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10307 ), .CIN1(\game_state_inst/n12371 ), 
    .Q0(\bigbird_y_pos[5] ), .Q1(\bigbird_y_pos[6] ), 
    .F0(\game_state_inst/n45_adj_367[5] ), 
    .F1(\game_state_inst/n45_adj_367[6] ), .COUT1(\game_state_inst/n10309 ), 
    .COUT0(\game_state_inst/n12371 ));
  SLICE_31 SLICE_31( .DI1(\game_state_inst/n45_adj_367[4] ), 
    .DI0(\game_state_inst/n45_adj_367[3] ), .D1(\game_state_inst/n12368 ), 
    .C1(\bigbird_y_pos[4] ), .B1(\game_state_inst/bird_y_pos_9__N_182 ), 
    .D0(\game_state_inst/n10305 ), .C0(\bigbird_y_pos[3] ), 
    .B0(\game_state_inst/bird_y_pos_9__N_182 ), .CE(\game_state_inst/n896 ), 
    .LSR(\game_state_inst/n923 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10305 ), .CIN1(\game_state_inst/n12368 ), 
    .Q0(\bigbird_y_pos[3] ), .Q1(\bigbird_y_pos[4] ), 
    .F0(\game_state_inst/n45_adj_367[3] ), 
    .F1(\game_state_inst/n45_adj_367[4] ), .COUT1(\game_state_inst/n10307 ), 
    .COUT0(\game_state_inst/n12368 ));
  SLICE_32 SLICE_32( .DI1(\game_state_inst/n45_adj_367[2] ), 
    .DI0(\game_state_inst/n45_adj_367[1] ), .D1(\game_state_inst/n12365 ), 
    .C1(\bigbird_y_pos[2] ), .B1(\game_state_inst/bird_y_pos_9__N_182 ), 
    .D0(\game_state_inst/n10303 ), .C0(\bigbird_y_pos[1] ), 
    .CE(\game_state_inst/n896 ), .LSR(\game_state_inst/n923 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10303 ), .CIN1(\game_state_inst/n12365 ), 
    .Q0(\bigbird_y_pos[1] ), .Q1(\bigbird_y_pos[2] ), 
    .F0(\game_state_inst/n45_adj_367[1] ), 
    .F1(\game_state_inst/n45_adj_367[2] ), .COUT1(\game_state_inst/n10305 ), 
    .COUT0(\game_state_inst/n12365 ));
  SLICE_33 SLICE_33( .DI1(\game_state_inst/n45[8] ), 
    .DI0(\game_state_inst/n45[7] ), .D1(\game_state_inst/n12521 ), 
    .C1(\game_state_inst/wait_counter[8] ), .D0(\game_state_inst/n10276 ), 
    .C0(\game_state_inst/wait_counter[7] ), 
    .LSR(\game_state_inst/is_over_N_189 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n10276 ), .CIN1(\game_state_inst/n12521 ), 
    .Q0(\game_state_inst/wait_counter[7] ), 
    .Q1(\game_state_inst/wait_counter[8] ), .F0(\game_state_inst/n45[7] ), 
    .F1(\game_state_inst/n45[8] ), .COUT1(\game_state_inst/n10278 ), 
    .COUT0(\game_state_inst/n12521 ));
  SLICE_34 SLICE_34( .DI1(\game_state_inst/n45_adj_367[0] ), 
    .D1(\game_state_inst/n12362 ), .C1(\RGB_o_5__N_109[0] ), .B1(VCC_net), 
    .CE(\game_state_inst/n896 ), .LSR(\game_state_inst/n923 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN1(\game_state_inst/n12362 ), .Q1(\RGB_o_5__N_109[0] ), 
    .F1(\game_state_inst/n45_adj_367[0] ), .COUT1(\game_state_inst/n10303 ), 
    .COUT0(\game_state_inst/n12362 ));
  SLICE_35 SLICE_35( .D1(\testpattern_inst/n12416 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[6] ), .D0(\testpattern_inst/n10371 ), 
    .B0(\bigbird_y_pos[5] ), .CIN0(\testpattern_inst/n10371 ), 
    .CIN1(\testpattern_inst/n12416 ), .F0(\testpattern_inst/n57[5]_2 ), 
    .F1(\testpattern_inst/n57[6]_2 ), .COUT1(\testpattern_inst/n10373 ), 
    .COUT0(\testpattern_inst/n12416 ));
  SLICE_36 SLICE_36( .D1(\testpattern_inst/n12446 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[2] ), .D0(\testpattern_inst/n10259 ), .C0(VCC_net), 
    .B0(\bigbird_y_pos[1] ), .CIN0(\testpattern_inst/n10259 ), 
    .CIN1(\testpattern_inst/n12446 ), .F0(\testpattern_inst/n57_adj_351[1] ), 
    .F1(\testpattern_inst/n57_adj_351[2] ), .COUT1(\testpattern_inst/n10261 ), 
    .COUT0(\testpattern_inst/n12446 ));
  SLICE_37 SLICE_37( .D1(\testpattern_inst/n12413 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[4] ), .D0(\testpattern_inst/n10369 ), 
    .B0(\bigbird_y_pos[3] ), .CIN0(\testpattern_inst/n10369 ), 
    .CIN1(\testpattern_inst/n12413 ), .F0(\testpattern_inst/n57[3]_2 ), 
    .F1(\testpattern_inst/n57[4]_2 ), .COUT1(\testpattern_inst/n10371 ), 
    .COUT0(\testpattern_inst/n12413 ));
  SLICE_38 SLICE_38( .D1(\testpattern_inst/n12410 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[2] ), .D0(\testpattern_inst/n10367 ), 
    .B0(\bigbird_y_pos[1] ), .CIN0(\testpattern_inst/n10367 ), 
    .CIN1(\testpattern_inst/n12410 ), .F0(\testpattern_inst/n57[1]_2 ), 
    .F1(\testpattern_inst/n57[2]_2 ), .COUT1(\testpattern_inst/n10369 ), 
    .COUT0(\testpattern_inst/n12410 ));
  SLICE_39 SLICE_39( .D1(\testpattern_inst/n12407 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n12407 ), 
    .F1(\testpattern_inst/n57[0]_2 ), .COUT1(\testpattern_inst/n10367 ), 
    .COUT0(\testpattern_inst/n12407 ));
  SLICE_40 SLICE_40( .D1(\testpattern_inst/n12386 ), .B1(\bigbird_y_pos[9] ), 
    .D0(\testpattern_inst/n10352 ), .B0(\bigbird_y_pos[8] ), 
    .CIN0(\testpattern_inst/n10352 ), .CIN1(\testpattern_inst/n12386 ), 
    .F0(\RGB_o_5__N_109[8] ), .F1(\RGB_o_5__N_109[9] ), 
    .COUT0(\testpattern_inst/n12386 ));
  SLICE_41 SLICE_41( .D1(\testpattern_inst/n12458 ), 
    .D0(\testpattern_inst/n10267 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n10267 ), .CIN1(\testpattern_inst/n12458 ), 
    .F0(n24_adj_384), .COUT0(\testpattern_inst/n12458 ));
  SLICE_42 SLICE_42( .D1(\testpattern_inst/n12383 ), .B1(\bigbird_y_pos[7] ), 
    .D0(\testpattern_inst/n10350 ), .B0(\bigbird_y_pos[6] ), 
    .CIN0(\testpattern_inst/n10350 ), .CIN1(\testpattern_inst/n12383 ), 
    .F0(\RGB_o_5__N_109[6] ), .F1(\RGB_o_5__N_109[7] ), 
    .COUT1(\testpattern_inst/n10352 ), .COUT0(\testpattern_inst/n12383 ));
  SLICE_43 SLICE_43( .D1(\testpattern_inst/n12455 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n10265 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n10265 ), .CIN1(\testpattern_inst/n12455 ), 
    .F0(\testpattern_inst/n57_adj_351[7] ), 
    .F1(\testpattern_inst/n57_adj_351[8] ), .COUT1(\testpattern_inst/n10267 ), 
    .COUT0(\testpattern_inst/n12455 ));
  SLICE_44 SLICE_44( .D1(\testpattern_inst/n12380 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[5] ), .D0(\testpattern_inst/n10348 ), .C0(VCC_net), 
    .B0(\bigbird_y_pos[4] ), .CIN0(\testpattern_inst/n10348 ), 
    .CIN1(\testpattern_inst/n12380 ), .F0(\RGB_o_5__N_109[4] ), 
    .F1(\RGB_o_5__N_109[5] ), .COUT1(\testpattern_inst/n10350 ), 
    .COUT0(\testpattern_inst/n12380 ));
  SLICE_45 SLICE_45( .D1(\testpattern_inst/n12377 ), .B1(\bigbird_y_pos[3] ), 
    .D0(\testpattern_inst/n10346 ), .B0(\bigbird_y_pos[2] ), 
    .CIN0(\testpattern_inst/n10346 ), .CIN1(\testpattern_inst/n12377 ), 
    .F0(\testpattern_inst/RGB_o_5__N_109[2]_2 ), .F1(\RGB_o_5__N_109[3] ), 
    .COUT1(\testpattern_inst/n10348 ), .COUT0(\testpattern_inst/n12377 ));
  SLICE_46 SLICE_46( .D1(\testpattern_inst/n12374 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[1] ), .CIN1(\testpattern_inst/n12374 ), 
    .F1(\testpattern_inst/RGB_o_5__N_109[1]_2 ), 
    .COUT1(\testpattern_inst/n10346 ), .COUT0(\testpattern_inst/n12374 ));
  SLICE_47 SLICE_47( .D1(\testpattern_inst/n12404 ), 
    .D0(\testpattern_inst/n10343 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n10343 ), .CIN1(\testpattern_inst/n12404 ), 
    .F0(\testpattern_inst/beak_colliding_N_220[9] ), 
    .COUT0(\testpattern_inst/n12404 ));
  SLICE_48 SLICE_48( .D1(\testpattern_inst/n12401 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n10341 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n10341 ), .CIN1(\testpattern_inst/n12401 ), 
    .F0(\testpattern_inst/beak_colliding_N_220[7] ), 
    .F1(\testpattern_inst/beak_colliding_N_220[8] ), 
    .COUT1(\testpattern_inst/n10343 ), .COUT0(\testpattern_inst/n12401 ));
  SLICE_49 SLICE_49( .D1(\testpattern_inst/n12440 ), 
    .D0(\testpattern_inst/n10289 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n10289 ), .CIN1(\testpattern_inst/n12440 ), 
    .F0(n24), .COUT0(\testpattern_inst/n12440 ));
  SLICE_50 SLICE_50( .D1(\testpattern_inst/n12398 ), .B1(\bigbird_y_pos[6] ), 
    .D0(\testpattern_inst/n10339 ), .C0(VCC_net), .B0(\bigbird_y_pos[5] ), 
    .CIN0(\testpattern_inst/n10339 ), .CIN1(\testpattern_inst/n12398 ), 
    .F0(\testpattern_inst/beak_colliding_N_220[5] ), 
    .F1(\testpattern_inst/beak_colliding_N_220[6] ), 
    .COUT1(\testpattern_inst/n10341 ), .COUT0(\testpattern_inst/n12398 ));
  SLICE_51 SLICE_51( .D1(\testpattern_inst/n12395 ), .B1(\bigbird_y_pos[4] ), 
    .D0(\testpattern_inst/n10337 ), .B0(\bigbird_y_pos[3] ), 
    .CIN0(\testpattern_inst/n10337 ), .CIN1(\testpattern_inst/n12395 ), 
    .F0(\testpattern_inst/beak_colliding_N_220[3] ), 
    .F1(\testpattern_inst/beak_colliding_N_220[4] ), 
    .COUT1(\testpattern_inst/n10339 ), .COUT0(\testpattern_inst/n12395 ));
  SLICE_52 SLICE_52( .D1(\testpattern_inst/n12452 ), .B1(\bigbird_y_pos[6] ), 
    .D0(\testpattern_inst/n10263 ), .C0(VCC_net), .B0(\bigbird_y_pos[5] ), 
    .CIN0(\testpattern_inst/n10263 ), .CIN1(\testpattern_inst/n12452 ), 
    .F0(\testpattern_inst/n57_adj_351[5] ), 
    .F1(\testpattern_inst/n57_adj_351[6] ), .COUT1(\testpattern_inst/n10265 ), 
    .COUT0(\testpattern_inst/n12452 ));
  SLICE_53 SLICE_53( .D1(\testpattern_inst/n12449 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[4] ), .D0(\testpattern_inst/n10261 ), 
    .B0(\bigbird_y_pos[3] ), .CIN0(\testpattern_inst/n10261 ), 
    .CIN1(\testpattern_inst/n12449 ), .F0(\testpattern_inst/n57_adj_351[3] ), 
    .F1(\testpattern_inst/n57_adj_351[4] ), .COUT1(\testpattern_inst/n10263 ), 
    .COUT0(\testpattern_inst/n12449 ));
  SLICE_54 SLICE_54( .D1(\testpattern_inst/n12437 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n10287 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n10287 ), .CIN1(\testpattern_inst/n12437 ), 
    .F0(\testpattern_inst/n57_adj_352[7] ), 
    .F1(\testpattern_inst/n57_adj_352[8] ), .COUT1(\testpattern_inst/n10289 ), 
    .COUT0(\testpattern_inst/n12437 ));
  SLICE_55 SLICE_55( .D1(\testpattern_inst/n12392 ), .B1(\bigbird_y_pos[2] ), 
    .D0(\testpattern_inst/n10335 ), .C0(VCC_net), .B0(\bigbird_y_pos[1] ), 
    .CIN0(\testpattern_inst/n10335 ), .CIN1(\testpattern_inst/n12392 ), 
    .F0(\testpattern_inst/beak_colliding_N_220[1] ), 
    .F1(\testpattern_inst/beak_colliding_N_220[2] ), 
    .COUT1(\testpattern_inst/n10337 ), .COUT0(\testpattern_inst/n12392 ));
  SLICE_56 SLICE_56( .D1(\testpattern_inst/n12389 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n12389 ), 
    .F1(\testpattern_inst/beak_colliding_N_220[0] ), 
    .COUT1(\testpattern_inst/n10335 ), .COUT0(\testpattern_inst/n12389 ));
  SLICE_57 SLICE_57( .D1(\testpattern_inst/n12443 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n12443 ), 
    .F1(\testpattern_inst/n57_adj_351[0] ), .COUT1(\testpattern_inst/n10259 ), 
    .COUT0(\testpattern_inst/n12443 ));
  SLICE_58 SLICE_58( .D1(\testpattern_inst/n12434 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[6] ), .D0(\testpattern_inst/n10285 ), 
    .B0(\bigbird_y_pos[5] ), .CIN0(\testpattern_inst/n10285 ), 
    .CIN1(\testpattern_inst/n12434 ), .F0(\testpattern_inst/n57_adj_352[5] ), 
    .F1(\testpattern_inst/n57_adj_352[6] ), .COUT1(\testpattern_inst/n10287 ), 
    .COUT0(\testpattern_inst/n12434 ));
  SLICE_59 SLICE_59( .D1(\testpattern_inst/n12431 ), .B1(\bigbird_y_pos[4] ), 
    .D0(\testpattern_inst/n10283 ), .B0(\bigbird_y_pos[3] ), 
    .CIN0(\testpattern_inst/n10283 ), .CIN1(\testpattern_inst/n12431 ), 
    .F0(\testpattern_inst/n57_adj_352[3] ), 
    .F1(\testpattern_inst/n57_adj_352[4] ), .COUT1(\testpattern_inst/n10285 ), 
    .COUT0(\testpattern_inst/n12431 ));
  SLICE_60 SLICE_60( .D1(\testpattern_inst/n12428 ), .B1(\bigbird_y_pos[2] ), 
    .D0(\testpattern_inst/n10281 ), .B0(\bigbird_y_pos[1] ), 
    .CIN0(\testpattern_inst/n10281 ), .CIN1(\testpattern_inst/n12428 ), 
    .F0(\testpattern_inst/n57_adj_352[1] ), 
    .F1(\testpattern_inst/n57_adj_352[2] ), .COUT1(\testpattern_inst/n10283 ), 
    .COUT0(\testpattern_inst/n12428 ));
  SLICE_61 SLICE_61( .D1(\testpattern_inst/n12425 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n12425 ), 
    .F1(\testpattern_inst/n57_adj_352[0] ), .COUT1(\testpattern_inst/n10281 ), 
    .COUT0(\testpattern_inst/n12425 ));
  SLICE_62 SLICE_62( .D1(\testpattern_inst/n12422 ), 
    .D0(\testpattern_inst/n10375 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n10375 ), .CIN1(\testpattern_inst/n12422 ), 
    .F0(\testpattern_inst/n57[9] ), .COUT0(\testpattern_inst/n12422 ));
  SLICE_63 SLICE_63( .D1(\testpattern_inst/n12419 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n10373 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n10373 ), .CIN1(\testpattern_inst/n12419 ), 
    .F0(\testpattern_inst/n57[7]_2 ), .F1(\testpattern_inst/n57[8]_2 ), 
    .COUT1(\testpattern_inst/n10375 ), .COUT0(\testpattern_inst/n12419 ));
  SLICE_65 SLICE_65( .D1(\col_num[4] ), .C1(\vga_inst/n4_c ), 
    .B1(\vga_inst/n112 ), .A1(\vga_inst/n126 ), .D0(\vga_inst/n5 ), 
    .C0(\vga_inst/n184 ), .B0(\row_num[9] ), .A0(\vga_inst/n876 ), 
    .F0(\vga_inst/n4_c ), .F1(n1132));
  SLICE_66 SLICE_66( .D1(n58), .C1(\vga_inst/n826 ), .B1(\vga_inst/n185 ), 
    .A1(\row_num[9] ), .C0(\vga_inst/n874 ), .B0(\row_num[2] ), 
    .A0(\row_num[3] ), .F0(\vga_inst/n826 ), .F1(\vga_inst/n5 ));
  SLICE_67 SLICE_67( .D0(\col_num[9] ), .C0(\vga_inst/n156 ), .B0(n11271), 
    .A0(n867), .F0(n233));
  SLICE_68 SLICE_68( .D1(\col_num[9] ), .C1(n1196), .B1(n233), 
    .A1(\col_num[8] ), .D0(n4), .C0(\vga_inst/n11748 ), .B0(\vga_inst/n115 ), 
    .A0(\col_num[4] ), .F0(n1196), .F1(\testpattern_inst/n1198 ));
  SLICE_69 SLICE_69( .D1(n11512), .C1(n11532), .B1(\bigbird_y_pos[3] ), 
    .A1(\bigbird_y_pos[5] ), .D0(\bigbird_y_pos[2] ), .C0(\bigbird_y_pos[7] ), 
    .B0(\bigbird_y_pos[6] ), .A0(\bigbird_y_pos[4] ), .F0(n11532), .F1(n11538));
  SLICE_70 SLICE_70( .D0(\RGB_o_5__N_109[9] ), .C0(n10778), .B0(n11520), 
    .A0(n11538), .F0(n11261));
  SLICE_71 SLICE_71( .D1(\col_num[6] ), .C1(\vga_inst/n84 ), 
    .B1(\vga_inst/n10572 ), .A1(\vga_inst/n123 ), .C0(\vga_inst/col_num[0]_2 ), 
    .B0(\vga_inst/col_num[1]_2 ), .F0(\vga_inst/n84 ), .F1(\vga_inst/n11748 ));
  SLICE_72 SLICE_72( .D1(\vga_inst/col_num[1]_2 ), 
    .C1(\vga_inst/col_num[2]_2 ), .B1(\vga_inst/col_num[0]_2 ), 
    .A1(\vga_inst/col_num[3]_2 ), .D0(\vga_inst/col_num[2]_2 ), 
    .B0(\vga_inst/col_num[3]_2 ), .F0(\vga_inst/n123 ), .F1(n8222));
  SLICE_73 SLICE_73( .D1(\testpattern_inst/n57[9] ), .C1(\col_num[9] ), 
    .B1(\testpattern_inst/n18_adj_326 ), .A1(\row_num[9] ), .C0(\col_num[8] ), 
    .B0(\col_num[9] ), .F0(\vga_inst/n112 ), 
    .F1(\testpattern_inst/n8_adj_322 ));
  SLICE_75 SLICE_75( .D1(\col_num[9] ), .C1(n8212), .B1(\col_num[5] ), 
    .A1(\col_num[8] ), .C0(\col_num[7] ), .B0(\col_num[6] ), .F0(n8212), 
    .F1(\vga_inst/n897 ));
  SLICE_76 SLICE_76( .D1(n8212), .C1(\testpattern_inst/n4_adj_295 ), .B1(n75), 
    .A1(\col_num[8] ), .D0(RGB_o_5__N_85), .C0(\testpattern_inst/n18_adj_304 ), 
    .B0(\row_num[9] ), .A0(\bigbird_y_pos[9] ), 
    .F0(\testpattern_inst/n4_adj_295 ), .F1(n11271));
  SLICE_77 SLICE_77( .D1(\col_num[6] ), .C1(\col_num[7] ), .B1(\col_num[5] ), 
    .D0(\col_num[4] ), .C0(\col_num[5] ), .B0(\col_num[7] ), .A0(\col_num[6] ), 
    .F0(n16), .F1(\vga_inst/n115 ));
  SLICE_78 SLICE_78( .D1(n882), .C1(n4_adj_386), .B1(n16), .A1(\row_num[1] ), 
    .D0(\row_num[0] ), .C0(\row_num[9] ), .B0(\vga_inst/n879 ), 
    .A0(\vga_inst/n874 ), .F0(n4_adj_386), .F1(\testpattern_inst/n5 ));
  SLICE_79 SLICE_79( .D1(\col_num[4] ), .C1(\vga_inst/col_num[3]_2 ), 
    .B1(\col_num[5] ), .A1(\vga_inst/col_num[2]_2 ), .C0(\col_num[4] ), 
    .A0(\col_num[5] ), .F0(n11275), .F1(n75));
  SLICE_80 SLICE_80( .D1(\col_num[6] ), .C1(n882), .B1(\col_num[7] ), 
    .A1(n11275), .D0(\col_num[8] ), .C0(\col_num[9] ), .F0(n882), .F1(n58));
  SLICE_81 SLICE_81( .D0(\row_num[1] ), .A0(\row_num[0] ), 
    .F0(\vga_inst/n185 ));
  SLICE_82 SLICE_82( .D1(\vga_inst/n185 ), .C1(\vga_inst/n879 ), 
    .B1(\row_num[5] ), .A1(\row_num[4] ), .B0(\row_num[2] ), .A0(\row_num[3] ), 
    .F0(\vga_inst/n879 ), .F1(\vga_inst/n184 ));
  SLICE_83 SLICE_83( .D1(\col_num[7] ), .B1(\col_num[5] ), .D0(n882), 
    .C0(\col_num[6] ), .B0(\col_num[5] ), .A0(\col_num[7] ), .F0(HSYNC_c), 
    .F1(\vga_inst/n10572 ));
  SLICE_88 SLICE_88( .D1(\row_num[7] ), .C1(n704), .B1(\row_num[6] ), 
    .A1(\row_num[8] ), .C0(\row_num[4] ), .B0(\row_num[5] ), .F0(n704), 
    .F1(\vga_inst/n874 ));
  SLICE_89 SLICE_89( .D1(\col_num[4] ), .C1(n8259), .B1(\col_num[5] ), 
    .D0(\vga_inst/col_num[1]_2 ), .C0(\vga_inst/col_num[3]_2 ), 
    .B0(\vga_inst/col_num[2]_2 ), .A0(\vga_inst/col_num[0]_2 ), .F0(n8259), 
    .F1(n74));
  SLICE_90 SLICE_90( .D1(\col_num[4] ), .C1(n870), .B1(\col_num[5] ), 
    .A1(n8259), .D0(\col_num[7] ), .B0(\col_num[6] ), .F0(n870), 
    .F1(\testpattern_inst/n873 ));
  SLICE_91 SLICE_91( .D1(\vga_inst/n99 ), .C1(\col_num[9] ), .B1(n8222), 
    .A1(\col_num[8] ), .D0(\col_num[5] ), .C0(\col_num[6] ), .B0(\col_num[4] ), 
    .A0(\col_num[7] ), .F0(\vga_inst/n99 ), .F1(RGB_o_5__N_85));
  SLICE_93 SLICE_93( .D1(\testpattern_inst/n131 ), .C1(n1200), 
    .B1(\testpattern_inst/n1262 ), .A1(n233), .C0(\col_num[8] ), 
    .B0(\col_num[9] ), .A0(n1196), .F0(n1200), .F1(RGB_c_4));
  SLICE_94 SLICE_94( .D1(n233), .C1(\testpattern_inst/n131 ), .B1(n1200), 
    .A1(\testpattern_inst/n1262 ), .D0(game_over), .C0(n1132), 
    .B0(\row_num[9] ), .F0(\testpattern_inst/n131 ), .F1(RGB_c_2));
  SLICE_96 SLICE_96( .D1(\vga_inst/n897 ), .C1(\vga_inst/n10783 ), 
    .B1(\vga_inst/n874 ), .A1(\row_num[9] ), .D0(\row_num[0] ), 
    .C0(\row_num[3] ), .B0(\row_num[2] ), .A0(\row_num[1] ), 
    .F0(\vga_inst/n10783 ), .F1(\vga_inst/n915 ));
  SLICE_98 SLICE_98( .D1(n8222), .C1(n110), .B1(n8212), .A1(\col_num[8] ), 
    .D0(\col_num[4] ), .B0(\col_num[5] ), .F0(n110), 
    .F1(\testpattern_inst/n1542 ));
  SLICE_99 SLICE_99( .D1(\vga_inst/n108 ), .C1(\vga_inst/n126 ), 
    .B1(\vga_inst/n123 ), .A1(\col_num[4] ), .C0(\col_num[7] ), 
    .B0(\col_num[5] ), .A0(\col_num[6] ), .F0(\vga_inst/n126 ), .F1(n1511));
  SLICE_101 SLICE_101( .D1(\RGB_o_5__N_109[9] ), .C1(\row_num[9] ), .B1(n1132), 
    .A1(\testpattern_inst/n18_adj_290 ), .D0(\row_num[9] ), 
    .C0(\vga_inst/n879 ), .B0(\row_num[1] ), .A0(\vga_inst/n874 ), 
    .F0(VSYNC_N_43), .F1(n867));
  SLICE_104 SLICE_104( .D1(\col_num[4] ), .C1(n103), .B1(\col_num[5] ), 
    .A1(n870), .D0(\vga_inst/col_num[2]_2 ), .B0(\vga_inst/col_num[3]_2 ), 
    .A0(\vga_inst/col_num[1]_2 ), .F0(n103), .F1(n871));
  SLICE_105 SLICE_105( .D1(\testpattern_inst/n1198 ), .C1(n226), 
    .B1(\testpattern_inst/n10788 ), .A1(\testpattern_inst/n861 ), .C0(n1132), 
    .A0(\row_num[9] ), .F0(n226), .F1(RGB_c_0));
  SLICE_106 SLICE_106( .D1(\testpattern_inst/n224 ), 
    .C1(\testpattern_inst/n10788 ), .B1(\testpattern_inst/n861 ), 
    .A1(\testpattern_inst/n1198 ), .D0(n1200), .C0(\testpattern_inst/n11498 ), 
    .B0(n226), .A0(\testpattern_inst/n861 ), .F0(RGB_c_5), .F1(RGB_c_1));
  SLICE_108 SLICE_108( .D1(\testpattern_inst/beak_colliding_N_220[9] ), 
    .C1(\testpattern_inst/n178 ), .B1(\row_num[9] ), 
    .A1(\testpattern_inst/n18_c ), .D0(\col_num[8] ), .C0(n74), 
    .B0(\col_num[9] ), .A0(n8212), .F0(\testpattern_inst/n178 ), 
    .F1(\testpattern_inst/n11269 ));
  SLICE_109 SLICE_109( .D1(n882), .C1(\vga_inst/n6 ), .B1(n1132), 
    .A1(\vga_inst/n5_adj_380 ), .D0(n24_adj_384), .C0(n18), 
    .B0(\vga_inst/n10789 ), .A0(\row_num[9] ), .F0(\vga_inst/n6 ), 
    .F1(\vga_inst/n156 ));
  SLICE_111 SLICE_111( .D0(n871), .C0(n18_adj_385), .B0(n24), 
    .A0(\row_num[9] ), .F0(\vga_inst/n5_adj_380 ));
  SLICE_112 SLICE_112( .D1(\row_num[8] ), .C1(\testpattern_inst/n16_adj_310 ), 
    .A1(\testpattern_inst/n57_adj_352[8] ), 
    .D0(\testpattern_inst/n57_adj_352[7] ), 
    .C0(\testpattern_inst/n14_adj_335 ), .A0(\row_num[7] ), 
    .F0(\testpattern_inst/n16_adj_310 ), .F1(n18_adj_385));
  SLICE_113 SLICE_113( .D1(\vga_inst/col_num[2]_2 ), .C1(\vga_inst/n108 ), 
    .B1(\vga_inst/n99 ), .A1(\vga_inst/col_num[3]_2 ), 
    .C0(\vga_inst/col_num[0]_2 ), .A0(\vga_inst/col_num[1]_2 ), 
    .F0(\vga_inst/n108 ), .F1(\vga_inst/n10789 ));
  SLICE_115 SLICE_115( .D1(\RGB_o_5__N_109[6] ), .C1(n10799), 
    .B1(\RGB_o_5__N_109[7] ), .A1(\RGB_o_5__N_109[8] ), 
    .D0(\RGB_o_5__N_109[3] ), .C0(\RGB_o_5__N_109[5] ), 
    .B0(\RGB_o_5__N_109[4] ), .F0(n10799), .F1(n11520));
  SLICE_117 SLICE_117( .D1(\game_state_inst/n12 ), .C1(\bigbird_y_pos[6] ), 
    .B1(\bigbird_y_pos[7] ), .A1(\bigbird_y_pos[8] ), .D0(\bigbird_y_pos[5] ), 
    .C0(\bigbird_y_pos[3] ), .B0(\bigbird_y_pos[2] ), .A0(\bigbird_y_pos[4] ), 
    .F0(\game_state_inst/n12 ), .F1(n10778));
  SLICE_119 SLICE_119( .C0(reset), .B0(game_over), .F0(\game_state_inst/n896 ));
  SLICE_120 SLICE_120( .D1(\game_state_inst/wait_counter[6] ), 
    .C1(\game_state_inst/n8_adj_366 ), .B1(\game_state_inst/wait_counter[8] ), 
    .A1(\game_state_inst/n4_adj_365 ), .D0(\game_state_inst/wait_counter[9] ), 
    .C0(\game_state_inst/n10777 ), .A0(\game_state_inst/wait_counter[7] ), 
    .F0(\game_state_inst/n8_adj_366 ), .F1(reset));
  SLICE_121 SLICE_121( .D1(\game_state_inst/wait_counter[3] ), 
    .C1(\game_state_inst/n4_adj_362 ), .B1(\game_state_inst/wait_counter[5] ), 
    .A1(\game_state_inst/wait_counter[4] ), 
    .D0(\game_state_inst/wait_counter[0] ), 
    .C0(\game_state_inst/wait_counter[1] ), 
    .A0(\game_state_inst/wait_counter[2] ), .F0(\game_state_inst/n4_adj_362 ), 
    .F1(\game_state_inst/n10777 ));
  SLICE_123 SLICE_123( .D1(\game_state_inst/n11500 ), 
    .C1(\game_state_inst/n11536 ), .B1(game_over), .A1(clappy_c), 
    .C0(\game_state_inst/wait_counter[9] ), 
    .B0(\game_state_inst/wait_counter[8] ), .A0(\game_state_inst/n10777 ), 
    .F0(\game_state_inst/n11536 ), .F1(\game_state_inst/n923 ));
  SLICE_125 SLICE_125( .D1(\testpattern_inst/n5 ), 
    .C1(\testpattern_inst/n10779 ), .B1(\row_num[8] ), .A1(n226), 
    .D0(\row_num[6] ), .C0(\row_num[3] ), .B0(\row_num[7] ), .A0(n704), 
    .F0(\testpattern_inst/n10779 ), .F1(n4));
  SLICE_127 SLICE_127( .D1(\testpattern_inst/RGB_o_5__N_109[2]_2 ), 
    .C1(\testpattern_inst/n4_adj_279 ), .A1(\row_num[2] ), .D0(\row_num[1] ), 
    .C0(\testpattern_inst/RGB_o_5__N_109[1]_2 ), .B0(\row_num[0] ), 
    .A0(\RGB_o_5__N_109[0] ), .F0(\testpattern_inst/n4_adj_279 ), 
    .F1(\testpattern_inst/n6 ));
  SLICE_129 SLICE_129( .C1(\testpattern_inst/n4_adj_280 ), .B1(\row_num[2] ), 
    .A1(\testpattern_inst/RGB_o_5__N_109[2]_2 ), .D0(\row_num[1] ), 
    .C0(\testpattern_inst/RGB_o_5__N_109[1]_2 ), .B0(\RGB_o_5__N_109[0] ), 
    .A0(\row_num[0] ), .F0(\testpattern_inst/n4_adj_280 ), 
    .F1(\testpattern_inst/n6_adj_281 ));
  SLICE_131 SLICE_131( .C1(\testpattern_inst/n8 ), .B1(\row_num[4] ), 
    .A1(\RGB_o_5__N_109[4] ), .D0(\RGB_o_5__N_109[3] ), 
    .C0(\testpattern_inst/n6 ), .A0(\row_num[3] ), .F0(\testpattern_inst/n8 ), 
    .F1(\testpattern_inst/n10 ));
  SLICE_133 SLICE_133( .C1(\testpattern_inst/n4_adj_283 ), 
    .B1(\testpattern_inst/n57_adj_351[2] ), .A1(\row_num[2] ), 
    .D0(\row_num[0] ), .C0(\testpattern_inst/n57_adj_351[1] ), 
    .B0(\testpattern_inst/n57_adj_351[0] ), .A0(\row_num[1] ), 
    .F0(\testpattern_inst/n4_adj_283 ), .F1(\testpattern_inst/n6_adj_350 ));
  SLICE_136 SLICE_136( .C1(\testpattern_inst/n861 ), 
    .A1(\testpattern_inst/n10788 ), .D0(\testpattern_inst/n10_adj_320 ), 
    .C0(n1511), .B0(\testpattern_inst/n148 ), .A0(\col_num[8] ), 
    .F0(\testpattern_inst/n861 ), .F1(\testpattern_inst/n1262 ));
  SLICE_137 SLICE_137( .D1(n233), .C1(\testpattern_inst/n224 ), .B1(n1200), 
    .A1(\testpattern_inst/n1262 ), .D0(game_over), .B0(\row_num[9] ), 
    .A0(n1132), .F0(\testpattern_inst/n224 ), .F1(RGB_c_3));
  SLICE_141 SLICE_141( .D1(\RGB_o_5__N_109[6] ), .C1(\testpattern_inst/n12 ), 
    .A1(\row_num[6] ), .D0(\RGB_o_5__N_109[5] ), 
    .C0(\testpattern_inst/n10_adj_287 ), .B0(\row_num[5] ), 
    .F0(\testpattern_inst/n12 ), .F1(\testpattern_inst/n14 ));
  SLICE_142 SLICE_142( .C1(\testpattern_inst/n16_adj_292 ), .B1(\row_num[8] ), 
    .A1(\RGB_o_5__N_109[8] ), .D0(\row_num[7] ), .C0(\testpattern_inst/n14 ), 
    .A0(\RGB_o_5__N_109[7] ), .F0(\testpattern_inst/n16_adj_292 ), 
    .F1(\testpattern_inst/n18_adj_289 ));
  SLICE_145 SLICE_145( .C1(\testpattern_inst/n10788 ), .A1(n233), 
    .D0(\testpattern_inst/n1542 ), .C0(\testpattern_inst/n11269 ), 
    .B0(\col_num[9] ), .A0(n867), .F0(\testpattern_inst/n10788 ), 
    .F1(\testpattern_inst/n11498 ));
  SLICE_147 SLICE_147( .C1(\testpattern_inst/n8_adj_285 ), 
    .B1(\RGB_o_5__N_109[4] ), .A1(\row_num[4] ), .D0(\RGB_o_5__N_109[3] ), 
    .C0(\testpattern_inst/n6_adj_281 ), .A0(\row_num[3] ), 
    .F0(\testpattern_inst/n8_adj_285 ), .F1(\testpattern_inst/n10_adj_287 ));
  SLICE_149 SLICE_149( .C1(\testpattern_inst/n12_adj_286 ), .B1(\row_num[6] ), 
    .A1(\RGB_o_5__N_109[6] ), .D0(\RGB_o_5__N_109[5] ), 
    .C0(\testpattern_inst/n10 ), .A0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_286 ), .F1(\testpattern_inst/n14_adj_305 ));
  SLICE_152 SLICE_152( .C1(\testpattern_inst/n16_adj_293 ), .B1(\row_num[8] ), 
    .A1(\testpattern_inst/beak_colliding_N_220[8] ), 
    .C0(\testpattern_inst/n14_adj_294 ), .B0(\row_num[7] ), 
    .A0(\testpattern_inst/beak_colliding_N_220[7] ), 
    .F0(\testpattern_inst/n16_adj_293 ), .F1(\testpattern_inst/n18_c ));
  SLICE_153 SLICE_153( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_288 ), 
    .B1(\bigbird_y_pos[2] ), .D0(\RGB_o_5__N_109[0] ), .C0(\row_num[1] ), 
    .B0(\bigbird_y_pos[1] ), .A0(\row_num[0] ), 
    .F0(\testpattern_inst/n4_adj_288 ), .F1(\testpattern_inst/n6_adj_331 ));
  SLICE_155 SLICE_155( .D0(\row_num[9] ), .C0(\testpattern_inst/n18_adj_289 ), 
    .A0(\RGB_o_5__N_109[9] ), .F0(\testpattern_inst/n148 ));
  SLICE_158 SLICE_158( .C1(\testpattern_inst/n16_adj_291 ), 
    .B1(\RGB_o_5__N_109[8] ), .A1(\row_num[8] ), .D0(\row_num[7] ), 
    .C0(\testpattern_inst/n14_adj_305 ), .A0(\RGB_o_5__N_109[7] ), 
    .F0(\testpattern_inst/n16_adj_291 ), .F1(\testpattern_inst/n18_adj_290 ));
  SLICE_160 SLICE_160( .D1(\testpattern_inst/beak_colliding_N_220[6] ), 
    .C1(\testpattern_inst/n12_adj_303 ), .B1(\row_num[6] ), 
    .C0(\testpattern_inst/n10_adj_312 ), 
    .B0(\testpattern_inst/beak_colliding_N_220[5] ), .A0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_303 ), .F1(\testpattern_inst/n14_adj_294 ));
  SLICE_162 SLICE_162( .D1(\row_num[8] ), .C1(\testpattern_inst/n16_adj_321 ), 
    .A1(\bigbird_y_pos[8] ), .D0(\row_num[7] ), 
    .C0(\testpattern_inst/n14_adj_323 ), .B0(\bigbird_y_pos[7] ), 
    .F0(\testpattern_inst/n16_adj_321 ), .F1(\testpattern_inst/n18_adj_304 ));
  SLICE_164 SLICE_164( .D1(\testpattern_inst/beak_colliding_N_220[4] ), 
    .C1(\testpattern_inst/n8_adj_313 ), .A1(\row_num[4] ), .D0(\row_num[3] ), 
    .C0(\testpattern_inst/n6_adj_316 ), 
    .B0(\testpattern_inst/beak_colliding_N_220[3] ), 
    .F0(\testpattern_inst/n8_adj_313 ), .F1(\testpattern_inst/n10_adj_312 ));
  SLICE_165 SLICE_165( .D1(\row_num[8] ), .C1(\testpattern_inst/n16_adj_314 ), 
    .B1(\testpattern_inst/n57_adj_351[8] ), .D0(\row_num[7] ), 
    .C0(\testpattern_inst/n14_adj_346 ), 
    .B0(\testpattern_inst/n57_adj_351[7] ), 
    .F0(\testpattern_inst/n16_adj_314 ), .F1(n18));
  SLICE_168 SLICE_168( .D1(\testpattern_inst/beak_colliding_N_220[2] ), 
    .C1(\testpattern_inst/n4_adj_317 ), .A1(\row_num[2] ), 
    .D0(\testpattern_inst/beak_colliding_N_220[0] ), .C0(\row_num[1] ), 
    .B0(\testpattern_inst/beak_colliding_N_220[1] ), .A0(\row_num[0] ), 
    .F0(\testpattern_inst/n4_adj_317 ), .F1(\testpattern_inst/n6_adj_316 ));
  SLICE_169 SLICE_169( .D0(\testpattern_inst/n8_adj_322 ), 
    .C0(\testpattern_inst/n873 ), .B0(n882), .A0(n1132), 
    .F0(\testpattern_inst/n10_adj_320 ));
  SLICE_172 SLICE_172( .D1(\bigbird_y_pos[6] ), 
    .C1(\testpattern_inst/n12_adj_324 ), .A1(\row_num[6] ), 
    .D0(\bigbird_y_pos[5] ), .C0(\testpattern_inst/n10_adj_325 ), 
    .B0(\row_num[5] ), .F0(\testpattern_inst/n12_adj_324 ), 
    .F1(\testpattern_inst/n14_adj_323 ));
  SLICE_174 SLICE_174( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_328 ), 
    .A1(\bigbird_y_pos[4] ), .C0(\testpattern_inst/n6_adj_331 ), 
    .B0(\row_num[3] ), .A0(\bigbird_y_pos[3] ), 
    .F0(\testpattern_inst/n8_adj_328 ), .F1(\testpattern_inst/n10_adj_325 ));
  SLICE_175 SLICE_175( .D1(\row_num[8] ), .C1(\testpattern_inst/n16_adj_329 ), 
    .B1(\testpattern_inst/n57[8]_2 ), .D0(\row_num[7] ), 
    .C0(\testpattern_inst/n14_adj_332 ), .A0(\testpattern_inst/n57[7]_2 ), 
    .F0(\testpattern_inst/n16_adj_329 ), .F1(\testpattern_inst/n18_adj_326 ));
  SLICE_177 SLICE_177( .C1(\testpattern_inst/n12_adj_334 ), 
    .B1(\testpattern_inst/n57[6]_2 ), .A1(\row_num[6] ), .D0(\row_num[5] ), 
    .C0(\testpattern_inst/n10_adj_336 ), .A0(\testpattern_inst/n57[5]_2 ), 
    .F0(\testpattern_inst/n12_adj_334 ), .F1(\testpattern_inst/n14_adj_332 ));
  SLICE_180 SLICE_180( .D1(\row_num[6] ), .C1(\testpattern_inst/n12_adj_337 ), 
    .A1(\testpattern_inst/n57_adj_352[6] ), 
    .D0(\testpattern_inst/n57_adj_352[5] ), 
    .C0(\testpattern_inst/n10_adj_342 ), .A0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_337 ), .F1(\testpattern_inst/n14_adj_335 ));
  SLICE_181 SLICE_181( .D1(\testpattern_inst/n57[4]_2 ), 
    .C1(\testpattern_inst/n8_adj_338 ), .B1(\row_num[4] ), .D0(\row_num[3] ), 
    .C0(\testpattern_inst/n6_adj_339 ), .A0(\testpattern_inst/n57[3]_2 ), 
    .F0(\testpattern_inst/n8_adj_338 ), .F1(\testpattern_inst/n10_adj_336 ));
  SLICE_183 SLICE_183( .C1(\testpattern_inst/n4_adj_340 ), 
    .B1(\testpattern_inst/n57[2]_2 ), .A1(\row_num[2] ), .D0(\row_num[1] ), 
    .C0(\testpattern_inst/n57[1]_2 ), .B0(\testpattern_inst/n57[0]_2 ), 
    .A0(\row_num[0] ), .F0(\testpattern_inst/n4_adj_340 ), 
    .F1(\testpattern_inst/n6_adj_339 ));
  SLICE_186 SLICE_186( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_343 ), 
    .B1(\testpattern_inst/n57_adj_352[4] ), .C0(\testpattern_inst/n6_adj_344 ), 
    .B0(\testpattern_inst/n57_adj_352[3] ), .A0(\row_num[3] ), 
    .F0(\testpattern_inst/n8_adj_343 ), .F1(\testpattern_inst/n10_adj_342 ));
  SLICE_188 SLICE_188( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_345 ), 
    .B1(\testpattern_inst/n57_adj_352[2] ), .D0(\row_num[0] ), 
    .C0(\testpattern_inst/n57_adj_352[1] ), .B0(\row_num[1] ), 
    .A0(\testpattern_inst/n57_adj_352[0] ), .F0(\testpattern_inst/n4_adj_345 ), 
    .F1(\testpattern_inst/n6_adj_344 ));
  SLICE_189 SLICE_189( .D1(\testpattern_inst/n57_adj_351[6] ), 
    .C1(\testpattern_inst/n12_adj_347 ), .A1(\row_num[6] ), .D0(\row_num[5] ), 
    .C0(\testpattern_inst/n10_adj_348 ), 
    .B0(\testpattern_inst/n57_adj_351[5] ), 
    .F0(\testpattern_inst/n12_adj_347 ), .F1(\testpattern_inst/n14_adj_346 ));
  SLICE_191 SLICE_191( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_349 ), 
    .B1(\testpattern_inst/n57_adj_351[4] ), 
    .D0(\testpattern_inst/n57_adj_351[3] ), .C0(\testpattern_inst/n6_adj_350 ), 
    .A0(\row_num[3] ), .F0(\testpattern_inst/n8_adj_349 ), 
    .F1(\testpattern_inst/n10_adj_348 ));
  SLICE_193 SLICE_193( .B0(\game_state_inst/wait_counter[6] ), 
    .A0(\game_state_inst/wait_counter[7] ), .F0(\game_state_inst/n11500 ));
  SLICE_194 SLICE_194( .C1(game_over), .B1(clappy_c), .D0(game_over), 
    .A0(clappy_c), .F0(\game_state_inst/bird_y_pos_9__N_182 ), 
    .F1(\game_state_inst/n4_adj_365 ));
  SLICE_196 SLICE_196( .D0(\row_num[6] ), .B0(\row_num[8] ), .A0(\row_num[7] ), 
    .F0(\vga_inst/n876 ));
  SLICE_205 SLICE_205( .D0(\bigbird_y_pos[8] ), .C0(\bigbird_y_pos[1] ), 
    .A0(\RGB_o_5__N_109[0] ), .F0(n11512));
  SLICE_210 SLICE_210( .DI1(n933), .D1(n11261), .C1(reset), .B1(game_over), 
    .A1(\bigbird_y_pos[9] ), .C0(game_over), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), .Q1(game_over), 
    .F0(\game_state_inst/is_over_N_189 ), .F1(n933));
  SLICE_214 SLICE_214( .F0(VCC_net));
  hsosc_inst hsosc_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk), .FEEDBACK(\pll_inst/lscc_pll_inst/feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst/lscc_pll_inst/feedback_w ), 
    .OUTCORE(PLL_out_c), .OUTGLOBAL(clk2));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  clappy clappy_I( .PADDI(clappy_c), .clappy(clappy));
  PLL_out PLL_out_I( .PADDO(PLL_out_c), .PLL_out(PLL_out));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  VSYNC VSYNC_I( .PADDO(VSYNC_N_43), .VSYNC(VSYNC));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_144_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_144__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_inst/col_num_142_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_142__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_142_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_142__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_142__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_142_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_142__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_142__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_144_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_144__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_144__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_144_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_144__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_144__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_142_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_142__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_142__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_142_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_142__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_142__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_inst/col_num_142_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_142__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_144_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_144__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_144__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_144_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_144__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_144__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_144_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/row_num_144__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_147_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_147__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_147__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_147_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_147__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_147__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_147_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_147__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_147__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_147_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_147__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i19 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i17 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i18 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i15 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i16 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i13 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i14 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i12 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_146_154_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_146_154__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_27 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/bird_y_pos_145_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_145__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/bird_y_pos_145_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_145__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \game_state_inst/bird_y_pos_145__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_29 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_147_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_147__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/bird_y_pos_145_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/bird_y_pos_145__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \game_state_inst/bird_y_pos_145__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/bird_y_pos_145_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/bird_y_pos_145__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \game_state_inst/bird_y_pos_145__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input DI1, DI0, D1, C1, B1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/bird_y_pos_145_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_145__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \game_state_inst/bird_y_pos_145__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_147_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_147__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_147__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/bird_y_pos_145_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/bird_y_pos_145__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_40_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_141_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_141_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_141_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_141_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_141_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_50_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_26_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_28_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 \vga_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \vga_inst/i1_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_66 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \vga_inst/i1020_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \vga_inst/i1_2_lut_3_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_67 ( input D0, C0, B0, A0, output F0 );

  lut40005 \vga_inst/i1_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40006 \testpattern_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \vga_inst/i10850_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x2700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40008 i10864_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i10859_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_70 ( input D0, C0, B0, A0, output F0 );

  lut40010 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_71 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40011 \vga_inst/i11016_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \vga_inst/i1_2_lut_adj_51 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_72 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40013 \vga_inst/i143_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \vga_inst/i1_2_lut_adj_52 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_73 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40015 \testpattern_inst/i2_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \vga_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_75 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40017 \vga_inst/i1_2_lut_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \vga_inst/i1_2_lut_adj_43 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40019 \testpattern_inst/i2_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \testpattern_inst/i1_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_77 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \vga_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \vga_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 \testpattern_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \vga_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_79 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \vga_inst/i1_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \vga_inst/i1_2_lut_adj_44 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_80 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40027 \testpattern_inst/i1_4_lut_adj_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \vga_inst/i1_2_lut_adj_55 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40029 \vga_inst/i157_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \vga_inst/i156_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \vga_inst/i1_2_lut_adj_54 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_83 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \vga_inst/i10030_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \vga_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40034 \vga_inst/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \testpattern_inst/i358_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_89 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \vga_inst/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \vga_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40037 \testpattern_inst/i1_4_lut_adj_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \vga_inst/i1_2_lut_adj_50 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \vga_inst.i1_3_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \vga_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_93 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \testpattern_inst/i1_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \vga_inst/i1_2_lut_3_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \testpattern_inst/i1_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \testpattern_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 \vga_inst/i570_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \vga_inst/i2_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40047 \testpattern_inst/i1184_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \vga_inst/i1_2_lut_adj_53 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_99 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \vga_inst/i1_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \vga_inst/i1_2_lut_3_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \testpattern_inst/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \vga_inst/i1117_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x8C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \testpattern_inst/i1_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \vga_inst/i1_3_lut_adj_62 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_105 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \testpattern_inst/i1_3_lut_4_lut_adj_28 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40056 \vga_inst/i1_2_lut_adj_56 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \testpattern_inst.i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \testpattern_inst/i1_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \testpattern_inst/i1_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \testpattern_inst/i221_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \vga_inst/i2_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \vga_inst/i2_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_111 ( input D0, C0, B0, A0, output F0 );

  lut40020 \vga_inst/i1_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_112 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \testpattern_inst/LessThan_29_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \testpattern_inst/LessThan_29_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \vga_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \vga_inst/i1_2_lut_adj_65 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 i10848_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \game_state_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \game_state_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \game_state_inst/i268_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_119 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40071 \game_state_inst/i11151_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_120 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \game_state_inst/i2_4_lut_adj_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \game_state_inst/i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \game_state_inst/i2_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \game_state_inst/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \game_state_inst/i10870_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \game_state_inst/i10862_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \testpattern_inst/i2_4_lut_adj_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \testpattern_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \testpattern_inst/row_i_9__I_0_i6_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \testpattern_inst/row_i_9__I_0_i4_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \testpattern_inst/LessThan_39_i6_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \testpattern_inst/LessThan_39_i4_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \testpattern_inst/row_i_9__I_0_i10_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \testpattern_inst/row_i_9__I_0_i8_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_133 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \testpattern_inst/LessThan_27_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \testpattern_inst/LessThan_27_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x2B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_136 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \testpattern_inst/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \testpattern_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \testpattern_inst/i1_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \testpattern_inst/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40092 \testpattern_inst/LessThan_39_i14_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \testpattern_inst/LessThan_39_i12_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \testpattern_inst/LessThan_39_i18_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \testpattern_inst/LessThan_39_i16_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \testpattern_inst/i10826_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \testpattern_inst/i1_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \testpattern_inst/LessThan_39_i10_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \testpattern_inst/LessThan_39_i8_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \testpattern_inst/row_i_9__I_0_i14_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \testpattern_inst/row_i_9__I_0_i12_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_152 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \testpattern_inst/LessThan_51_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \testpattern_inst/LessThan_51_i16_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \testpattern_inst/y_pos_9__I_0_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \testpattern_inst/y_pos_9__I_0_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40094 \testpattern_inst/LessThan_39_i20_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_158 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \testpattern_inst/row_i_9__I_0_i18_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \testpattern_inst/row_i_9__I_0_i16_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \testpattern_inst/LessThan_51_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \testpattern_inst/LessThan_51_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \testpattern_inst/y_pos_9__I_0_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \testpattern_inst/y_pos_9__I_0_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \testpattern_inst/LessThan_51_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \testpattern_inst/LessThan_51_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_165 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \testpattern_inst/LessThan_27_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \testpattern_inst/LessThan_27_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_168 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \testpattern_inst/LessThan_51_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \testpattern_inst/LessThan_51_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input D0, C0, B0, A0, output F0 );

  lut40109 \testpattern_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \testpattern_inst/y_pos_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \testpattern_inst/y_pos_9__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \testpattern_inst/y_pos_9__I_0_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \testpattern_inst/y_pos_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_175 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \testpattern_inst/LessThan_41_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \testpattern_inst/LessThan_41_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \testpattern_inst/LessThan_41_i14_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \testpattern_inst/LessThan_41_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_180 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \testpattern_inst/LessThan_29_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \testpattern_inst/LessThan_29_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_181 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \testpattern_inst/LessThan_41_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \testpattern_inst/LessThan_41_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_183 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \testpattern_inst/LessThan_41_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \testpattern_inst/LessThan_41_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x40F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \testpattern_inst/LessThan_29_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \testpattern_inst/LessThan_29_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_188 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \testpattern_inst/LessThan_29_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \testpattern_inst/LessThan_29_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \testpattern_inst/LessThan_27_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \testpattern_inst/LessThan_27_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_191 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \testpattern_inst/LessThan_27_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \testpattern_inst/LessThan_27_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_193 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40114 \game_state_inst/i10828_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \game_state_inst/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \game_state_inst/i1_2_lut_adj_42 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40117 \vga_inst/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_205 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40118 i10840_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input DI1, D1, C1, B1, A1, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40119 i581_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \game_state_inst/is_over_I_0_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/is_over_69 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( output F0 );
  wire   GNDI;

  lut40121 i11542( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module hsosc_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B hsosc_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "3";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "48.000000";
endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module clappy ( output PADDI, input clappy );
  wire   GNDI;

  BB_B_B \clappy_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clappy));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clappy => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_out ( input PADDO, output PLL_out );
  wire   VCCI;

  BB_B_B \PLL_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(PLL_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => PLL_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
