module assertions (
input logic clk,
input logic rst_n,
input logic wr_en,
input logic [1:0] wr_addr, rd_addr_a, rd_addr_b,
input logic [15:0] wr_data ,
input logic uart_busy, uart_error, update_ok ,
input logic uart_enable, 
input logic [2:0]  uart_mode,
input logic [15:0] uart_rate,
input logic [15:0] rd_data_a, rd_data_b,
input logic rd_valid_a, rd_valid_b,
input logic [15:0] mem [3:0]
);



// -- Memory Check During Reset 
property p_rst_mem ;
	@(posedge clk) 
		$rose(rst_n)|-> (mem[0] == 'b0 &&  mem[1] == 'd9600 &&  mem[2] == 'b0&& mem[3] == 'b0);  
	endproperty 
	
	
a_mem_checker: assert property(p_rst_mem)
	else $error("There are another values inialized memory at time %0t through reset process",$time);



// -- Checker Outputs unknown
property p_outputs_x ;
	@(posedge clk)
	disable iff (!rst_n) // must be condition off 
	(!$isunknown(rd_data_a) && !$isunknown(rd_data_b));
  
	endproperty 
	
a_outputs_checker: assert property(p_outputs_x)
	else $error("There are unknown data on outptus ports %0t through reset process",$time);

endmodule 
