Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 06:53:58 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/fir_vivado/timing_report_v1.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (86)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1)
11. checking partial_output_delay (2)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

araddr[11]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

arready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[10]
tap_A[11]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1)
------------------------------------
 There is 1 input port with partial input delay specified. (HIGH)

araddr[10]


11. checking partial_output_delay (2)
-------------------------------------
 There are 2 ports with partial output delay specified. (HIGH)

tap_A[2]
tap_A[3]


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.334        0.000                      0                  207        0.072        0.000                      0                  205        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.400          96.154          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.334        0.000                      0                  207        0.072        0.000                      0                  205        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            tap_A[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 3.771ns (53.313%)  route 3.303ns (46.687%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.400 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      f  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 f  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 f  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     5.357    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.473 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     5.972    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.096 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.896    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.531 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.531    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                         clock pessimism              0.000    10.400    
                         clock uncertainty           -0.035    10.365    
                         output delay                -0.500     9.865    
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            tap_A[3]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 3.771ns (53.313%)  route 3.303ns (46.687%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.400 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      f  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 f  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 f  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     5.357    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.473 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     5.972    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.096 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.896    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.531 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.531    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                         clock pessimism              0.000    10.400    
                         clock uncertainty           -0.035    10.365    
                         output delay                -0.500     9.865    
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 7.849ns (84.021%)  route 1.493ns (15.979%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  psum[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  psum[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    psum[24]_i_2_n_0
                                                                      r  psum_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  psum_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    psum_reg[24]_i_1_n_0
                                                                      r  psum_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  psum_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.798    psum_reg[28]_i_1_n_6
                         FDRE                                         r  psum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[29]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    psum_reg[29]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 7.849ns (84.021%)  route 1.493ns (15.979%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  sm_tdata[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  sm_tdata[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    sm_tdata[27]_i_2_n_0
                                                                      r  sm_tdata_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  sm_tdata_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    sm_tdata_reg[27]_i_1_n_0
                                                                      r  sm_tdata_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  sm_tdata_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    11.798    next_psum[29]
                         FDRE                                         r  sm_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[29]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    sm_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 7.843ns (84.011%)  route 1.493ns (15.989%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  psum[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  psum[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    psum[24]_i_2_n_0
                                                                      r  psum_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  psum_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    psum_reg[24]_i_1_n_0
                                                                      r  psum_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  psum_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.792    psum_reg[28]_i_1_n_4
                         FDRE                                         r  psum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[31]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    psum_reg[31]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 7.843ns (84.011%)  route 1.493ns (15.989%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  sm_tdata[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  sm_tdata[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    sm_tdata[27]_i_2_n_0
                                                                      r  sm_tdata_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  sm_tdata_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    sm_tdata_reg[27]_i_1_n_0
                                                                      r  sm_tdata_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  sm_tdata_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    11.792    next_psum[31]
                         FDRE                                         r  sm_tdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[31]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    sm_tdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 7.768ns (83.881%)  route 1.493ns (16.119%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  psum[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  psum[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    psum[24]_i_2_n_0
                                                                      r  psum_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  psum_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    psum_reg[24]_i_1_n_0
                                                                      r  psum_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  psum_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.717    psum_reg[28]_i_1_n_5
                         FDRE                                         r  psum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[30]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    psum_reg[30]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 7.768ns (83.881%)  route 1.493ns (16.119%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  sm_tdata[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  sm_tdata[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    sm_tdata[27]_i_2_n_0
                                                                      r  sm_tdata_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  sm_tdata_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    sm_tdata_reg[27]_i_1_n_0
                                                                      r  sm_tdata_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  sm_tdata_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    11.717    next_psum[30]
                         FDRE                                         r  sm_tdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[30]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    sm_tdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.744ns (83.839%)  route 1.493ns (16.161%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  psum[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  psum[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    psum[24]_i_2_n_0
                                                                      r  psum_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  psum_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    psum_reg[24]_i_1_n_0
                                                                      r  psum_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  psum_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.693    psum_reg[28]_i_1_n_7
                         FDRE                                         r  psum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[28]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    psum_reg[28]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (axis_clk rise@10.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.744ns (83.839%)  route 1.493ns (16.161%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.528 - 10.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    next_psum1__0_n_106
                                                                      r  next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    next_psum1__1_n_105
                                                                      r  sm_tdata[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  sm_tdata[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.159    sm_tdata[19]_i_9_n_0
                                                                      r  sm_tdata_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  sm_tdata_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    sm_tdata_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  sm_tdata_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    sm_tdata_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  sm_tdata_reg[27]_i_6/O[3]
                         net (fo=2, unplaced)         0.629    10.778    sm_tdata_reg[27]_i_6_n_4
                                                                      r  sm_tdata[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.085 r  sm_tdata[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.085    sm_tdata[27]_i_2_n_0
                                                                      r  sm_tdata_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  sm_tdata_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    sm_tdata_reg[27]_i_1_n_0
                                                                      r  sm_tdata_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  sm_tdata_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    11.693    next_psum[28]
                         FDRE                                         r  sm_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439    12.528    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[28]/C
                         clock pessimism              0.184    12.711    
                         clock uncertainty           -0.035    12.676    
                         FDRE (Setup_fdre_C_D)        0.076    12.752    sm_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[10]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[10]
                                                                      r  psum_reg[8]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  psum_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[8]_i_1_n_4
                         FDRE                                         r  psum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[12]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[12]
                                                                      r  psum_reg[12]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  psum_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[12]_i_1_n_6
                         FDRE                                         r  psum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[14]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[14]
                                                                      r  psum_reg[12]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  psum_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[12]_i_1_n_4
                         FDRE                                         r  psum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[16]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[16]
                                                                      r  psum_reg[16]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  psum_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[16]_i_1_n_6
                         FDRE                                         r  psum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[18]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[18]
                                                                      r  psum_reg[16]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  psum_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[16]_i_1_n_4
                         FDRE                                         r  psum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[20]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[20]
                                                                      r  psum_reg[20]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  psum_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[20]_i_1_n_6
                         FDRE                                         r  psum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[22]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[22]
                                                                      r  psum_reg[20]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  psum_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[20]_i_1_n_4
                         FDRE                                         r  psum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[24]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[24]
                                                                      r  psum_reg[24]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  psum_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[24]_i_1_n_6
                         FDRE                                         r  psum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[26]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[26]
                                                                      r  psum_reg[24]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  psum_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[24]_i_1_n_4
                         FDRE                                         r  psum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 psum_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            psum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  psum_reg[28]/Q
                         net (fo=4, unplaced)         0.091     0.916    psum_reg[28]
                                                                      r  psum_reg[28]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  psum_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.008    psum_reg[28]_i_1_n_6
                         FDRE                                         r  psum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  psum_reg[29]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    psum_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.400
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.400      8.245                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                ap_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                ap_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                ap_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                data_A_dff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                data_A_dff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                data_A_dff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                data_A_dff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.400      9.400                data_A_dff_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.400       4.900                ap_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.400       4.900                ap_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.400       4.900                ap_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.400       4.900                ap_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.400       4.900                ap_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.400       4.900                ap_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.400       4.900                curr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.400       4.900                curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.400       4.900                data_A_dff_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.400       4.900                data_A_dff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                data_A_dff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                data_A_dff_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.102ns (54.423%)  route 3.435ns (45.577%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      f  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tap_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     3.979    tap_A_OBUF[2]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.103 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.903    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.538 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.538    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.102ns (54.423%)  route 3.435ns (45.577%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      f  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tap_A_OBUF[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     3.979    tap_A_OBUF[3]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.103 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.903    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.538 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.538    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.094ns (54.505%)  route 3.417ns (45.495%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      f  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.478 r  tap_A_OBUF[5]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     2.927    tap_A_OBUF[5]_inst_i_8_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     3.953    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.077 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.877    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.512 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.512    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 3.978ns (57.120%)  route 2.986ns (42.880%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      f  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.920     3.406    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.530 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.330    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.965 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.965    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 3.978ns (57.185%)  route 2.978ns (42.815%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      r  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[9]
                                                                      r  arready_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  arready_OBUF_inst_i_7/O
                         net (fo=5, unplaced)         0.477     2.372    arready_OBUF_inst_i_7_n_0
                                                                      r  arready_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.496 r  arready_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     3.398    arready30_in
                                                                      r  arready_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.522 r  arready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.322    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.957 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     6.957    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      r  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      r  arready_OBUF_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.486 r  arready_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.007    arready_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.131 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.566    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      r  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      r  arready_OBUF_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.486 r  arready_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.007    arready_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.131 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.566    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      r  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      r  arready_OBUF_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.486 r  arready_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.007    arready_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.131 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.566    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      r  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      r  arready_OBUF_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.486 r  arready_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.007    arready_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.131 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.566    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[11]
                                                                      r  arready_OBUF_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  arready_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.467     2.362    arready_OBUF_inst_i_6_n_0
                                                                      r  arready_OBUF_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.486 r  arready_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.007    arready_OBUF_inst_i_2_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.131 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.566    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      r  arready_OBUF_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  arready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.512ns  (logic 4.027ns (38.312%)  route 6.485ns (61.688%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_A_OBUF[5]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_A_OBUF[5]_inst_i_23/O
                         net (fo=6, unplaced)         0.934     5.190    data_A_OBUF[5]_inst_i_23_n_0
                                                                      r  data_A_OBUF[5]_inst_i_16/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.314 r  data_A_OBUF[5]_inst_i_16/O
                         net (fo=6, unplaced)         0.934     6.248    data_A_OBUF[5]_inst_i_16_n_0
                                                                      r  data_A_OBUF[5]_inst_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.372 r  data_A_OBUF[5]_inst_i_11/O
                         net (fo=6, unplaced)         0.934     7.306    data_A_OBUF[5]_inst_i_11_n_0
                                                                      r  data_A_OBUF[5]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  data_A_OBUF[5]_inst_i_12/O
                         net (fo=5, unplaced)         0.930     8.360    data_A_OBUF[5]_inst_i_12_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.926     9.410    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.534 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    10.334    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.969 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.969    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.512ns  (logic 4.027ns (38.312%)  route 6.485ns (61.688%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_A_OBUF[5]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_A_OBUF[5]_inst_i_23/O
                         net (fo=6, unplaced)         0.934     5.190    data_A_OBUF[5]_inst_i_23_n_0
                                                                      r  data_A_OBUF[5]_inst_i_16/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.314 r  data_A_OBUF[5]_inst_i_16/O
                         net (fo=6, unplaced)         0.934     6.248    data_A_OBUF[5]_inst_i_16_n_0
                                                                      r  data_A_OBUF[5]_inst_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.372 r  data_A_OBUF[5]_inst_i_11/O
                         net (fo=6, unplaced)         0.934     7.306    data_A_OBUF[5]_inst_i_11_n_0
                                                                      r  data_A_OBUF[5]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  data_A_OBUF[5]_inst_i_12/O
                         net (fo=5, unplaced)         0.930     8.360    data_A_OBUF[5]_inst_i_12_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.926     9.410    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.534 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    10.334    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.969 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.969    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.059ns  (logic 4.027ns (40.038%)  route 6.032ns (59.962%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_A_OBUF[5]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_A_OBUF[5]_inst_i_23/O
                         net (fo=6, unplaced)         0.934     5.190    data_A_OBUF[5]_inst_i_23_n_0
                                                                      r  data_A_OBUF[5]_inst_i_16/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.314 r  data_A_OBUF[5]_inst_i_16/O
                         net (fo=6, unplaced)         0.934     6.248    data_A_OBUF[5]_inst_i_16_n_0
                                                                      r  data_A_OBUF[5]_inst_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.372 r  data_A_OBUF[5]_inst_i_11/O
                         net (fo=6, unplaced)         0.934     7.306    data_A_OBUF[5]_inst_i_11_n_0
                                                                      r  data_A_OBUF[5]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  data_A_OBUF[5]_inst_i_12/O
                         net (fo=5, unplaced)         0.930     8.360    data_A_OBUF[5]_inst_i_12_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     8.957    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.081 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     9.881    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.516 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.516    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.029ns  (logic 4.027ns (40.158%)  route 6.002ns (59.842%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_A_OBUF[5]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_A_OBUF[5]_inst_i_23/O
                         net (fo=6, unplaced)         0.934     5.190    data_A_OBUF[5]_inst_i_23_n_0
                                                                      r  data_A_OBUF[5]_inst_i_16/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.314 r  data_A_OBUF[5]_inst_i_16/O
                         net (fo=6, unplaced)         0.934     6.248    data_A_OBUF[5]_inst_i_16_n_0
                                                                      r  data_A_OBUF[5]_inst_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.372 r  data_A_OBUF[5]_inst_i_11/O
                         net (fo=6, unplaced)         0.934     7.306    data_A_OBUF[5]_inst_i_11_n_0
                                                                      r  data_A_OBUF[5]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  data_A_OBUF[5]_inst_i_12/O
                         net (fo=5, unplaced)         0.930     8.360    data_A_OBUF[5]_inst_i_12_n_0
                                                                      r  data_A_OBUF[5]_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.443     8.927    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     9.851    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.486 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.486    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.019ns (48.933%)  route 4.195ns (51.067%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.498     5.327    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.451 r  data_A_OBUF[9]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.946    data_A_OBUF[9]_inst_i_3_n_0
                                                                      r  data_A_OBUF[11]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.062 r  data_A_OBUF[11]_inst_i_4/O
                         net (fo=5, unplaced)         0.477     6.539    data_A_OBUF[11]_inst_i_4_n_0
                                                                      r  data_A_OBUF[8]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.663 r  data_A_OBUF[8]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     7.112    data_A_OBUF[8]_inst_i_4_n_0
                                                                      r  data_A_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.236 r  data_A_OBUF[8]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     8.036    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.671 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.671    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 3.895ns (50.980%)  route 3.746ns (49.020%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.498     5.327    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.451 r  data_A_OBUF[9]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.946    data_A_OBUF[9]_inst_i_3_n_0
                                                                      r  data_A_OBUF[11]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.062 r  data_A_OBUF[11]_inst_i_4/O
                         net (fo=5, unplaced)         0.477     6.539    data_A_OBUF[11]_inst_i_4_n_0
                                                                      r  data_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.663 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.463    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.098 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.098    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 3.895ns (51.094%)  route 3.729ns (48.906%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.498     5.327    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.451 r  data_A_OBUF[9]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.946    data_A_OBUF[9]_inst_i_3_n_0
                                                                      r  data_A_OBUF[6]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  data_A_OBUF[6]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     6.522    data_A_OBUF[6]_inst_i_4_n_0
                                                                      r  data_A_OBUF[6]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.646 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.446    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.081 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.081    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 3.903ns (51.219%)  route 3.718ns (48.781%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      r  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.498     5.327    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.451 r  data_A_OBUF[9]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.946    data_A_OBUF[9]_inst_i_3_n_0
                                                                      r  data_A_OBUF[10]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.070 r  data_A_OBUF[10]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     6.519    data_A_OBUF[10]_inst_i_3_n_0
                                                                      r  data_A_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.443    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.078 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.078    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 3.771ns (53.313%)  route 3.303ns (46.687%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      f  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 f  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 f  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     5.357    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.473 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     5.972    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.096 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.896    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.531 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.531    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 3.797ns (53.711%)  route 3.273ns (46.289%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_out_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  data_out_cnt_reg[4]/Q
                         net (fo=22, unplaced)        1.027     3.961    data_out_cnt_reg[4]
                                                                      f  data_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.256 f  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.705    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  data_Di_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.829 f  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     5.357    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.473 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=13, unplaced)        0.469     5.942    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     6.092 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.892    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.527 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.527    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ss_tready_reg/Q
                         net (fo=7, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ss_tready_reg/Q
                         net (fo=7, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ss_tready_reg/Q
                         net (fo=7, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ss_tready_reg/Q
                         net (fo=7, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rvalid_reg/Q
                         net (fo=36, unplaced)        0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            ap_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 1.592ns (37.651%)  route 2.636ns (62.349%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  wait_data_cnt[1]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wait_data_cnt[1]_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    wait_data_cnt[1]_i_10_n_0
                                                                      r  wait_data_cnt[1]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  wait_data_cnt[1]_i_6/O
                         net (fo=2, unplaced)         0.460     2.928    wait_data_cnt[1]_i_6_n_0
                                                                      r  wait_data_cnt[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.052 r  wait_data_cnt[1]_i_8/O
                         net (fo=2, unplaced)         0.460     3.512    next_wait_data_cnt
                                                                      r  ap_reg[2]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.636 r  ap_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.467     4.103    ap_reg[2]_i_4_n_0
                                                                      r  ap_reg[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.227 r  ap_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.227    ap_reg[0]_i_1_n_0
                         FDRE                                         r  ap_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg_reg[0]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            ap_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 1.592ns (37.651%)  route 2.636ns (62.349%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  wait_data_cnt[1]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wait_data_cnt[1]_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    wait_data_cnt[1]_i_10_n_0
                                                                      r  wait_data_cnt[1]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  wait_data_cnt[1]_i_6/O
                         net (fo=2, unplaced)         0.460     2.928    wait_data_cnt[1]_i_6_n_0
                                                                      r  wait_data_cnt[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.052 r  wait_data_cnt[1]_i_8/O
                         net (fo=2, unplaced)         0.460     3.512    next_wait_data_cnt
                                                                      r  ap_reg[2]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.636 r  ap_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.467     4.103    ap_reg[2]_i_4_n_0
                                                                      r  ap_reg[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.227 r  ap_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.227    ap_reg[1]_i_1_n_0
                         FDRE                                         r  ap_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg_reg[1]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            ap_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 1.592ns (37.651%)  route 2.636ns (62.349%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  wait_data_cnt[1]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wait_data_cnt[1]_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    wait_data_cnt[1]_i_10_n_0
                                                                      r  wait_data_cnt[1]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  wait_data_cnt[1]_i_6/O
                         net (fo=2, unplaced)         0.460     2.928    wait_data_cnt[1]_i_6_n_0
                                                                      r  wait_data_cnt[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.052 r  wait_data_cnt[1]_i_8/O
                         net (fo=2, unplaced)         0.460     3.512    next_wait_data_cnt
                                                                      r  ap_reg[2]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.636 r  ap_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.467     4.103    ap_reg[2]_i_4_n_0
                                                                      r  ap_reg[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.227 r  ap_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.227    ap_reg[2]_i_1_n_0
                         FDRE                                         r  ap_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg_reg[2]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            wait_data_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.592ns (37.714%)  route 2.629ns (62.286%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  wait_data_cnt[1]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wait_data_cnt[1]_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    wait_data_cnt[1]_i_10_n_0
                                                                      r  wait_data_cnt[1]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  wait_data_cnt[1]_i_6/O
                         net (fo=2, unplaced)         0.460     2.928    wait_data_cnt[1]_i_6_n_0
                                                                      r  wait_data_cnt[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.052 r  wait_data_cnt[1]_i_8/O
                         net (fo=2, unplaced)         0.460     3.512    next_wait_data_cnt
                                                                      r  wait_data_cnt[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.636 r  wait_data_cnt[1]_i_4/O
                         net (fo=2, unplaced)         0.460     4.096    wait_data_cnt[1]_i_4_n_0
                                                                      r  wait_data_cnt[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.220 r  wait_data_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.220    wait_data_cnt[0]_i_1_n_0
                         FDRE                                         r  wait_data_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  wait_data_cnt_reg[0]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            wait_data_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.584ns (37.596%)  route 2.629ns (62.404%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  wait_data_cnt[1]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  wait_data_cnt[1]_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    wait_data_cnt[1]_i_10_n_0
                                                                      r  wait_data_cnt[1]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  wait_data_cnt[1]_i_6/O
                         net (fo=2, unplaced)         0.460     2.928    wait_data_cnt[1]_i_6_n_0
                                                                      r  wait_data_cnt[1]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.052 r  wait_data_cnt[1]_i_8/O
                         net (fo=2, unplaced)         0.460     3.512    next_wait_data_cnt
                                                                      r  wait_data_cnt[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.636 r  wait_data_cnt[1]_i_4/O
                         net (fo=2, unplaced)         0.460     4.096    wait_data_cnt[1]_i_4_n_0
                                                                      r  wait_data_cnt[1]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     4.212 r  wait_data_cnt[1]_i_2/O
                         net (fo=1, unplaced)         0.000     4.212    wait_data_cnt[1]_i_2_n_0
                         FDRE                                         r  wait_data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  wait_data_cnt_reg[1]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_in_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.220ns (33.449%)  route 2.427ns (66.551%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  data_in_cnt[9]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  data_in_cnt[9]_i_4/O
                         net (fo=1, unplaced)         1.111     3.006    data_in_cnt[9]_i_4_n_0
                                                                      r  data_in_cnt[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.130 r  data_in_cnt[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.646    p_1_in
                         FDRE                                         r  data_in_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_in_cnt_reg[0]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_in_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.220ns (33.449%)  route 2.427ns (66.551%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  data_in_cnt[9]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  data_in_cnt[9]_i_4/O
                         net (fo=1, unplaced)         1.111     3.006    data_in_cnt[9]_i_4_n_0
                                                                      r  data_in_cnt[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.130 r  data_in_cnt[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.646    p_1_in
                         FDRE                                         r  data_in_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_in_cnt_reg[1]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_in_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.220ns (33.449%)  route 2.427ns (66.551%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  data_in_cnt[9]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  data_in_cnt[9]_i_4/O
                         net (fo=1, unplaced)         1.111     3.006    data_in_cnt[9]_i_4_n_0
                                                                      r  data_in_cnt[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.130 r  data_in_cnt[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.646    p_1_in
                         FDRE                                         r  data_in_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_in_cnt_reg[2]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_in_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.220ns (33.449%)  route 2.427ns (66.551%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  data_in_cnt[9]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  data_in_cnt[9]_i_4/O
                         net (fo=1, unplaced)         1.111     3.006    data_in_cnt[9]_i_4_n_0
                                                                      r  data_in_cnt[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.130 r  data_in_cnt[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.646    p_1_in
                         FDRE                                         r  data_in_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_in_cnt_reg[3]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_in_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.220ns (33.449%)  route 2.427ns (66.551%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  data_in_cnt[9]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  data_in_cnt[9]_i_4/O
                         net (fo=1, unplaced)         1.111     3.006    data_in_cnt[9]_i_4_n_0
                                                                      r  data_in_cnt[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.130 r  data_in_cnt[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.646    p_1_in
                         FDRE                                         r  data_in_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_in_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            next_psum1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                         DSP48E1                                      r  next_psum1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            next_psum1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                         DSP48E1                                      r  next_psum1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            next_psum1/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                         DSP48E1                                      r  next_psum1/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            next_psum1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                         DSP48E1                                      r  next_psum1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            next_psum1/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                         DSP48E1                                      r  next_psum1/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            next_psum1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                         DSP48E1                                      r  next_psum1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            next_psum1/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                         DSP48E1                                      r  next_psum1/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            next_psum1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                         DSP48E1                                      r  next_psum1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            next_psum1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[1]
                         DSP48E1                                      r  next_psum1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            next_psum1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[2]
                         DSP48E1                                      r  next_psum1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  next_psum1/CLK





