0.7
2020.2
May  7 2023
15:24:31
D:/Coding/Verilog/prelab_6/prelab_6.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/controller.sv,1699744107,systemVerilog,,D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/counter.sv,,controller,,uvm,,,,,,
D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/counter.sv,1699745447,systemVerilog,,D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/decoder.sv,,counter,,uvm,,,,,,
D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/decoder.sv,1699374185,systemVerilog,,D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/direccionales.sv,,decoder,,uvm,,,,,,
D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/direccionales.sv,1699374284,systemVerilog,,D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/direccionales_tb.sv,,direccionales,,uvm,,,,,,
D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/direccionales_tb.sv,1699460291,systemVerilog,,,,direccionales_tb,,uvm,,,,,,
