library verilog;
use verilog.vl_types.all;
entity makesyndrome is
    port(
        incode          : in     vl_logic_vector(12 downto 0);
        syndrome        : out    vl_logic_vector(3 downto 0)
    );
end makesyndrome;
