// Seed: 3503614293
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always if (1) assert (1);
  assign module_1.id_6 = 0;
  assign id_6[-1] = id_3 ==? id_3;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd6,
    parameter id_9 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output tri0 id_7;
  inout supply0 id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_9;
  assign id_7 = -1;
  logic \id_10 ;
  ;
  wire id_11;
  wire id_12;
  logic [id_4  -  1  *  id_9 : id_9] id_13;
  ;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_1,
      id_8,
      id_6,
      \id_10 ,
      id_11
  );
  final
    @(posedge id_4 or -1) begin : LABEL_0
      $unsigned(10);
      ;
    end
  assign id_11 = \id_10 ;
endmodule
