Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 23 12:00:26 2024
| Host         : pclab211 running 64-bit Ubuntu 23.10
| Command      : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
| Design       : finn_design_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             117 |           53 |
| Yes          | No                    | No                     |            6920 |         2473 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             229 |           69 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                                                                         Enable Signal                                                                                        |                                                                                       Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/clear                                                                                                                         |                1 |              4 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]          |                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/mem/en                                                                                                       |                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3/inst/regslice_both_out_V_U/p_11_in                                                                                           |                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/mem/en                                                                                                       |                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/mem/en                                                                                                       |                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]       |                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]       |                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/mem/en                                                                                                       | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/config_if/ap_rst_n_0                                                                                         |                3 |              7 |         2.33 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/mem/en                                                                                                       | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/config_if/ap_rst_n_0                                                                                         |                3 |              7 |         2.33 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/mem/en                                                                                                       | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/config_if/ap_rst_n_0                                                                                         |                4 |              7 |         1.75 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3/inst/regslice_both_out_V_U/E[0]                                                                                              |                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/mem/en                                                                                                       |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/mem/en                                                                                                       | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/config_if/ap_rst_n_0                                                                                         |                3 |              8 |         2.67 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/clear                                                                                                                         |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3/inst/regslice_both_out_V_U/icmp_ln249_reg_251_reg[0][0]                                                                      |                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/maxcount_reg[4]_i_1_n_0                                                                                                   |                5 |             10 |         2.00 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3/inst/regslice_both_in0_V_U/ap_rst_n_inv                                                                                      |                5 |             11 |         2.20 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                       |                8 |             19 |         2.38 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                       |                9 |             19 |         2.11 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/ap_NS_iter4_fsm1                                                          |                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/ap_NS_iter4_fsm1                                                          |                                                                                                                                                                                              |                7 |             29 |         4.14 |
|  ap_clk_IBUF_BUFG | finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/s_axis_tready                                                                                                                 |                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[31]_i_1_n_3                                                                  |                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_32967[0]_i_1_1[0] | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/SR[0]                            |                8 |             32 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]       | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/SR[0]                            |                9 |             32 |         3.56 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_32967[0]_i_1_0[0] | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_32967[0]_i_1_1[0] |                9 |             32 |         3.56 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]       | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/SR[0]                            |                9 |             32 |         3.56 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3/inst/flow_control_loop_pipe_no_ap_cont_U/E[0]                                                                                | finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3/inst/flow_control_loop_pipe_no_ap_cont_U/SR[0]                                                                               |                9 |             32 |         3.56 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_load_B                                                                                 |                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[3]_81[0]          |                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_load_B                                                                                 |                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[1]_0[0]           |                                                                                                                                                                                              |               13 |             40 |         3.08 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[3]_82[0]          |                                                                                                                                                                                              |               14 |             40 |         2.86 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[2]_2[0]           |                                                                                                                                                                                              |               26 |             40 |         1.54 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/E[0]                             |                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A[39]_i_1_n_3                                                                  |                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[3]_80[0]          |                                                                                                                                                                                              |               14 |             40 |         2.86 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[1]_1[0]           |                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[2]_1[0]           |                                                                                                                                                                                              |               12 |             40 |         3.33 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[3]_84[0]          |                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[1][0]             |                                                                                                                                                                                              |               13 |             40 |         3.08 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[2]_0[0]           |                                                                                                                                                                                              |               16 |             40 |         2.50 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[2]_3[0]           |                                                                                                                                                                                              |               11 |             40 |         3.64 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[3]_83[0]          |                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[2][0]             |                                                                                                                                                                                              |               14 |             40 |         2.86 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808_reg[1]_2[0]           |                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  ap_clk_IBUF_BUFG | finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/shift_en_                                                                                                                 |                                                                                                                                                                                              |               11 |             40 |         3.64 |
|  ap_clk_IBUF_BUFG | finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/shift_en_o_                                                                                                               | finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/maxcount_reg[4]_i_1_n_0                                                                                                   |               12 |             40 |         3.33 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_rst_n_inv                                                                                  |               23 |             46 |         2.00 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                              |                                                                                                                                                                                              |               25 |             52 |         2.08 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/ap_NS_iter3_fsm12_out                                                     |                                                                                                                                                                                              |               14 |             52 |         3.71 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/ap_NS_iter3_fsm12_out                                                     |                                                                                                                                                                                              |               16 |             59 |         3.69 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_2_U/E[0]                                                     |                                                                                                                                                                                              |               53 |            110 |         2.08 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_2_U/E[0]                                                     |                                                                                                                                                                                              |               50 |            117 |         2.34 |
|  ap_clk_IBUF_BUFG | finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.acnt1                                                                                                                   |                                                                                                                                                                                              |               44 |            128 |         2.91 |
|  ap_clk_IBUF_BUFG | finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat[3][31]_i_1_n_0                                                                                                     |                                                                                                                                                                                              |               39 |            128 |         3.28 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_weights_V_U/B_V_data_1_load_A                                                                             |                                                                                                                                                                                              |               41 |            128 |         3.12 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_weights_V_U/B_V_data_1_load_B                                                                             |                                                                                                                                                                                              |               41 |            128 |         3.12 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_load_A                                                                                 |                                                                                                                                                                                              |               37 |            128 |         3.46 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_load_B                                                                                 |                                                                                                                                                                                              |               49 |            128 |         2.61 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/B_V_data_1_load_A                                                                                 |                                                                                                                                                                                              |               35 |            128 |         3.66 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]_0[0]     |                                                                                                                                                                                              |               31 |            128 |         4.13 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]_0[0]     |                                                                                                                                                                                              |               38 |            128 |         3.37 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/B_V_data_1_load_B                                                                                 |                                                                                                                                                                                              |               33 |            128 |         3.88 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_load_A                                                                             |                                                                                                                                                                                              |               35 |            128 |         3.66 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_load_B                                                                             |                                                                                                                                                                                              |               43 |            128 |         2.98 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/E[0]                             |                                                                                                                                                                                              |               35 |            135 |         3.86 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/E[0]                             |                                                                                                                                                                                              |               36 |            135 |         3.75 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_10_fu_28560                                                          |                                                                                                                                                                                              |               50 |            144 |         2.88 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_NS_iter2_fsm1                                                          |                                                                                                                                                                                              |               50 |            150 |         3.00 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92                  |                                                                                                                                                                                              |              522 |           1029 |         1.97 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_load_B                                                                             |                                                                                                                                                                                              |              450 |           1280 |         2.84 |
|  ap_clk_IBUF_BUFG | finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A[1279]_i_1_n_3                                                            |                                                                                                                                                                                              |              458 |           1280 |         2.79 |
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


