## ğŸ§  RISC-V SoC Tapeout Journey â€” VSD Program

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC-orange?style=for-the-badge&logo=riscv)
![VSD Program](https://img.shields.io/badge/VSD-Program-blue?style=for-the-badge)
![Open-Source EDA](https://img.shields.io/badge/EDA-OpenSource-brightgreen?style=for-the-badge)

</div>

Welcome all to my github repo of the **RISC-V SoC Tapeout Program by VSD**.

From RTL to GDSII, This repository serves as the **master-log**, while each weekâ€™s detailed work has its own dedicated sub-repo.

---

<div align="center">
  
>â€œFrom ideas in Verilog to metal on silicon â€” this is my path through the tapeout flow from documenting every step of my hands-on RISC-V SoC tapeout journey using open-source EDA tools." 

</div>

---

## ğŸ” Program Overview

**ğŸ¯ Objective:** Learn the complete SoC design flow and achieve a tapeout-ready design.  

**Why:**  
- Gain hands-on experience with RTL, synthesis, physical design, and verification.  
- Contribute to Indiaâ€™s semiconductor ecosystem.  
- Document all stages for reproducibility and learning.  

**Environment:** Ubuntu 22.04 + Open-source EDA toolchain.

---

## ğŸ§° Toolchain Setup (Week 0 Highlights)

> The open-source stack powering this SoC journey:

- ğŸŸ¢ **Yosys** â€” RTL synthesis  
- ğŸŸ¢ **Icarus Verilog** â€” Simulation & testbenches  
- ğŸŸ¢ **GTKWave** â€” Waveform visualization  
- ğŸŸ¢ **Ngspice** â€” Circuit & mixed-signal simulation  
- ğŸŸ¢ **Magic** â€” Layout, DRC, LVS  
- ğŸŸ¢ **OpenLane** â€” RTL â†’ GDSII full flow  

**Achievements in Week 0:**  
- Installed all tools and configured environment variables.  
- Verified sample RTL, simulation, and synthesis runs.  
- Learned the importance of version consistency and paths.  

---

## ğŸ—“ï¸ Weekly Journey & Checkpoints

Each week is like a **milestone card**:

### ğŸŸ¢ Week 0 â€” Environment Setup âœ…
- Installed all tools and dependencies  
- Sample RTL simulation â†’ waveform checks  
- Basic OpenLane RTL â†’ GDSII flow validation  

### ğŸŸ¡ Week 1 â€” RTL Design Basics âœï¸ *(Current)*
- Writing modular Verilog designs  
- Creating testbenches and simulating functionality  
- Preparing modules for synthesis  

### ğŸ”µ Week 2 â€” Gate-Level Synthesis âš¡ *(Upcoming)*
- Convert RTL â†’ gate-level netlist with Yosys  
- Run gate-level simulation  
- Compare RTL vs synthesized behavior 

---

## ğŸ“Š Progress Level

<div align="center">

![Week 0](https://img.shields.io/badge/Week%200-âœ…%20Done-green?style=for-the-badge)
![Week 1](https://img.shields.io/badge/Week%201-â³%20In%20Progress-yellow?style=for-the-badge)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-blue?style=for-the-badge)

</div>

---

## ğŸ”® Roadmap & Next Steps

- Complete **Week 1 RTL modules** and testbench verification.  
- Move to **Week 2 synthesis & gate-level simulation**.  
- Start documenting **physical design steps** and timing constraints.  
- Maintain weekly reflections and update the master log.  

---

## ğŸ™ Acknowledgments

- **VSD Team & Kunal Ghosh** â€” mentoring & guidance  
- **Efabless & RISC-V International** â€” enabling collaborative tapeouts  
- **Open-source EDA community** â€” providing tools & tutorials  
- **Peers & instructors** â€” helping debug & conceptualize  

---

ğŸ‘‰ **Week-0 Repository Link:** https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-1 Repository Link:** https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut

ğŸ‘¨â€ğŸ’» **Contributor:** [Chittesh S](https://github.com/CHITTESH-S)

> *â€œDesigning a chip is a journey â€” every checkpoint counts, every reflection matters, and each milestone brings you closer to tapeout.â€*
