library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity circuitA is 
port( inpt : in std_logic_vector(2 downto 0);
		outp : out std_logic_vector(2 downto 0)
);
end;

architecture circuitA_behv of circuitA is
begin

outp <= inpt when unsigned(inpt) < 6 else
       "101";
end;