// Seed: 2080808093
program module_0 (
    input wor id_0
);
  logic [-1 : -1] id_2;
  ;
  assign module_1.id_0 = 0;
endprogram
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4
    , id_42,
    output supply1 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14
    , id_43,
    output tri id_15,
    input tri1 id_16,
    output tri0 id_17,
    output tri id_18,
    input tri id_19,
    output supply0 id_20,
    input wor id_21
    , id_44,
    output tri0 id_22,
    input supply1 id_23,
    output supply0 id_24,
    input wire id_25,
    output wire id_26,
    output uwire id_27,
    input supply0 id_28,
    input wand id_29,
    input tri0 id_30,
    input wor id_31,
    output wire id_32,
    output supply0 id_33,
    output tri1 id_34,
    output uwire id_35,
    input tri1 id_36,
    input wire id_37,
    output tri0 id_38,
    output tri1 id_39,
    input wire id_40
);
  logic id_45;
  ;
  module_0 modCall_1 (id_40);
  assign id_33 = -1'b0;
  assign id_45 = 1;
endmodule
