0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado/Gate_level/Verilog/Full_adder_Tcl_console/Full_adder_Tcl_console.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado/Gate_level/Verilog/Full_adder_Tcl_console/Full_adder_Tcl_console.srcs/sim_1/new/Full_adderTB.v,1722326745,verilog,,,,Full_adderTB,,,,,,,,
D:/Vivado/Gate_level/Verilog/Full_adder_Tcl_console/Full_adder_Tcl_console.srcs/sources_1/new/full_adder.v,1722255607,verilog,,D:/Vivado/Gate_level/Verilog/Full_adder_Tcl_console/Full_adder_Tcl_console.srcs/sim_1/new/Full_adderTB.v,,Full_adder,,,,,,,,
