// Seed: 4180450880
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output tri id_1;
  integer id_3 = 1;
  assign id_1 = -1 ? -1 > id_3 : id_3;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_6,
      id_11
  );
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wor id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {module_1 < "", 1'b0, id_10, ~id_8} = id_2 & -1'b0 & -1 == -1;
  assign id_5 = 1 ? 1'b0 : -1 ? -1 <= id_7 : -1;
endmodule
