

================================================================
== Vitis HLS Report for 'Padding'
================================================================
* Date:           Mon Mar 10 15:36:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      329|  10.000 ns|  3.290 us|    1|  329|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152  |Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4  |      326|      326|  3.260 us|  3.260 us|  326|  326|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     160|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    20|     1394|    1636|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     161|    -|
|Register             |        -|     -|      495|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    20|     1889|    1957|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152  |Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4  |        0|   0|  1394|  1439|    0|
    |mul_28ns_92ns_120_1_1_U603                                                                   |mul_28ns_92ns_120_1_1                                                             |        0|  10|     0|   140|    0|
    |mul_32ns_28ns_60_1_1_U604                                                                    |mul_32ns_28ns_60_1_1                                                              |        0|   4|     0|    20|    0|
    |mul_32ns_60ns_92_1_1_U605                                                                    |mul_32ns_60ns_92_1_1                                                              |        0|   6|     0|    37|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                        |                                                                                  |        0|  20|  1394|  1636|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add18_fu_234_p2                  |         +|   0|  0|  39|          32|          32|
    |add23_fu_239_p2                  |         +|   0|  0|  39|          32|          32|
    |add8_fu_210_p2                   |         +|   0|  0|  39|          32|          32|
    |add_fu_205_p2                    |         +|   0|  0|  39|          32|          32|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 160|         130|         130|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |C_blk_n              |   9|          2|    1|          2|
    |C_c47_blk_n          |   9|          2|    1|          2|
    |M_blk_n              |   9|          2|    1|          2|
    |M_c55_blk_n          |   9|          2|    1|          2|
    |N_blk_n              |   9|          2|    1|          2|
    |N_c50_blk_n          |   9|          2|    1|          2|
    |P_blk_n              |   9|          2|    1|          2|
    |P_c59_blk_n          |   9|          2|    1|          2|
    |R_blk_n              |   9|          2|    1|          2|
    |R_c45_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |conv3_samepad_write  |   9|          2|    1|          2|
    |conv_a_read          |   9|          2|    1|          2|
    |mode_blk_n           |   9|          2|    1|          2|
    |mode_c71_blk_n       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 161|         35|   16|         35|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                                   Name                                                   |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |C_3_reg_264                                                                                               |   32|   0|   32|          0|
    |P_3_reg_256                                                                                               |   32|   0|   32|          0|
    |R_3_reg_270                                                                                               |   32|   0|   32|          0|
    |add18_reg_298                                                                                             |   32|   0|   32|          0|
    |add23_reg_303                                                                                             |   32|   0|   32|          0|
    |ap_CS_fsm                                                                                                 |    4|   0|    4|          0|
    |ap_done_reg                                                                                               |    1|   0|    1|          0|
    |bound17_reg_308                                                                                           |  120|   0|  120|          0|
    |bound4_reg_292                                                                                            |   92|   0|   92|          0|
    |bound_reg_287                                                                                             |   60|   0|   60|          0|
    |div13_cast_reg_281                                                                                        |   28|   0|   28|          0|
    |div_cast_reg_276                                                                                          |   28|   0|   28|          0|
    |grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152_ap_start_reg  |    1|   0|    1|          0|
    |mode_3_reg_252                                                                                            |    1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                                     |  495|   0|  495|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|        Padding|  return value|
|conv_a_dout                   |   in|  512|     ap_fifo|         conv_a|       pointer|
|conv_a_num_data_valid         |   in|    8|     ap_fifo|         conv_a|       pointer|
|conv_a_fifo_cap               |   in|    8|     ap_fifo|         conv_a|       pointer|
|conv_a_empty_n                |   in|    1|     ap_fifo|         conv_a|       pointer|
|conv_a_read                   |  out|    1|     ap_fifo|         conv_a|       pointer|
|conv3_samepad_din             |  out|  512|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_num_data_valid  |   in|    4|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_fifo_cap        |   in|    4|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_full_n          |   in|    1|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_write           |  out|    1|     ap_fifo|  conv3_samepad|       pointer|
|R_dout                        |   in|   32|     ap_fifo|              R|       pointer|
|R_num_data_valid              |   in|    3|     ap_fifo|              R|       pointer|
|R_fifo_cap                    |   in|    3|     ap_fifo|              R|       pointer|
|R_empty_n                     |   in|    1|     ap_fifo|              R|       pointer|
|R_read                        |  out|    1|     ap_fifo|              R|       pointer|
|C_dout                        |   in|   32|     ap_fifo|              C|       pointer|
|C_num_data_valid              |   in|    3|     ap_fifo|              C|       pointer|
|C_fifo_cap                    |   in|    3|     ap_fifo|              C|       pointer|
|C_empty_n                     |   in|    1|     ap_fifo|              C|       pointer|
|C_read                        |  out|    1|     ap_fifo|              C|       pointer|
|N_dout                        |   in|   32|     ap_fifo|              N|       pointer|
|N_num_data_valid              |   in|    3|     ap_fifo|              N|       pointer|
|N_fifo_cap                    |   in|    3|     ap_fifo|              N|       pointer|
|N_empty_n                     |   in|    1|     ap_fifo|              N|       pointer|
|N_read                        |  out|    1|     ap_fifo|              N|       pointer|
|M_dout                        |   in|   32|     ap_fifo|              M|       pointer|
|M_num_data_valid              |   in|    3|     ap_fifo|              M|       pointer|
|M_fifo_cap                    |   in|    3|     ap_fifo|              M|       pointer|
|M_empty_n                     |   in|    1|     ap_fifo|              M|       pointer|
|M_read                        |  out|    1|     ap_fifo|              M|       pointer|
|P_dout                        |   in|   32|     ap_fifo|              P|       pointer|
|P_num_data_valid              |   in|    3|     ap_fifo|              P|       pointer|
|P_fifo_cap                    |   in|    3|     ap_fifo|              P|       pointer|
|P_empty_n                     |   in|    1|     ap_fifo|              P|       pointer|
|P_read                        |  out|    1|     ap_fifo|              P|       pointer|
|mode_dout                     |   in|    1|     ap_fifo|           mode|       pointer|
|mode_num_data_valid           |   in|    3|     ap_fifo|           mode|       pointer|
|mode_fifo_cap                 |   in|    3|     ap_fifo|           mode|       pointer|
|mode_empty_n                  |   in|    1|     ap_fifo|           mode|       pointer|
|mode_read                     |  out|    1|     ap_fifo|           mode|       pointer|
|R_c45_din                     |  out|   32|     ap_fifo|          R_c45|       pointer|
|R_c45_num_data_valid          |   in|    3|     ap_fifo|          R_c45|       pointer|
|R_c45_fifo_cap                |   in|    3|     ap_fifo|          R_c45|       pointer|
|R_c45_full_n                  |   in|    1|     ap_fifo|          R_c45|       pointer|
|R_c45_write                   |  out|    1|     ap_fifo|          R_c45|       pointer|
|C_c47_din                     |  out|   32|     ap_fifo|          C_c47|       pointer|
|C_c47_num_data_valid          |   in|    3|     ap_fifo|          C_c47|       pointer|
|C_c47_fifo_cap                |   in|    3|     ap_fifo|          C_c47|       pointer|
|C_c47_full_n                  |   in|    1|     ap_fifo|          C_c47|       pointer|
|C_c47_write                   |  out|    1|     ap_fifo|          C_c47|       pointer|
|N_c50_din                     |  out|   32|     ap_fifo|          N_c50|       pointer|
|N_c50_num_data_valid          |   in|    3|     ap_fifo|          N_c50|       pointer|
|N_c50_fifo_cap                |   in|    3|     ap_fifo|          N_c50|       pointer|
|N_c50_full_n                  |   in|    1|     ap_fifo|          N_c50|       pointer|
|N_c50_write                   |  out|    1|     ap_fifo|          N_c50|       pointer|
|M_c55_din                     |  out|   32|     ap_fifo|          M_c55|       pointer|
|M_c55_num_data_valid          |   in|    3|     ap_fifo|          M_c55|       pointer|
|M_c55_fifo_cap                |   in|    3|     ap_fifo|          M_c55|       pointer|
|M_c55_full_n                  |   in|    1|     ap_fifo|          M_c55|       pointer|
|M_c55_write                   |  out|    1|     ap_fifo|          M_c55|       pointer|
|P_c59_din                     |  out|   32|     ap_fifo|          P_c59|       pointer|
|P_c59_num_data_valid          |   in|    3|     ap_fifo|          P_c59|       pointer|
|P_c59_fifo_cap                |   in|    3|     ap_fifo|          P_c59|       pointer|
|P_c59_full_n                  |   in|    1|     ap_fifo|          P_c59|       pointer|
|P_c59_write                   |  out|    1|     ap_fifo|          P_c59|       pointer|
|mode_c71_din                  |  out|    1|     ap_fifo|       mode_c71|       pointer|
|mode_c71_num_data_valid       |   in|    3|     ap_fifo|       mode_c71|       pointer|
|mode_c71_fifo_cap             |   in|    3|     ap_fifo|       mode_c71|       pointer|
|mode_c71_full_n               |   in|    1|     ap_fifo|       mode_c71|       pointer|
|mode_c71_write                |  out|    1|     ap_fifo|       mode_c71|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.52ns)   --->   "%mode_3 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %mode"   --->   Operation 6 'read' 'mode_3' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c71, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c71, i1 %mode_3"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.52ns)   --->   "%P_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %P"   --->   Operation 10 'read' 'P_3' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P_c59, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %P_c59, i32 %P_3"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.52ns)   --->   "%M_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %M"   --->   Operation 14 'read' 'M_3' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_c55, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %M_c55, i32 %M_3"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.52ns)   --->   "%N_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %N"   --->   Operation 18 'read' 'N_2' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N_c50, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %N_c50, i32 %N_2"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.52ns)   --->   "%C_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %C"   --->   Operation 22 'read' 'C_3' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_c47, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %C_c47, i32 %C_3"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.52ns)   --->   "%R_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %R"   --->   Operation 26 'read' 'R_3' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R_c45, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %R_c45, i32 %R_3"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_samepad, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv_a, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %mode_3, void %return, void %VITIS_LOOP_62_1" [tools.cpp:59]   --->   Operation 31 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%div_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_3, i32 4, i32 31"   --->   Operation 32 'partselect' 'div_cast' <Predicate = (mode_3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%div13_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_2, i32 4, i32 31"   --->   Operation 33 'partselect' 'div13_cast' <Predicate = (mode_3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_1002 = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty_1002' <Predicate = (mode_3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = shl i32 %P_3, i32 1"   --->   Operation 35 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%add = add i32 %R_3, i32 %empty"   --->   Operation 36 'add' 'add' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%add8 = add i32 %C_3, i32 %empty"   --->   Operation 37 'add' 'add8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cast = zext i32 %add8"   --->   Operation 38 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cast1 = zext i28 %div13_cast"   --->   Operation 39 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.73ns)   --->   "%bound = mul i60 %cast, i60 %cast1"   --->   Operation 40 'mul' 'bound' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %add"   --->   Operation 41 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cast3 = zext i60 %bound"   --->   Operation 42 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.47ns)   --->   "%bound4 = mul i92 %cast2, i92 %cast3"   --->   Operation 43 'mul' 'bound4' <Predicate = true> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.60>
ST_3 : Operation 44 [1/1] (0.79ns)   --->   "%add18 = add i32 %P_3, i32 %C_3"   --->   Operation 44 'add' 'add18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.79ns)   --->   "%add23 = add i32 %P_3, i32 %R_3"   --->   Operation 45 'add' 'add23' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%cast15 = zext i28 %div_cast"   --->   Operation 46 'zext' 'cast15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%cast16 = zext i92 %bound4"   --->   Operation 47 'zext' 'cast16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (4.60ns)   --->   "%bound17 = mul i120 %cast15, i120 %cast16"   --->   Operation 48 'mul' 'bound17' <Predicate = true> <Delay = 4.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4, i120 %bound17, i512 %conv3_samepad, i92 %bound4, i28 %div13_cast, i60 %bound, i32 %P_3, i32 %add23, i32 %add18, i512 %conv_a"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4, i120 %bound17, i512 %conv3_samepad, i92 %bound4, i28 %div13_cast, i60 %bound, i32 %P_3, i32 %add23, i32 %add18, i512 %conv_a"   --->   Operation 50 'call' 'call_ln0' <Predicate = (mode_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 51 'br' 'br_ln0' <Predicate = (mode_3)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [tools.cpp:87]   --->   Operation 52 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv3_samepad]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ P]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ R_c45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_c47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N_c50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ M_c55]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ P_c59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode_c71]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00000]
mode_3            (read         ) [ 01111]
specinterface_ln0 (specinterface) [ 00000]
write_ln0         (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
P_3               (read         ) [ 00111]
specinterface_ln0 (specinterface) [ 00000]
write_ln0         (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
M_3               (read         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
write_ln0         (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
N_2               (read         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
write_ln0         (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
C_3               (read         ) [ 00110]
specinterface_ln0 (specinterface) [ 00000]
write_ln0         (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
R_3               (read         ) [ 00110]
specinterface_ln0 (specinterface) [ 00000]
write_ln0         (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
br_ln59           (br           ) [ 00000]
div_cast          (partselect   ) [ 00110]
div13_cast        (partselect   ) [ 00111]
empty_1002        (wait         ) [ 00000]
empty             (shl          ) [ 00000]
add               (add          ) [ 00000]
add8              (add          ) [ 00000]
cast              (zext         ) [ 00000]
cast1             (zext         ) [ 00000]
bound             (mul          ) [ 00011]
cast2             (zext         ) [ 00000]
cast3             (zext         ) [ 00000]
bound4            (mul          ) [ 00011]
add18             (add          ) [ 00001]
add23             (add          ) [ 00001]
cast15            (zext         ) [ 00000]
cast16            (zext         ) [ 00000]
bound17           (mul          ) [ 00001]
call_ln0          (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
ret_ln87          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_samepad">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_samepad"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mode">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="R_c45">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_c45"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_c47">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_c47"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="N_c50">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_c50"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_c55">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_c55"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="P_c59">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_c59"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mode_c71">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_c71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="mode_3_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="P_3_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="M_3_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="N_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="C_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="R_3_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="120" slack="0"/>
<pin id="155" dir="0" index="2" bw="512" slack="0"/>
<pin id="156" dir="0" index="3" bw="92" slack="1"/>
<pin id="157" dir="0" index="4" bw="28" slack="2"/>
<pin id="158" dir="0" index="5" bw="60" slack="1"/>
<pin id="159" dir="0" index="6" bw="32" slack="2"/>
<pin id="160" dir="0" index="7" bw="32" slack="0"/>
<pin id="161" dir="0" index="8" bw="32" slack="0"/>
<pin id="162" dir="0" index="9" bw="512" slack="0"/>
<pin id="163" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bound17_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="28" slack="0"/>
<pin id="169" dir="0" index="1" bw="92" slack="0"/>
<pin id="170" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound17/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bound_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="28" slack="0"/>
<pin id="175" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bound4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="60" slack="0"/>
<pin id="179" dir="1" index="2" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="div_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="28" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="div13_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="28" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div13_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add8/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cast1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="28" slack="1"/>
<pin id="222" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="cast2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="cast3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="60" slack="0"/>
<pin id="231" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add18_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add18/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add23_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add23/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="cast15_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="28" slack="2"/>
<pin id="246" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast15/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="cast16_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="92" slack="1"/>
<pin id="250" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast16/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="mode_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="3"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="P_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="C_3_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="R_3_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="div_cast_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="28" slack="2"/>
<pin id="278" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="281" class="1005" name="div13_cast_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="28" slack="1"/>
<pin id="283" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="div13_cast "/>
</bind>
</comp>

<comp id="287" class="1005" name="bound_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="60" slack="1"/>
<pin id="289" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="292" class="1005" name="bound4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="92" slack="1"/>
<pin id="294" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="298" class="1005" name="add18_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add18 "/>
</bind>
</comp>

<comp id="303" class="1005" name="add23_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add23 "/>
</bind>
</comp>

<comp id="308" class="1005" name="bound17_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="120" slack="1"/>
<pin id="310" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="bound17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="171"><net_src comp="167" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="96" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="60" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="110" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="200" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="227"><net_src comp="205" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="232"><net_src comp="172" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="238"><net_src comp="234" pin="2"/><net_sink comp="152" pin=8"/></net>

<net id="243"><net_src comp="239" pin="2"/><net_sink comp="152" pin=7"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="255"><net_src comp="68" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="82" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="152" pin=6"/></net>

<net id="267"><net_src comp="124" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="273"><net_src comp="138" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="279"><net_src comp="180" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="284"><net_src comp="190" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="290"><net_src comp="172" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="295"><net_src comp="176" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="301"><net_src comp="234" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="306"><net_src comp="239" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="152" pin=7"/></net>

<net id="311"><net_src comp="167" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_samepad | {3 4 }
	Port: R_c45 | {1 }
	Port: C_c47 | {1 }
	Port: N_c50 | {1 }
	Port: M_c55 | {1 }
	Port: P_c59 | {1 }
	Port: mode_c71 | {1 }
 - Input state : 
	Port: Padding : conv_a | {3 4 }
	Port: Padding : R | {1 }
	Port: Padding : C | {1 }
	Port: Padding : N | {1 }
	Port: Padding : M | {1 }
	Port: Padding : P | {1 }
	Port: Padding : mode | {1 }
  - Chain level:
	State 1
	State 2
		cast : 1
		bound : 2
		cast2 : 1
		cast3 : 3
		bound4 : 4
	State 3
		bound17 : 1
		call_ln0 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 |    0    |   1274  |   1312  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                        bound17_fu_167                                       |    10   |    0    |   140   |
|    mul   |                                         bound_fu_172                                        |    4    |    0    |    20   |
|          |                                        bound4_fu_176                                        |    6    |    0    |    37   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                          add_fu_205                                         |    0    |    0    |    39   |
|    add   |                                         add8_fu_210                                         |    0    |    0    |    39   |
|          |                                         add18_fu_234                                        |    0    |    0    |    39   |
|          |                                         add23_fu_239                                        |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                      mode_3_read_fu_68                                      |    0    |    0    |    0    |
|          |                                        P_3_read_fu_82                                       |    0    |    0    |    0    |
|   read   |                                        M_3_read_fu_96                                       |    0    |    0    |    0    |
|          |                                       N_2_read_fu_110                                       |    0    |    0    |    0    |
|          |                                       C_3_read_fu_124                                       |    0    |    0    |    0    |
|          |                                       R_3_read_fu_138                                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    write_ln0_write_fu_74                                    |    0    |    0    |    0    |
|          |                                    write_ln0_write_fu_88                                    |    0    |    0    |    0    |
|   write  |                                    write_ln0_write_fu_102                                   |    0    |    0    |    0    |
|          |                                    write_ln0_write_fu_116                                   |    0    |    0    |    0    |
|          |                                    write_ln0_write_fu_130                                   |    0    |    0    |    0    |
|          |                                    write_ln0_write_fu_144                                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                       div_cast_fu_180                                       |    0    |    0    |    0    |
|          |                                      div13_cast_fu_190                                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|    shl   |                                         empty_fu_200                                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         cast_fu_215                                         |    0    |    0    |    0    |
|          |                                         cast1_fu_220                                        |    0    |    0    |    0    |
|   zext   |                                         cast2_fu_224                                        |    0    |    0    |    0    |
|          |                                         cast3_fu_229                                        |    0    |    0    |    0    |
|          |                                        cast15_fu_244                                        |    0    |    0    |    0    |
|          |                                        cast16_fu_248                                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                             |    20   |   1274  |   1665  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    C_3_reg_264   |   32   |
|    P_3_reg_256   |   32   |
|    R_3_reg_270   |   32   |
|   add18_reg_298  |   32   |
|   add23_reg_303  |   32   |
|  bound17_reg_308 |   120  |
|  bound4_reg_292  |   92   |
|   bound_reg_287  |   60   |
|div13_cast_reg_281|   28   |
| div_cast_reg_276 |   28   |
|  mode_3_reg_252  |    1   |
+------------------+--------+
|       Total      |   489  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 |  p1  |   2  |  120 |   240  ||    9    |
| grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 |  p7  |   2  |  32  |   64   ||    9    |
| grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 |  p8  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   368  ||  1.086  ||    27   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1274  |  1665  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   489  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    1   |  1763  |  1692  |
+-----------+--------+--------+--------+--------+
