Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: fifo_top_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo_top_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo_top_1"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : fifo_top_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\sync_basic_top_1.v" into library work
Parsing verilog file "para.h" included at line 19.
Parsing module <sync_basic_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\gray_to_bin_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <gray_to_bin_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\flag_log_status_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <flag_log_status_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\flag_log_ptr_diff_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <flag_log_ptr_diff_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\dpsram_basic_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <dpsram_basic_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\bin_to_gray_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <bin_to_gray_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\binary_up_counter.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <binary_up_counter>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\wr_ptr_sync_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <wr_ptr_sync_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\write_control_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <write_control_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\read_control_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <read_control_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\rd_ptr_sync_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <rd_ptr_sync_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\flag_logic_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <flag_logic_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\dpsram_top_1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <dpsram_top_1>.
Analyzing Verilog file "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\fifo_top_1.v" into library work
Parsing verilog file "para.h" included at line 22.
Parsing module <fifo_top_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fifo_top_1>.

Elaborating module <dpsram_top_1>.

Elaborating module <dpsram_basic_top_1>.

Elaborating module <read_control_top_1>.

Elaborating module <binary_up_counter>.

Elaborating module <write_control_top_1>.

Elaborating module <wr_ptr_sync_top_1>.

Elaborating module <bin_to_gray_top_1>.

Elaborating module <sync_basic_top_1>.

Elaborating module <gray_to_bin_top_1>.

Elaborating module <rd_ptr_sync_top_1>.

Elaborating module <flag_logic_top_1>.

Elaborating module <flag_log_ptr_diff_1>.

Elaborating module <flag_log_status_1>.
WARNING:HDLCompiler:552 - "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\fifo_top_1.v" Line 35: Input port wr_en_in is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fifo_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\fifo_top_1.v".
WARNING:Xst:2898 - Port 'wr_en_in', unconnected in block instance 'U1', is tied to GND.
WARNING:Xst:2898 - Port 'rd_en_in', unconnected in block instance 'U1', is tied to GND.
INFO:Xst:3210 - "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\fifo_top_1.v" line 37: Output port <rd_ptr> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\fifo_top_1.v" line 39: Output port <wr_ptr> of the instance <U3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_top_1> synthesized.

Synthesizing Unit <dpsram_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\dpsram_top_1.v".
INFO:Xst:3210 - "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\dpsram_top_1.v" line 38: Output port <data_out_port1> of the instance <memory> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <idle_pin_2<7>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<6>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<5>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<4>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<3>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<2>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<1>> created at line 36
    Found 1-bit tristate buffer for signal <idle_pin_2<0>> created at line 36
    Summary:
	inferred   8 Tristate(s).
Unit <dpsram_top_1> synthesized.

Synthesizing Unit <dpsram_basic_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\dpsram_basic_top_1.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 7x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <data_out_port1>.
    Found 3-bit comparator equal for signal <addr_in_port1[2]_addr_in_port2[2]_equal_13_o> created at line 64
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <dpsram_basic_top_1> synthesized.

Synthesizing Unit <read_control_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\read_control_top_1.v".
    Summary:
	no macro.
Unit <read_control_top_1> synthesized.

Synthesizing Unit <binary_up_counter>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\binary_up_counter.v".
    Found 4-bit register for signal <b_count_ptr>.
    Found 4-bit adder for signal <b_count_ptr[3]_GND_13_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <binary_up_counter> synthesized.

Synthesizing Unit <write_control_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\write_control_top_1.v".
    Summary:
	no macro.
Unit <write_control_top_1> synthesized.

Synthesizing Unit <wr_ptr_sync_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\wr_ptr_sync_top_1.v".
    Summary:
	no macro.
Unit <wr_ptr_sync_top_1> synthesized.

Synthesizing Unit <bin_to_gray_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\bin_to_gray_top_1.v".
    Summary:
Unit <bin_to_gray_top_1> synthesized.

Synthesizing Unit <sync_basic_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\sync_basic_top_1.v".
    Found 3-bit register for signal <data_out>.
    Found 3-bit register for signal <dff_1>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <sync_basic_top_1> synthesized.

Synthesizing Unit <gray_to_bin_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\gray_to_bin_top_1.v".
    Summary:
Unit <gray_to_bin_top_1> synthesized.

Synthesizing Unit <rd_ptr_sync_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\rd_ptr_sync_top_1.v".
    Summary:
	no macro.
Unit <rd_ptr_sync_top_1> synthesized.

Synthesizing Unit <flag_logic_top_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\flag_logic_top_1.v".
    Summary:
	no macro.
Unit <flag_logic_top_1> synthesized.

Synthesizing Unit <flag_log_ptr_diff_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\flag_log_ptr_diff_1.v".
    Found 3-bit subtractor for signal <b_wr_ptr[2]_b_rd_ptr[2]_sub_2_OUT> created at line 37.
    Found 3-bit subtractor for signal <n0015> created at line 39.
    Found 3-bit adder for signal <PWR_13_o_b_wr_ptr[2]_add_3_OUT> created at line 39.
    Found 3-bit comparator lessequal for signal <n0001> created at line 36
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <flag_log_ptr_diff_1> synthesized.

Synthesizing Unit <flag_log_status_1>.
    Related source file is "H:\FIFO - VLSI Project\RTL Design\FIFO_top_1\flag_log_status_1.v".
    Summary:
Unit <flag_log_status_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 7x8-bit dual-port RAM                                 : 1
# Adders/Subtractors                                   : 4
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
# Registers                                            : 7
 3-bit register                                        : 4
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator equal                                : 1
 3-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 3-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <binary_up_counter>.
The following registers are absorbed into counter <b_count_ptr>: 1 register on signal <b_count_ptr>.
Unit <binary_up_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 1
 3-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 3-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_out_port1_0> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_1> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_2> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_3> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_4> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_5> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_6> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_7> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fifo_top_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo_top_1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fifo_top_1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 34
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 2
#      LUT4                        : 5
#      LUT5                        : 4
#      LUT6                        : 13
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      FDC                         : 20
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  11440     0%  
 Number of Slice LUTs:                   33  out of   5720     0%  
    Number used as Logic:                33  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     40
   Number with an unused Flip Flop:      20  out of     40    50%  
   Number with an unused LUT:             7  out of     40    17%  
   Number of fully used LUT-FF pairs:    13  out of     40    32%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  17  out of    102    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wr_clk                             | BUFGP                  | 10    |
rd_clk                             | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.034ns (Maximum Frequency: 329.630MHz)
   Minimum input arrival time before clock: 3.931ns
   Maximum output required time after clock: 6.320ns
   Maximum combinational path delay: 5.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wr_clk'
  Clock period: 3.034ns (frequency: 329.630MHz)
  Total number of paths / destination ports: 58 / 7
-------------------------------------------------------------------------
Delay:               3.034ns (Levels of Logic = 2)
  Source:            U5/sync_2/data_out_0 (FF)
  Destination:       U3/i_1/b_count_ptr_0 (FF)
  Source Clock:      wr_clk rising
  Destination Clock: wr_clk rising

  Data Path: U5/sync_2/data_out_0 to U3/i_1/b_count_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  U5/sync_2/data_out_0 (U5/sync_2/data_out_0)
     LUT6:I2->O           13   0.203   1.180  U6/U1/Mmux_PWR_13_o_b_wr_ptr[2]_mux_4_OUT_rs_xor<1>11 (U6/U1/PWR_13_o_b_wr_ptr[2]_mux_4_OUT<1>)
     LUT6:I2->O            1   0.203   0.000  U3/i_1/b_count_ptr_0_rstpot (U3/i_1/b_count_ptr_0_rstpot)
     FDC:D                     0.102          U3/i_1/b_count_ptr_0
    ----------------------------------------
    Total                      3.034ns (0.955ns logic, 2.079ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rd_clk'
  Clock period: 3.008ns (frequency: 332.480MHz)
  Total number of paths / destination ports: 58 / 7
-------------------------------------------------------------------------
Delay:               3.008ns (Levels of Logic = 2)
  Source:            U4/sync_1/data_out_1 (FF)
  Destination:       U2/i_2/b_count_ptr_0 (FF)
  Source Clock:      rd_clk rising
  Destination Clock: rd_clk rising

  Data Path: U4/sync_1/data_out_1 to U2/i_2/b_count_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  U4/sync_1/data_out_1 (U4/sync_1/data_out_1)
     LUT6:I0->O           13   0.203   1.037  U6/U1/Mmux_PWR_13_o_b_wr_ptr[2]_mux_4_OUT_rs_xor<1>11 (U6/U1/PWR_13_o_b_wr_ptr[2]_mux_4_OUT<1>)
     LUT6:I4->O            1   0.203   0.000  U2/i_2/b_count_ptr_1_rstpot (U2/i_2/b_count_ptr_1_rstpot)
     FDC:D                     0.102          U2/i_2/b_count_ptr_1
    ----------------------------------------
    Total                      3.008ns (0.955ns logic, 2.053ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr_clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.931ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       U5/sync_2/data_out_2 (FF)
  Destination Clock: wr_clk rising

  Data Path: reset_n to U5/sync_2/data_out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   0.981  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             20   0.206   1.092  U4/sync_1/reset_n_inv1_INV_0 (U4/sync_1/reset_n_inv)
     FDC:CLR                   0.430          U5/sync_2/dff_1_0
    ----------------------------------------
    Total                      3.931ns (1.858ns logic, 2.073ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rd_clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.931ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       U4/sync_1/dff_1_0 (FF)
  Destination Clock: rd_clk rising

  Data Path: reset_n to U4/sync_1/dff_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   0.981  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             20   0.206   1.092  U4/sync_1/reset_n_inv1_INV_0 (U4/sync_1/reset_n_inv)
     FDC:CLR                   0.430          U4/sync_1/dff_1_0
    ----------------------------------------
    Total                      3.931ns (1.858ns logic, 2.073ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rd_clk'
  Total number of paths / destination ports: 50 / 6
-------------------------------------------------------------------------
Offset:              6.320ns (Levels of Logic = 3)
  Source:            U4/sync_1/data_out_2 (FF)
  Destination:       f_empty (PAD)
  Source Clock:      rd_clk rising

  Data Path: U4/sync_1/data_out_2 to f_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  U4/sync_1/data_out_2 (U4/sync_1/data_out_2)
     LUT6:I0->O           14   0.203   1.302  U6/U1/Mmux_PWR_13_o_b_wr_ptr[2]_mux_4_OUT_rs_xor<0>11 (U6/U1/PWR_13_o_b_wr_ptr[2]_mux_4_OUT<0>)
     LUT6:I1->O            1   0.203   0.579  U6/U2/f_empty1 (f_empty_OBUF)
     OBUF:I->O                 2.571          f_empty_OBUF (f_empty)
    ----------------------------------------
    Total                      6.320ns (3.424ns logic, 2.896ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr_clk'
  Total number of paths / destination ports: 50 / 6
-------------------------------------------------------------------------
Offset:              6.199ns (Levels of Logic = 3)
  Source:            U5/sync_2/data_out_1 (FF)
  Destination:       f_almost_full (PAD)
  Source Clock:      wr_clk rising

  Data Path: U5/sync_2/data_out_1 to f_almost_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  U5/sync_2/data_out_1 (U5/sync_2/data_out_1)
     LUT6:I0->O           13   0.203   1.180  U6/U1/Mmux_PWR_13_o_b_wr_ptr[2]_mux_4_OUT_rs_xor<2>11 (U6/U1/PWR_13_o_b_wr_ptr[2]_mux_4_OUT<2>)
     LUT4:I0->O            1   0.203   0.579  U6/U2/f_almost_full1 (f_almost_full_OBUF)
     OBUF:I->O                 2.571          f_almost_full_OBUF (f_almost_full)
    ----------------------------------------
    Total                      6.199ns (3.424ns logic, 2.775ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               5.921ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       f_empty (PAD)

  Data Path: reset_n to f_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.346  reset_n_IBUF (reset_n_IBUF)
     LUT6:I0->O            1   0.203   0.579  U6/U2/f_empty1 (f_empty_OBUF)
     OBUF:I->O                 2.571          f_empty_OBUF (f_empty)
    ----------------------------------------
    Total                      5.921ns (3.996ns logic, 1.925ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    3.008|         |         |         |
wr_clk         |    3.134|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    3.158|         |         |         |
wr_clk         |    3.034|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.75 secs
 
--> 

Total memory usage is 279180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    4 (   0 filtered)

