
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2435.18

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_data[106] (input port clocked by clk)
Endpoint: result[106] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.64    0.00    0.00 1000.00 ^ src_data[106] (in)
                                         src_data[106] (net)
                  0.11    0.03 1000.03 ^ input14/A (BUFx2_ASAP7_75t_R)
     5    2.64   11.08   13.19 1013.22 ^ input14/Y (BUFx2_ASAP7_75t_R)
                                         net14 (net)
                 11.09    0.12 1013.34 ^ _387_/A1 (AO22x1_ASAP7_75t_R)
     1    0.47    6.83   15.40 1028.74 ^ _387_/Y (AO22x1_ASAP7_75t_R)
                                         net142 (net)
                  6.83    0.02 1028.76 ^ output142/A (BUFx2_ASAP7_75t_R)
     1    0.14    3.94   11.31 1040.06 ^ output142/Y (BUFx2_ASAP7_75t_R)
                                         result[106] (net)
                  3.94    0.01 1040.07 ^ result[106] (out)
                               1040.07   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1040.07   data arrival time
-----------------------------------------------------------------------------
                               2040.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: invert (input port clocked by clk)
Endpoint: result[46] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.63    0.00    0.00 1000.00 v invert (in)
                                         invert (net)
                  0.40    0.13 1000.13 v input1/A (BUFx16f_ASAP7_75t_R)
   129   84.53   15.45   16.21 1016.34 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                263.88   83.90 1100.24 v _352_/B (NAND2x2_ASAP7_75t_R)
    52   33.40  194.91  129.96 1230.20 ^ _352_/Y (NAND2x2_ASAP7_75t_R)
                                         _010_ (net)
                203.52   22.14 1252.34 ^ load_slew1/A (BUFx16f_ASAP7_75t_R)
    77   49.07   25.29   38.96 1291.30 ^ load_slew1/Y (BUFx16f_ASAP7_75t_R)
                                         net283 (net)
                100.34   30.79 1322.08 ^ _609_/A2 (AO22x2_ASAP7_75t_R)
     1   28.10   88.15   41.37 1363.46 ^ _609_/Y (AO22x2_ASAP7_75t_R)
                                         net203 (net)
                285.02   88.44 1451.89 ^ wire268/A (BUFx16f_ASAP7_75t_R)
     1   21.24   14.70   39.60 1491.49 ^ wire268/Y (BUFx16f_ASAP7_75t_R)
                                         net268 (net)
                143.74   45.27 1536.76 ^ output203/A (BUFx2_ASAP7_75t_R)
     1    0.15    8.17   28.05 1564.81 ^ output203/Y (BUFx2_ASAP7_75t_R)
                                         result[46] (net)
                  8.17    0.01 1564.82 ^ result[46] (out)
                               1564.82   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1564.82   data arrival time
-----------------------------------------------------------------------------
                               2435.18   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: invert (input port clocked by clk)
Endpoint: result[46] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.63    0.00    0.00 1000.00 v invert (in)
                                         invert (net)
                  0.40    0.13 1000.13 v input1/A (BUFx16f_ASAP7_75t_R)
   129   84.53   15.45   16.21 1016.34 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                263.88   83.90 1100.24 v _352_/B (NAND2x2_ASAP7_75t_R)
    52   33.40  194.91  129.96 1230.20 ^ _352_/Y (NAND2x2_ASAP7_75t_R)
                                         _010_ (net)
                203.52   22.14 1252.34 ^ load_slew1/A (BUFx16f_ASAP7_75t_R)
    77   49.07   25.29   38.96 1291.30 ^ load_slew1/Y (BUFx16f_ASAP7_75t_R)
                                         net283 (net)
                100.34   30.79 1322.08 ^ _609_/A2 (AO22x2_ASAP7_75t_R)
     1   28.10   88.15   41.37 1363.46 ^ _609_/Y (AO22x2_ASAP7_75t_R)
                                         net203 (net)
                285.02   88.44 1451.89 ^ wire268/A (BUFx16f_ASAP7_75t_R)
     1   21.24   14.70   39.60 1491.49 ^ wire268/Y (BUFx16f_ASAP7_75t_R)
                                         net268 (net)
                143.74   45.27 1536.76 ^ output203/A (BUFx2_ASAP7_75t_R)
     1    0.15    8.17   28.05 1564.81 ^ output203/Y (BUFx2_ASAP7_75t_R)
                                         result[46] (net)
                  8.17    0.01 1564.82 ^ result[46] (out)
                               1564.82   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1564.82   data arrival time
-----------------------------------------------------------------------------
                               2435.18   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
34.976131439208984

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1093

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
42.13544845581055

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9144

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1564.8158

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2435.1841

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
155.621134

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.59e-05   1.73e-05   3.76e-08   3.33e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.59e-05   1.73e-05   3.76e-08   3.33e-05 100.0%
                          47.8%      52.1%       0.1%
