<div id="pfa9" class="pf w0 h0" data-page-no="a9"><div class="pc pca9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bga9.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">10.4.1<span class="_ _b"> </span>Core Modules</div><div class="t m0 x7a h9 yc4b ff1 fs2 fc0 sc0 ls0 ws0">Table 10-3.<span class="_ _1a"> </span>SWD Signal Descriptions</div><div class="t m0 x4b h10 y331 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 y332 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 y331 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x34 h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">SWD_DIO<span class="_ _119"> </span>SWD_DIO<span class="_ _b4"> </span>Serial wire debug data input/output. The SWD_DIO pin is used by</div><div class="t m0 x1e h7 y1dc ff2 fs4 fc0 sc0 ls0 ws0">an external debug tool for communication and device control. This</div><div class="t m0 x1e h7 y1dd ff2 fs4 fc0 sc0 ls0 ws0">pin is pulled up internally.</div><div class="t m0 x128 h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">Input /</div><div class="t m0 x128 h7 y1dc ff2 fs4 fc0 sc0 ls0">Output</div><div class="t m0 x34 h7 yeb6 ff2 fs4 fc0 sc0 ls0 ws0">SWD_CLK<span class="_ _64"> </span>SWD_CLK<span class="_ _3a"> </span>Serial Wire Clock. This pin is the clock for debug logic when in the</div><div class="t m0 x1e h7 yeb7 ff2 fs4 fc0 sc0 ls0 ws0">Serial Wire Debug mode. This pin is pulled down internally.</div><div class="t m0 x129 h7 yeb6 ff2 fs4 fc0 sc0 ls0">Input</div><div class="t m0 x9 he yeb8 ff1 fs1 fc0 sc0 ls0 ws0">10.4.2<span class="_ _b"> </span>System Modules</div><div class="t m0 xdc h9 yeb9 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-4.<span class="_ _1a"> </span>System Signal Descriptions</div><div class="t m0 x4b h10 yeba ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yebb ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yeba ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x2 h7 y243 ff2 fs4 fc0 sc0 ls0 ws0">NMI<span class="_ _123"> </span>—<span class="_ _9f"> </span>Non-maskable interrupt</div><div class="t m0 x1e h10 yebc ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">Driving the NMI signal low forces a non-maskable</span></div><div class="t m0 x12a h7 yebd ff2 fs4 fc0 sc0 ls0 ws0">interrupt, if the NMI function is selected on the</div><div class="t m0 x12a h7 y84c ff2 fs4 fc0 sc0 ls0 ws0">corresponding pin.</div><div class="t m0 x12b h7 y243 ff2 fs4 fc0 sc0 ls0">I</div><div class="t m0 x8b h7 y84d ff2 fs4 fc0 sc0 ls0 ws0">RESET<span class="_ _79"> </span>—<span class="_ _9f"> </span>Reset bi-directional signal<span class="_ _170"> </span>I/O</div><div class="t m0 x97 h7 y84e ff2 fs4 fc0 sc0 ls0 ws0">VDD<span class="_ _24"> </span>—<span class="_ _56"> </span>MCU power<span class="_ _d"> </span>I</div><div class="t m0 x2 h7 y84f ff2 fs4 fc0 sc0 ls0 ws0">VSS<span class="_ _171"> </span>—<span class="_ _9f"> </span>MCU ground<span class="_ _172"> </span>I</div><div class="t m0 x9 he yebe ff1 fs1 fc0 sc0 ls0 ws0">10.4.3<span class="_ _b"> </span>Clock Modules</div><div class="t m0 x4a h9 yebf ff1 fs2 fc0 sc0 ls0 ws0">Table 10-5.<span class="_ _1a"> </span>OSC Signal Descriptions</div><div class="t m0 x4b h10 yec0 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yec1 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yec0 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x1 h7 yec2 ff2 fs4 fc0 sc0 ls0 ws0">EXTAL0<span class="_ _ab"> </span>EXTAL<span class="_ _3f"> </span>External clock/Oscillator input<span class="_ _c2"> </span>I</div><div class="t m0 x8b h7 yec3 ff2 fs4 fc0 sc0 ls0 ws0">XTAL0<span class="_ _94"> </span>XTAL<span class="_ _47"> </span>Oscillator output<span class="_ _173"> </span>O</div><div class="t m0 x9 he yec4 ff1 fs1 fc0 sc0 ls0 ws0">10.4.4<span class="_ _b"> </span>Memories and Memory Interfaces</div><div class="t m0 xdd h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 10 Signal Multiplexing and Signal Descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>169</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
