--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_core.twx top_core.ncd -o top_core.twr top_core.pcf -ucf
top_cpu_ucf.ucf

Design file:              top_core.ncd
Physical constraint file: top_core.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.611|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<1>          |led_data<0>    |    9.224|
SW<1>          |led_data<1>    |    8.945|
SW<1>          |led_data<2>    |    9.200|
SW<1>          |led_data<3>    |    9.210|
SW<1>          |led_data<4>    |    8.215|
SW<1>          |led_data<5>    |    8.252|
SW<1>          |led_data<6>    |    8.480|
SW<1>          |led_data<7>    |    8.572|
SW<2>          |led_data<0>    |    9.534|
SW<2>          |led_data<1>    |    9.689|
SW<2>          |led_data<2>    |    9.643|
SW<2>          |led_data<3>    |    9.803|
SW<2>          |led_data<4>    |    8.702|
SW<2>          |led_data<5>    |    8.163|
SW<2>          |led_data<6>    |    8.670|
SW<2>          |led_data<7>    |    8.579|
---------------+---------------+---------+


Analysis completed Mon Jul 01 14:59:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



