{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717427846243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717427846243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 12:17:26 2024 " "Processing started: Mon Jun  3 12:17:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717427846243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427846243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427846243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717427848270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717427848270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/suma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/prog_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxpc " "Found entity 1: muxpc" {  } { { "muxpc.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/muxpc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.v 1 1 " "Found 1 design units, including 1 entities, in source file latchd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "latchD.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchc.v 1 1 " "Found 1 design units, including 1 entities, in source file latchc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_C " "Found entity 1: latch_C" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latcha.v 1 1 " "Found 1 design units, including 1 entities, in source file latcha.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_A " "Found entity 1: latch_A" {  } { { "latchA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.v 1 1 " "Found 1 design units, including 1 entities, in source file latch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latch2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/imm_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/HazardDetection.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "forwardingunit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/forwardingunit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file decode_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchunit.v 1 1 " "Found 1 design units, including 1 entities, in source file branchunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUsim " "Found entity 1: ALUsim" {  } { { "ALUsim.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/ALUsim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALU_control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockALU " "Found entity 1: BlockALU" {  } { { "BlockALU.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_v2_wrs.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_v2_wrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_v2_wrs " "Found entity 1: mux4_v2_wrs" {  } { { "mux4_v2_wrs.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4_v2_wrs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717427858794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717427858833 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "datamemory inst1877 " "Block or symbol \"datamemory\" of instance \"inst1877\" overlaps another block or symbol" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 56 2736 2920 200 "inst1877" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717427858844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_C latch_C:afsdhajs " "Elaborating entity \"latch_C\" for hierarchy \"latch_C:afsdhajs\"" {  } { { "TP2_E5.bdf" "afsdhajs" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -40 2184 2488 296 "afsdhajs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst30 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst30\"" {  } { { "TP2_E5.bdf" "inst30" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 48 1232 1480 448 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:inst23 " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:inst23\"" {  } { { "TP2_E5.bdf" "inst23" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -400 440 632 -288 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_A latch_A:inst2 " "Elaborating entity \"latch_A\" for hierarchy \"latch_A:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 96 272 624 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit BranchUnit:asjdjsajdjas " "Elaborating entity \"BranchUnit\" for hierarchy \"BranchUnit:asjdjsajdjas\"" {  } { { "TP2_E5.bdf" "asjdjsajdjas" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 1736 1984 24 "asjdjsajdjas" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BranchUnit.v(22) " "Verilog HDL assignment warning at BranchUnit.v(22): truncated value with size 32 to match size of target (8)" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717427858870 "|TP2_E5|BranchUnit:asjdjsajdjas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BranchUnit.v(29) " "Verilog HDL assignment warning at BranchUnit.v(29): truncated value with size 32 to match size of target (8)" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717427858870 "|TP2_E5|BranchUnit:asjdjsajdjas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockALU BlockALU:facebook " "Elaborating entity \"BlockALU\" for hierarchy \"BlockALU:facebook\"" {  } { { "TP2_E5.bdf" "facebook" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 136 1728 2016 360 "facebook" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu BlockALU:facebook\|alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"BlockALU:facebook\|alu:inst2\"" {  } { { "BlockALU.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 176 560 960 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController BlockALU:facebook\|ALUController:inst " "Elaborating entity \"ALUController\" for hierarchy \"BlockALU:facebook\|ALUController:inst\"" {  } { { "BlockALU.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 464 -288 -80 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 BlockALU:facebook\|mux4:MUXFA_ " "Elaborating entity \"mux4\" for hierarchy \"BlockALU:facebook\|mux4:MUXFA_\"" {  } { { "BlockALU.bdf" "MUXFA_" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 96 -288 -40 240 "MUXFA_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 BlockALU:facebook\|mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"BlockALU:facebook\|mux2:inst5\"" {  } { { "BlockALU.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 192 256 496 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:porfa " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:porfa\"" {  } { { "TP2_E5.bdf" "porfa" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 472 1728 1992 616 "porfa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD LatchD:twittter " "Elaborating entity \"LatchD\" for hierarchy \"LatchD:twittter\"" {  } { { "TP2_E5.bdf" "twittter" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -216 2728 3016 24 "twittter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:inst1877 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:inst1877\"" {  } { { "TP2_E5.bdf" "inst1877" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 56 2736 2920 200 "inst1877" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858888 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd dataMemory.v(22) " "Verilog HDL Always Construct warning at dataMemory.v(22): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] dataMemory.v(22) " "Inferred latch for \"rd\[0\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] dataMemory.v(22) " "Inferred latch for \"rd\[1\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] dataMemory.v(22) " "Inferred latch for \"rd\[2\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] dataMemory.v(22) " "Inferred latch for \"rd\[3\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] dataMemory.v(22) " "Inferred latch for \"rd\[4\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[5\] dataMemory.v(22) " "Inferred latch for \"rd\[5\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858889 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[6\] dataMemory.v(22) " "Inferred latch for \"rd\[6\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[7\] dataMemory.v(22) " "Inferred latch for \"rd\[7\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[8\] dataMemory.v(22) " "Inferred latch for \"rd\[8\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[9\] dataMemory.v(22) " "Inferred latch for \"rd\[9\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[10\] dataMemory.v(22) " "Inferred latch for \"rd\[10\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[11\] dataMemory.v(22) " "Inferred latch for \"rd\[11\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[12\] dataMemory.v(22) " "Inferred latch for \"rd\[12\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[13\] dataMemory.v(22) " "Inferred latch for \"rd\[13\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[14\] dataMemory.v(22) " "Inferred latch for \"rd\[14\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[15\] dataMemory.v(22) " "Inferred latch for \"rd\[15\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[16\] dataMemory.v(22) " "Inferred latch for \"rd\[16\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[17\] dataMemory.v(22) " "Inferred latch for \"rd\[17\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[18\] dataMemory.v(22) " "Inferred latch for \"rd\[18\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[19\] dataMemory.v(22) " "Inferred latch for \"rd\[19\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[20\] dataMemory.v(22) " "Inferred latch for \"rd\[20\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[21\] dataMemory.v(22) " "Inferred latch for \"rd\[21\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[22\] dataMemory.v(22) " "Inferred latch for \"rd\[22\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[23\] dataMemory.v(22) " "Inferred latch for \"rd\[23\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[24\] dataMemory.v(22) " "Inferred latch for \"rd\[24\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[25\] dataMemory.v(22) " "Inferred latch for \"rd\[25\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[26\] dataMemory.v(22) " "Inferred latch for \"rd\[26\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[27\] dataMemory.v(22) " "Inferred latch for \"rd\[27\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858890 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[28\] dataMemory.v(22) " "Inferred latch for \"rd\[28\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858891 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[29\] dataMemory.v(22) " "Inferred latch for \"rd\[29\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858891 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[30\] dataMemory.v(22) " "Inferred latch for \"rd\[30\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858891 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[31\] dataMemory.v(22) " "Inferred latch for \"rd\[31\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427858891 "|TP2_E5|datamemory:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_v2_wrs mux4_v2_wrs:inst13 " "Elaborating entity \"mux4_v2_wrs\" for hierarchy \"mux4_v2_wrs:inst13\"" {  } { { "TP2_E5.bdf" "inst13" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 3584 3832 24 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:instagramm " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:instagramm\"" {  } { { "TP2_E5.bdf" "instagramm" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 104 -264 24 264 "instagramm" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter fetch_unit:instagramm\|prog_counter:inst3 " "Elaborating entity \"prog_counter\" for hierarchy \"fetch_unit:instagramm\|prog_counter:inst3\"" {  } { { "fetch_unit.bdf" "inst3" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 112 416 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxpc fetch_unit:instagramm\|muxpc:inst5 " "Elaborating entity \"muxpc\" for hierarchy \"fetch_unit:instagramm\|muxpc:inst5\"" {  } { { "fetch_unit.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -184 88 336 -72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 fetch_unit:instagramm\|add4:inst1 " "Elaborating entity \"add4\" for hierarchy \"fetch_unit:instagramm\|add4:inst1\"" {  } { { "fetch_unit.bdf" "inst1" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -120 464 544 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add4.v(9) " "Verilog HDL assignment warning at add4.v(9): truncated value with size 32 to match size of target (8)" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717427858900 "|TP2_E5|fetch_unit:instaggram|add4:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem fetch_unit:instagramm\|instruction_mem:inst " "Elaborating entity \"instruction_mem\" for hierarchy \"fetch_unit:instagramm\|instruction_mem:inst\"" {  } { { "fetch_unit.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 552 816 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858901 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "53 0 63 instruction_mem.v(11) " "Verilog HDL warning at instruction_mem.v(11): number of words (53) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1717427858902 "|TP2_E5|fetch_unit:instruccion|instruction_mem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_mem.v(8) " "Net \"rom.data_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717427858902 "|TP2_E5|fetch_unit:instruccion|instruction_mem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_mem.v(8) " "Net \"rom.waddr_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717427858902 "|TP2_E5|fetch_unit:instruccion|instruction_mem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_mem.v(8) " "Net \"rom.we_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717427858902 "|TP2_E5|fetch_unit:instruccion|instruction_mem:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:sjjsjsjsjs " "Elaborating entity \"decode\" for hierarchy \"decode:sjjsjsjsjs\"" {  } { { "TP2_E5.bdf" "sjjsjsjsjs" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 112 824 1112 368 "sjjsjsjsjs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control decode:sjjsjsjsjs\|Control:inst5 " "Elaborating entity \"Control\" for hierarchy \"decode:sjjsjsjsjs\|Control:inst5\"" {  } { { "decode.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { -32 224 448 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen decode:sjjsjsjsjs\|imm_gen:inst4 " "Elaborating entity \"imm_gen\" for hierarchy \"decode:sjjsjsjsjs\|imm_gen:inst4\"" {  } { { "decode.bdf" "inst4" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 424 224 472 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:sjjsjsjsjs\|reg_file:inst " "Elaborating entity \"reg_file\" for hierarchy \"decode:sjjsjsjsjs\|reg_file:inst\"" {  } { { "decode.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 216 224 584 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427858907 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datamemory:inst1877\|mem " "RAM logic \"datamemory:inst1877\|mem\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.v" "mem" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717427860447 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717427860447 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/sebas/Documents/GitHub/TP2-E5/db/TP2_E5.ram0_instruction_mem_a32c2398.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/sebas/Documents/GitHub/TP2-E5/db/TP2_E5.ram0_instruction_mem_a32c2398.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717427860450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717427882400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717427923454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717427923454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40496 " "Implemented 40496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717427925398 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717427925398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40431 " "Implemented 40431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717427925398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717427925398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717427925446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  3 12:18:45 2024 " "Processing ended: Mon Jun  3 12:18:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717427925446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717427925446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717427925446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717427925446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717427926844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717427926845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 12:18:46 2024 " "Processing started: Mon Jun  3 12:18:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717427926845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717427926845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717427926845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717427926994 ""}
{ "Info" "0" "" "Project  = TP2_E5" {  } {  } 0 0 "Project  = TP2_E5" 0 0 "Fitter" 0 0 1717427926995 ""}
{ "Info" "0" "" "Revision = TP2_E5" {  } {  } 0 0 "Revision = TP2_E5" 0 0 "Fitter" 0 0 1717427926995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717427927327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717427927328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP2_E5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"TP2_E5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717427927530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717427927580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717427927580 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717427927939 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717427927957 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717427928348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717427928348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717427928348 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717427928348 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717427928432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717427928432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717427928432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717427928432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717427928432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717427928432 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717427928454 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "No exact pin location assignment(s) for 65 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717427930915 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1717427933563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TP2_E5.sdc " "Synopsys Design Constraints File file not found: 'TP2_E5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717427933609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717427933609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717427934172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717427934173 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717427934181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717427937194 ""}  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 160 -648 -480 176 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717427937194 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "latch_C:afsdhajs\|next_memread  " "Automatically promoted node latch_C:afsdhajs\|next_memread " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LatchD:twittter\|MemtoReg_out " "Destination node LatchD:twittter\|MemtoReg_out" {  } { { "latchD.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717427937194 ""}  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717427937194 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RST~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_aluresult\[16\] " "Destination node latch_C:afsdhajs\|next_aluresult\[16\]" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_aluresult\[30\] " "Destination node latch_C:afsdhajs\|next_aluresult\[30\]" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_aluresult\[31\] " "Destination node latch_C:afsdhajs\|next_aluresult\[31\]" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~0 " "Destination node latch_C:afsdhajs\|next_pc~0" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~1 " "Destination node latch_C:afsdhajs\|next_pc~1" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~2 " "Destination node latch_C:afsdhajs\|next_pc~2" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~3 " "Destination node latch_C:afsdhajs\|next_pc~3" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~4 " "Destination node latch_C:afsdhajs\|next_pc~4" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~5 " "Destination node latch_C:afsdhajs\|next_pc~5" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_C:afsdhajs\|next_pc~6 " "Destination node latch_C:afsdhajs\|next_pc~6" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 17307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717427937194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1717427937194 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717427937194 ""}  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 176 -664 -496 192 "RST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sebas/Documents/GitHub/TP2-E5/" { { 0 { 0 ""} 0 41273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717427937194 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717427939998 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717427940052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717427940054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717427940121 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717427940223 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717427940319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717427940319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717427940367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717427942088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717427942138 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717427942138 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "63 unused 2.5V 0 63 0 " "Number of I/O pins in group: 63 (unused VREF, 2.5V VCCIO, 0 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717427942174 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717427942174 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717427942174 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717427942175 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717427942175 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717427942175 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717427943806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717427943854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717427946931 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "23926 22320 combinational node " "Design contains 23926 blocks of type combinational node.  However, the device contains only 22320 blocks." {  } { { "c:/intelfpga_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/sebas/Documents/GitHub/TP2-E5/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1717427949240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717427949242 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717427949243 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1717427963578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebas/Documents/GitHub/TP2-E5/output_files/TP2_E5.fit.smsg " "Generated suppressed messages file C:/Users/sebas/Documents/GitHub/TP2-E5/output_files/TP2_E5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717427964928 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5331 " "Peak virtual memory: 5331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717427965284 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  3 12:19:25 2024 " "Processing ended: Mon Jun  3 12:19:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717427965284 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717427965284 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717427965284 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717427965284 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717427966000 ""}
