# TinyTapeout Project Configuration for Yantra769
# Submit to: https://tinytapeout.com for real silicon fabrication (~$500)

project:
  title: "Yantra769 - Vedic Mathematics ALU"
  author: "Yantra769 Project"
  description: "Ancient Vedic Mathematics (Urdhva Tiryagbhyam) implemented in silicon"
  
  # Source files
  source_files:
    - rtl/tt_um_yantra769.v
  
  # Top module
  top_module: "tt_um_yantra769"
  
  # TinyTapeout tile configuration
  tiles: "1x1"

# Documentation
documentation:
  how_it_works: |
    This chip implements a Vedic Mathematics ALU using the Urdhva Tiryagbhyam 
    (Vertically and Crosswise) algorithm from ancient Indian Vedic texts.
    
    The multiplier achieves 20-45% improvement in speed and power compared 
    to conventional shift-and-add multipliers through parallel partial 
    product generation.
    
  how_to_test: |
    1. Load operand A: Set ui_in[1:0] = 01, provide A on uio_in
    2. Load operand B: Set ui_in[1:0] = 10, provide B on uio_in  
    3. Execute: Set ui_in[1:0] = 11, opcode on ui_in[7:4]
    4. Read result: uo_out shows lower 8 bits, set ui_in[2]=1 for upper 8
    
    Opcodes:
    - 0000: ADD
    - 0001: SUB
    - 0010: VEDIC MULTIPLY (Urdhva Tiryagbhyam)
    - 0011: AND
    - 0100: OR
    - 0101: XOR

  inputs:
    - "Control bit 0 (load select)"
    - "Control bit 1 (load select)"
    - "Result bank select"
    - "Reserved"
    - "Opcode bit 0"
    - "Opcode bit 1"
    - "Opcode bit 2"
    - "Opcode bit 3"
    
  outputs:
    - "Result bit 0"
    - "Result bit 1"
    - "Result bit 2"
    - "Result bit 3"
    - "Result bit 4"
    - "Result bit 5"
    - "Result bit 6"
    - "Result bit 7"
    
  bidirectional:
    - "Data in/Opcode out 0"
    - "Data in/Opcode out 1"
    - "Data in/Opcode out 2"
    - "Data in/Opcode out 3"
    - "Status 0"
    - "Status 1"
    - "Status 2"
    - "Status 3"

# Clock frequency
clock_hz: 50000000  # 50 MHz

# Tags for discoverability
tags:
  - "vedic"
  - "multiplier"
  - "alu"
  - "math"
  - "ancient"
  - "india"
