{"Source Block": ["oh/spi/hdl/spi_master.v@41:51@HdlIdDef", "   /*AUTOOUTPUT*/\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n"], "Clone Blocks": [["oh/spi/hdl/spi_master.v@44:54", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n"], ["oh/spi/hdl/spi_master.v@43:53", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n"], ["oh/spi/hdl/spi_master.v@42:52", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n"], ["oh/spi/hdl/spi_master.v@40:50", "   /*AUTOINPUT*/\n   /*AUTOOUTPUT*/\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n"]], "Diff Content": {"Delete": [[46, "   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n"]], "Add": []}}