

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 20 02:06:47 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cordic
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         4|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    323|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      27|      8|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     195|    385|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------------------+-----------------------------------------------+--------------+
    |                     Instance                     |                     Module                    |  Expression  |
    +--------------------------------------------------+-----------------------------------------------+--------------+
    |cordiccart2pol_mac_muladd_16ns_14ns_29ns_31_1_U2  |cordiccart2pol_mac_muladd_16ns_14ns_29ns_31_1  | i0 + i1 * i2 |
    |cordiccart2pol_mul_mul_16s_14ns_29_1_U3           |cordiccart2pol_mul_mul_16s_14ns_29_1           |    i0 * i1   |
    |cordiccart2pol_mul_mul_16s_14ns_30_1_U0           |cordiccart2pol_mul_mul_16s_14ns_30_1           |    i0 * i1   |
    |cordiccart2pol_mul_mul_16s_14ns_30_1_U1           |cordiccart2pol_mul_mul_16s_14ns_30_1           |    i0 * i1   |
    +--------------------------------------------------+-----------------------------------------------+--------------+

    * Memory: 
    +-------------+--------------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+----+----+------+-----+------+-------------+
    |Kvalues_V_U  |cordiccart2pol_Kvalues_V  |        0|  14|   4|    16|   14|     1|          224|
    |angles_V_U   |cordiccart2pol_angles_V   |        0|  13|   4|    16|   13|     1|          208|
    +-------------+--------------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                          |        0|  27|   8|    32|   27|     2|          432|
    +-------------+--------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_245_p2           |     +    |      0|  0|   5|           5|           1|
    |p_Val2_15_fu_362_p2     |     +    |      0|  0|  33|          33|          33|
    |p_Val2_s_8_fu_281_p2    |     +    |      0|  0|  16|          16|          16|
    |p_Val2_10_fu_347_p2     |     -    |      0|  0|  33|          33|          33|
    |p_Val2_14_fu_356_p2     |     -    |      0|  0|  31|          31|          31|
    |p_Val2_16_fu_287_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_1_fu_175_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_3_fu_181_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_2_fu_195_p3      |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_187_p3      |  Select  |      0|  0|  16|           1|          16|
    |storemerge1_fu_203_p3   |  Select  |      0|  0|  15|           1|          14|
    |storemerge2_fu_211_p3   |  Select  |      0|  0|  15|           1|          15|
    |storemerge_fu_293_p3    |  Select  |      0|  0|  16|           1|          16|
    |tmp_12_fu_414_p3        |  Select  |      0|  0|  16|           1|          16|
    |tmp_7_fu_387_p3         |  Select  |      0|  0|  16|           1|          16|
    |x_V_buf_2_ph_fu_223_p3  |  Select  |      0|  0|  16|           1|          16|
    |y_V_buf_2_ph_fu_231_p3  |  Select  |      0|  0|  16|           1|          16|
    |exitcond_fu_239_p2      |   icmp   |      0|  0|   3|           5|           6|
    |tmp_1_fu_169_p2         |   icmp   |      0|  0|   6|          16|           1|
    |tmp_s_fu_271_p2         |   icmp   |      0|  0|   6|          16|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 323|         182|         311|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |   1|          6|    1|          6|
    |p_Val2_5_reg_130     |  16|          2|   16|         32|
    |p_Val2_8_reg_140     |  16|          2|   16|         32|
    |p_s_reg_150          |   5|          2|    5|         10|
    |storemerge3_reg_120  |  16|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  54|         14|   54|        112|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Kvalues_V_load_reg_487  |  14|   0|   14|          0|
    |OP2_V_cast_reg_497      |  14|   0|   30|         16|
    |ap_CS_fsm               |   5|   0|    5|          0|
    |i_V_reg_466             |   5|   0|    5|          0|
    |p_Val2_13_reg_507       |  30|   0|   30|          0|
    |p_Val2_5_reg_130        |  16|   0|   16|          0|
    |p_Val2_8_reg_140        |  16|   0|   16|          0|
    |p_Val2_9_reg_502        |  30|   0|   30|          0|
    |p_s_reg_150             |   5|   0|    5|          0|
    |storemerge3_reg_120     |  16|   0|   16|          0|
    |storemerge_reg_492      |  16|   0|   16|          0|
    |tmp_s_reg_481           |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 168|   0|  184|         16|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done           | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle           | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready          | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V               |  in |   16|   ap_none  |       x_V      |    scalar    |
|y_V               |  in |   16|   ap_none  |       y_V      |    scalar    |
|r_V               | out |   16|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld        | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V_i         |  in |   16|   ap_ovld  |     theta_V    |    pointer   |
|theta_V_o         | out |   16|   ap_ovld  |     theta_V    |    pointer   |
|theta_V_o_ap_vld  | out |    1|   ap_ovld  |     theta_V    |    pointer   |
+------------------+-----+-----+------------+----------------+--------------+

