
Clock Cycle 1:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 100 0 on Line 1

Clock Cycle 2:
 Current CPU Blocking 
(sw, 100, 0, 0, 0, 1, )
Started sw 100 0 on Line 1
Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1100 $s2 on Line 2

Clock Cycle 3:
 Current CPU Blocking 
(sw, 100, 0, 1, 12, 1, )(lw, 1100, $s2, 0, 0, 2, )
Completed 2/12
DRAM Request(Write) Issued for sw 2100 0 on Line 3

Clock Cycle 4:
 Current CPU Blocking 
(sw, 100, 0, 2, 12, 1, )(lw, 1100, $s2, 0, 0, 2, )(sw, 2100, 0, 0, 0, 3, )
Completed 3/12
DRAM Request(Read) Issued for lw 2108 $s3 on Line 4

Clock Cycle 5:
 Current CPU Blocking 
(sw, 100, 0, 3, 12, 1, )(lw, 1100, $s2, 0, 0, 2, )(sw, 2100, 0, 0, 0, 3, )(lw, 2108, $s3, 0, 0, 4, )
Completed 4/12

Clock Cycle 6:
 Current CPU Blocking $s3
(sw, 100, 0, 4, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 5/12

Clock Cycle 7:
 Current CPU Blocking $s3
(sw, 100, 0, 5, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 6/12

Clock Cycle 8:
 Current CPU Blocking $s3
(sw, 100, 0, 6, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 7/12

Clock Cycle 9:
 Current CPU Blocking $s3
(sw, 100, 0, 7, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 8/12

Clock Cycle 10:
 Current CPU Blocking $s3
(sw, 100, 0, 8, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 9/12

Clock Cycle 11:
 Current CPU Blocking $s3
(sw, 100, 0, 9, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 10/12

Clock Cycle 12:
 Current CPU Blocking $s3
(sw, 100, 0, 10, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 11/12

Clock Cycle 13:
 Current CPU Blocking $s3
(sw, 100, 0, 11, 12, 1, )(sw, 2100, 0, 0, 0, 3, )(lw, 1100, $s2, 0, 0, 2, )(lw, 2108, $s3, 0, 0, 4, )
Completed 12/12
Finished Instruction sw 100 0 on Line 1

Clock Cycle 14:
 Current CPU Blocking $s3
(sw, 2100, 0, 0, 0, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Started sw 2100 0 on Line 3
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15:
 Current CPU Blocking $s3
(sw, 2100, 0, 1, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 2/22

Clock Cycle 16:
 Current CPU Blocking $s3
(sw, 2100, 0, 2, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 3/22

Clock Cycle 17:
 Current CPU Blocking $s3
(sw, 2100, 0, 3, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 4/22

Clock Cycle 18:
 Current CPU Blocking $s3
(sw, 2100, 0, 4, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 5/22

Clock Cycle 19:
 Current CPU Blocking $s3
(sw, 2100, 0, 5, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 6/22

Clock Cycle 20:
 Current CPU Blocking $s3
(sw, 2100, 0, 6, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 7/22

Clock Cycle 21:
 Current CPU Blocking $s3
(sw, 2100, 0, 7, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 8/22

Clock Cycle 22:
 Current CPU Blocking $s3
(sw, 2100, 0, 8, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 9/22

Clock Cycle 23:
 Current CPU Blocking $s3
(sw, 2100, 0, 9, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 10/22

Clock Cycle 24:
 Current CPU Blocking $s3
(sw, 2100, 0, 10, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 11/22

Clock Cycle 25:
 Current CPU Blocking $s3
(sw, 2100, 0, 11, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 12/22

Clock Cycle 26:
 Current CPU Blocking $s3
(sw, 2100, 0, 12, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 13/22

Clock Cycle 27:
 Current CPU Blocking $s3
(sw, 2100, 0, 13, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 14/22

Clock Cycle 28:
 Current CPU Blocking $s3
(sw, 2100, 0, 14, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 15/22

Clock Cycle 29:
 Current CPU Blocking $s3
(sw, 2100, 0, 15, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 16/22

Clock Cycle 30:
 Current CPU Blocking $s3
(sw, 2100, 0, 16, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 17/22

Clock Cycle 31:
 Current CPU Blocking $s3
(sw, 2100, 0, 17, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 18/22

Clock Cycle 32:
 Current CPU Blocking $s3
(sw, 2100, 0, 18, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 19/22

Clock Cycle 33:
 Current CPU Blocking $s3
(sw, 2100, 0, 19, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 20/22

Clock Cycle 34:
 Current CPU Blocking $s3
(sw, 2100, 0, 20, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 21/22

Clock Cycle 35:
 Current CPU Blocking $s3
(sw, 2100, 0, 21, 22, 3, )(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 22/22
Finished Instruction sw 2100 0 on Line 3

Clock Cycle 36:
 Current CPU Blocking $s3
(lw, 2108, $s3, 0, 0, 4, )(lw, 1100, $s2, 0, 0, 2, )
Started lw 2108 $s3 on Line 4
Completed 1/2

Clock Cycle 37:
 Current CPU Blocking $s3
(lw, 2108, $s3, 1, 2, 4, )(lw, 1100, $s2, 0, 0, 2, )
Completed 2/2
$s3 = 0
Finished Instruction lw 2108 $s3 on Line 4

Clock Cycle 38:
 Current CPU Blocking $s3
(lw, 1100, $s2, 0, 0, 2, )
Started lw 1100 $s2 on Line 2
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2100 0 on Line 5

Clock Cycle 39:
 Current CPU Blocking 
(lw, 1100, $s2, 1, 22, 2, )(sw, 2100, 0, 0, 0, 5, )
Completed 2/22
DRAM Request(Write) Issued for sw 2100 0 on Line 6

Clock Cycle 40:
 Current CPU Blocking 
(lw, 1100, $s2, 2, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )
Completed 3/22
DRAM Request(Write) Issued for sw 2100 0 on Line 7

Clock Cycle 41:
 Current CPU Blocking 
(lw, 1100, $s2, 3, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )
Completed 4/22
DRAM Request(Write) Issued for sw 2100 0 on Line 8

Clock Cycle 42:
 Current CPU Blocking 
(lw, 1100, $s2, 4, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )
Completed 5/22
DRAM Request(Write) Issued for sw 2100 0 on Line 9

Clock Cycle 43:
 Current CPU Blocking 
(lw, 1100, $s2, 5, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )
Completed 6/22
DRAM Request(Write) Issued for sw 2100 0 on Line 10

Clock Cycle 44:
 Current CPU Blocking 
(lw, 1100, $s2, 6, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 7/22
addi $s3,$s3,1
$s3 = 1

Clock Cycle 45:
 Current CPU Blocking 
(lw, 1100, $s2, 7, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 8/22

Clock Cycle 46:
 Current CPU Blocking $s2
(lw, 1100, $s2, 8, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 9/22

Clock Cycle 47:
 Current CPU Blocking $s2
(lw, 1100, $s2, 9, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 10/22

Clock Cycle 48:
 Current CPU Blocking $s2
(lw, 1100, $s2, 10, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 11/22

Clock Cycle 49:
 Current CPU Blocking $s2
(lw, 1100, $s2, 11, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 12/22

Clock Cycle 50:
 Current CPU Blocking $s2
(lw, 1100, $s2, 12, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 13/22

Clock Cycle 51:
 Current CPU Blocking $s2
(lw, 1100, $s2, 13, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 14/22

Clock Cycle 52:
 Current CPU Blocking $s2
(lw, 1100, $s2, 14, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 15/22

Clock Cycle 53:
 Current CPU Blocking $s2
(lw, 1100, $s2, 15, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 16/22

Clock Cycle 54:
 Current CPU Blocking $s2
(lw, 1100, $s2, 16, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 17/22

Clock Cycle 55:
 Current CPU Blocking $s2
(lw, 1100, $s2, 17, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 18/22

Clock Cycle 56:
 Current CPU Blocking $s2
(lw, 1100, $s2, 18, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 19/22

Clock Cycle 57:
 Current CPU Blocking $s2
(lw, 1100, $s2, 19, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 20/22

Clock Cycle 58:
 Current CPU Blocking $s2
(lw, 1100, $s2, 20, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 21/22

Clock Cycle 59:
 Current CPU Blocking $s2
(lw, 1100, $s2, 21, 22, 2, )(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 22/22
$s2 = 0
Finished Instruction lw 1100 $s2 on Line 2

Clock Cycle 60:
 Current CPU Blocking $s2
(sw, 2100, 0, 0, 0, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Started sw 2100 0 on Line 5
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi $s2,$s2,1
$s2 = 1

Clock Cycle 61:
 Current CPU Blocking 
(sw, 2100, 0, 1, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 2/12
addi $s2,$s2,1
$s2 = 2

Clock Cycle 62:
 Current CPU Blocking 
(sw, 2100, 0, 2, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 3/12
addi $s2,$s2,1
$s2 = 3

Clock Cycle 63:
 Current CPU Blocking 
(sw, 2100, 0, 3, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 4/12
addi $s2,$s2,1
$s2 = 4

Clock Cycle 64:
 Current CPU Blocking 
(sw, 2100, 0, 4, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 5/12
addi $s2,$s2,1
$s2 = 5

Clock Cycle 65:
 Current CPU Blocking 
(sw, 2100, 0, 5, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 6/12
addi $s2,$s2,1
$s2 = 6

Clock Cycle 66:
 Current CPU Blocking 
(sw, 2100, 0, 6, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 7/12
addi $s2,$s2,1
$s2 = 7

Clock Cycle 67:
 Current CPU Blocking 
(sw, 2100, 0, 7, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 8/12
addi $s2,$s2,1
$s2 = 8

Clock Cycle 68:
 Current CPU Blocking 
(sw, 2100, 0, 8, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 9/12
addi $s2,$s2,1
$s2 = 9

Clock Cycle 69:
 Current CPU Blocking 
(sw, 2100, 0, 9, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 10/12
addi $s2,$s2,1
$s2 = 10

Clock Cycle 70:
 Current CPU Blocking 
(sw, 2100, 0, 10, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 11/12
addi $s2,$s2,1
$s2 = 11

Clock Cycle 71:
 Current CPU Blocking 
(sw, 2100, 0, 11, 12, 5, )(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 12/12
Finished Instruction sw 2100 0 on Line 5

Clock Cycle 72:
 Current CPU Blocking 
(sw, 2100, 0, 0, 0, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Started sw 2100 0 on Line 6
Completed 1/2

Clock Cycle 73:
 Current CPU Blocking 
(sw, 2100, 0, 1, 2, 6, )(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 6

Clock Cycle 74:
 Current CPU Blocking 
(sw, 2100, 0, 0, 0, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Started sw 2100 0 on Line 7
Completed 1/2

Clock Cycle 75:
 Current CPU Blocking 
(sw, 2100, 0, 1, 2, 7, )(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 7

Clock Cycle 76:
 Current CPU Blocking 
(sw, 2100, 0, 0, 0, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Started sw 2100 0 on Line 8
Completed 1/2

Clock Cycle 77:
 Current CPU Blocking 
(sw, 2100, 0, 1, 2, 8, )(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 8

Clock Cycle 78:
 Current CPU Blocking 
(sw, 2100, 0, 0, 0, 9, )(sw, 2100, 0, 0, 0, 10, )
Started sw 2100 0 on Line 9
Completed 1/2

Clock Cycle 79:
 Current CPU Blocking 
(sw, 2100, 0, 1, 2, 9, )(sw, 2100, 0, 0, 0, 10, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 9

Clock Cycle 80:
 Current CPU Blocking 
(sw, 2100, 0, 0, 0, 10, )
Started sw 2100 0 on Line 10
Completed 1/2

Clock Cycle 81:
 Current CPU Blocking 
(sw, 2100, 0, 1, 2, 10, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 10
Total Number of cycles taken = 81
Total Number of Row Buffer Updates = 12

DRAM memory structure :

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 11
s3 = 1
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 0
t2 = 0
t3 = 0
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
