couldn't open "transcript": permission denied
# Reading pref.tcl
cd {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim}
# reading modelsim.ini
do FIR_Filter_tb.tcl
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity FIR_Filter
# FIR_Filter
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:21 on Nov 27,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:14:22 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:22 on Nov 27,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:14:22 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:23 on Nov 27,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 14:14:24 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:25 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 14:14:25 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:25 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 14:14:25 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# if {[string match $flow "rtl"]} {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
# } else {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#     if {[string match $language_ext "vho"]} {
# 	    if {[file exists ${sim_entity}_vhd.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#     }
#     if {[string match $language_ext "vo"]} {
# 	    if {[file exists ${sim_entity}_v.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#     }
# }
# -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:25 on Nov 27,2023
# vlog -reportprogress 300 ../BP_Filt.BAK.v ../BP_Filt.v ../FIR_Filter.v 
# -- Compiling module BP_Filt
# ** Warning: ../BP_Filt.v(8): (vlog-2275) Existing module 'BP_Filt' will be overwritten.
# -- Compiling module BP_Filt
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:14:25 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:25 on Nov 27,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# End time: 14:14:25 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:25 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:14:26 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:26 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:14:27 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:27 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 14:14:27 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:27 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 14:14:27 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:27 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 14:14:27 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim work.${sim_entity}_tb 
# vsim work.FIR_Filter_tb 
# Start time: 14:14:28 on Nov 27,2023
# Loading work.FIR_Filter_tb
# Loading work.FIR_Filter
# Loading work.BP_Filt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading lpm.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'ast_sink_data'. The port definition is at: ../BP_Filt.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (159) does not match connection size (111) for port 'ast_source_data'. The port definition is at: ../BP_Filt.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ast_source_error'. The port definition is at: ../BP_Filt.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v Line: 14
# ** Fatal: (vsim-3363) The array length (16) of VHDL port 'ast_sink_data' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt/bp_filt_inst File: ../BP_Filt.v Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FIR_Filter_tb.tcl PAUSED at line 164
do FIR_Filter_tb.tcl
# quit -sim
# End time: 14:15:52 on Nov 27,2023, Elapsed time: 0:01:24
# Errors: 1, Warnings: 3
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity FIR_Filter
# FIR_Filter
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:54 on Nov 27,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:15:54 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:55 on Nov 27,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:15:55 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:55 on Nov 27,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 14:15:56 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:57 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 14:15:57 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# if {[string match $flow "rtl"]} {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
# } else {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#     if {[string match $language_ext "vho"]} {
# 	    if {[file exists ${sim_entity}_vhd.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#     }
#     if {[string match $language_ext "vo"]} {
# 	    if {[file exists ${sim_entity}_v.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#     }
# }
# -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vlog -reportprogress 300 ../BP_Filt.BAK.v ../BP_Filt.v ../FIR_Filter.v 
# -- Compiling module BP_Filt
# ** Warning: ../BP_Filt.v(8): (vlog-2275) Existing module 'BP_Filt' will be overwritten.
# -- Compiling module BP_Filt
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:15:58 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:58 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:59 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:59 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:59 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:59 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:59 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:59 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 14:15:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim work.${sim_entity}_tb 
# vsim work.FIR_Filter_tb 
# Start time: 14:15:59 on Nov 27,2023
# Loading work.FIR_Filter_tb
# Loading work.FIR_Filter
# Loading work.BP_Filt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading lpm.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (159) does not match connection size (111) for port 'data_out'. The port definition is at: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1 File: FIR_Filter_tb.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'ast_sink_data'. The port definition is at: ../BP_Filt.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ast_source_error'. The port definition is at: ../BP_Filt.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject/FIR_Filter.v Line: 14
# ** Fatal: (vsim-3363) The array length (16) of VHDL port 'ast_sink_data' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt/bp_filt_inst File: ../BP_Filt.v Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FIR_Filter_tb.tcl PAUSED at line 164
cd {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim}
# reading modelsim.ini
do FIR_Filter_tb.tcl
# quit -sim
# End time: 14:18:26 on Nov 27,2023, Elapsed time: 0:02:27
# Errors: 1, Warnings: 3
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity FIR_Filter
# FIR_Filter
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:28 on Nov 27,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:18:28 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:29 on Nov 27,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:18:29 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:30 on Nov 27,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 14:18:31 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:32 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 14:18:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:32 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 14:18:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# if {[string match $flow "rtl"]} {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
# } else {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#     if {[string match $language_ext "vho"]} {
# 	    if {[file exists ${sim_entity}_vhd.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#     }
#     if {[string match $language_ext "vo"]} {
# 	    if {[file exists ${sim_entity}_v.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#     }
# }
# -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:32 on Nov 27,2023
# vlog -reportprogress 300 ../BP_Filt.BAK.v ../BP_Filt.v ../FIR_Filter.v 
# -- Compiling module BP_Filt
# ** Warning: ../BP_Filt.v(8): (vlog-2275) Existing module 'BP_Filt' will be overwritten.
# -- Compiling module BP_Filt
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:18:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:32 on Nov 27,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# End time: 14:18:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:32 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:18:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:33 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 14:18:33 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:34 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 14:18:34 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:34 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 14:18:34 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim work.${sim_entity}_tb 
# vsim work.FIR_Filter_tb 
# Start time: 14:18:34 on Nov 27,2023
# Loading work.FIR_Filter_tb
# Loading work.FIR_Filter
# Loading work.BP_Filt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading lpm.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'data_in'. The port definition is at: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1 File: FIR_Filter_tb.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (159) does not match connection size (111) for port 'ast_source_data'. The port definition is at: ../BP_Filt.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ast_source_error'. The port definition is at: ../BP_Filt.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v Line: 14
# ** Fatal: (vsim-3363) The array length (16) of VHDL port 'ast_sink_data' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt/bp_filt_inst File: ../BP_Filt.v Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FIR_Filter_tb.tcl PAUSED at line 164
do FIR_Filter_tb.tcl
# quit -sim
# End time: 14:19:25 on Nov 27,2023, Elapsed time: 0:00:51
# Errors: 1, Warnings: 3
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity FIR_Filter
# FIR_Filter
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:27 on Nov 27,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:19:27 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:27 on Nov 27,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:19:28 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:28 on Nov 27,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 14:19:29 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:30 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 14:19:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:30 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 14:19:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# if {[string match $flow "rtl"]} {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
# } else {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#     if {[string match $language_ext "vho"]} {
# 	    if {[file exists ${sim_entity}_vhd.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#     }
#     if {[string match $language_ext "vo"]} {
# 	    if {[file exists ${sim_entity}_v.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#     }
# }
# -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:30 on Nov 27,2023
# vlog -reportprogress 300 ../BP_Filt.BAK.v ../BP_Filt.v ../FIR_Filter.v 
# -- Compiling module BP_Filt
# ** Warning: ../BP_Filt.v(8): (vlog-2275) Existing module 'BP_Filt' will be overwritten.
# -- Compiling module BP_Filt
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:19:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:30 on Nov 27,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# End time: 14:19:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:19:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:32 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 14:19:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:32 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 14:19:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:32 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 14:19:32 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim work.${sim_entity}_tb 
# vsim work.FIR_Filter_tb 
# Start time: 14:19:32 on Nov 27,2023
# Loading work.FIR_Filter_tb
# Loading work.FIR_Filter
# Loading work.BP_Filt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading lpm.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (111) does not match connection size (159) for port 'data_out'. The port definition is at: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1 File: FIR_Filter_tb.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (159) does not match connection size (111) for port 'ast_source_data'. The port definition is at: ../BP_Filt.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ast_source_error'. The port definition is at: ../BP_Filt.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v Line: 14
# ** Fatal: (vsim-3363) The array length (16) of VHDL port 'ast_sink_data' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt/bp_filt_inst File: ../BP_Filt.v Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FIR_Filter_tb.tcl PAUSED at line 164
do FIR_Filter_tb.tcl
# quit -sim
# End time: 14:20:14 on Nov 27,2023, Elapsed time: 0:00:42
# Errors: 1, Warnings: 3
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity FIR_Filter
# FIR_Filter
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:16 on Nov 27,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:20:17 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:18 on Nov 27,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:20:18 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:18 on Nov 27,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 14:20:19 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:20 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 14:20:20 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:20 on Nov 27,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# if {[string match $flow "rtl"]} {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
# } else {
#     lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#     if {[string match $language_ext "vho"]} {
# 	    if {[file exists ${sim_entity}_vhd.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#     }
#     if {[string match $language_ext "vo"]} {
# 	    if {[file exists ${sim_entity}_v.sdo]} {
# 	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#     }
# }
# -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps -L cycloneiv -L altera_mf -L lpm -L sgate -L altera -L altera_lnsim -L work.Upsampler_tb -t 1ps
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vlog -reportprogress 300 ../BP_Filt.BAK.v ../BP_Filt.v ../FIR_Filter.v 
# -- Compiling module BP_Filt
# ** Warning: ../BP_Filt.v(8): (vlog-2275) Existing module 'BP_Filt' will be overwritten.
# -- Compiling module BP_Filt
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:20:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:21 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:20:22 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:22 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:20:22 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:22 on Nov 27,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 14:20:22 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:22 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 14:20:22 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:22 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 14:20:22 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:22 on Nov 27,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 14:20:22 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim work.${sim_entity}_tb 
# vsim work.FIR_Filter_tb 
# Start time: 14:20:22 on Nov 27,2023
# Loading work.FIR_Filter_tb
# Loading work.FIR_Filter
# Loading work.BP_Filt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading lpm.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (111) does not match connection size (159) for port 'data_out'. The port definition is at: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1 File: FIR_Filter_tb.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ast_source_error'. The port definition is at: ../BP_Filt.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/FIR_Filter.v Line: 14
# ** Fatal: (vsim-3363) The array length (16) of VHDL port 'ast_sink_data' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/U1/filt/bp_filt_inst File: ../BP_Filt.v Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FIR_Filter_tb.tcl PAUSED at line 164
cd {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/filterproject2/Modelsim}
# reading modelsim.ini
do FIR_Filter_tb.tcl
# quit -sim
# End time: 14:21:11 on Nov 27,2023, Elapsed time: 0:00:49
# Errors: 1, Warnings: 2
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
