080b76d81117 ("drm/i915/xe2hpd: Initial cdclk table")
dfdfc609bb71 ("drm/i915/cdclk: Rename lnl_cdclk_table to xe2lpd_cdclk_table")
0e7dd6fe9602 ("drm/i915: Reuse RPLU cdclk fns for MTL+")
26aba0d1c35f ("drm/i915/cdclk: Extract cdclk_divider()")
7af2f3e55c1e ("drm/i915/cdclk: Extract bxt_cdclk_ctl()")
89d6708d947a ("drm/i915/cdclk: Remove divider field from tables")
273361f54e5b ("drm/i915/mtl: Fix voltage_level for cdclk==480MHz")
e1a914aef28f ("drm/i915/cdclk: Remove the assumption that cdclk divider==2 when using squashing")
2581547335ff ("drm/i915/cdclk: Give the squash waveform length a name")
3d3696c0fed1 ("drm/i915/lnl: Start using CDCLK through PLL")
394b4b7df9f7 ("drm/i915/lnl: Add CDCLK table")
e388ae97e225 ("drm/i915/display: Eliminate IS_METEORLAKE checks")
5a3c46b809d0 ("drm/i915/display: Set correct voltage level for 480MHz CDCLK")
6f0423b06a0c ("drm/i915/mtl: Power up TCSS")
73fc3abcb797 ("drm/i915/mtl: Enabling/disabling sequence Thunderbolt pll")
929f527a7b70 ("drm/i915/mtl: C20 HW readout")
62618c7f117e ("drm/i915/mtl: C20 PLL programming")
27ac123b4544 ("drm/i915/dp_mst: Fix active port PLL selection for secondary MST streams")
5836bc5f8d31 ("drm/i915/mtl: Add C10 phy programming for HDMI")
ea8af87ae6be ("drm/i915/mtl: Add vswing programming for C10 phys")
