Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 23 21:39:26 2023
| Host         : sweet12prof running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file synthTop_timing_summary_routed.rpt -pb synthTop_timing_summary_routed.pb -rpx synthTop_timing_summary_routed.rpx -warn_on_violation
| Design       : synthTop
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (11)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: RD/FSM_sequential_M_PS_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: RD/FSM_sequential_M_PS_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: RD/FSM_sequential_M_PS_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SS/divider/newclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 0 input ports with no input delay specified.

 There are 11 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                  377        0.172        0.000                      0                  377        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {5.000 10.000}     10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.960        0.000                      0                  377        0.172        0.000                      0                  377        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.553ns  (logic 1.304ns (23.481%)  route 4.249ns (76.519%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 19.893 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          1.088    15.740    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  RD/mCount_curr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521    19.893    RD/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  RD/mCount_curr_reg[29]/C
                         clock pessimism              0.272    20.165    
                         clock uncertainty           -0.035    20.129    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    19.700    RD/mCount_curr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.553ns  (logic 1.304ns (23.481%)  route 4.249ns (76.519%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 19.893 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          1.088    15.740    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  RD/mCount_curr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521    19.893    RD/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  RD/mCount_curr_reg[30]/C
                         clock pessimism              0.272    20.165    
                         clock uncertainty           -0.035    20.129    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    19.700    RD/mCount_curr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.553ns  (logic 1.304ns (23.481%)  route 4.249ns (76.519%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 19.893 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          1.088    15.740    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  RD/mCount_curr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521    19.893    RD/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  RD/mCount_curr_reg[31]/C
                         clock pessimism              0.272    20.165    
                         clock uncertainty           -0.035    20.129    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    19.700    RD/mCount_curr_reg[31]
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.415ns  (logic 1.304ns (24.081%)  route 4.111ns (75.919%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.950    15.602    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[25]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.415ns  (logic 1.304ns (24.081%)  route 4.111ns (75.919%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.950    15.602    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[26]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.415ns  (logic 1.304ns (24.081%)  route 4.111ns (75.919%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.950    15.602    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[27]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[27]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.415ns  (logic 1.304ns (24.081%)  route 4.111ns (75.919%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.950    15.602    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  RD/mCount_curr_reg[28]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.414ns  (logic 1.304ns (24.085%)  route 4.110ns (75.915%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.949    15.601    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  RD/mCount_curr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  RD/mCount_curr_reg[17]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[17]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.414ns  (logic 1.304ns (24.085%)  route 4.110ns (75.915%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.949    15.601    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  RD/mCount_curr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  RD/mCount_curr_reg[18]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[18]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 RD/dataCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/mCount_curr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@15.000ns - CLK rise@5.000ns)
  Data Path Delay:        5.414ns  (logic 1.304ns (24.085%)  route 4.110ns (75.915%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 19.892 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.635    10.187    RD/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  RD/dataCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    10.643 f  RD/dataCountCurr_reg[2]/Q
                         net (fo=2, routed)           1.112    11.755    RD/dataCountCurr[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    11.879 f  RD/FSM_sequential_M_PS[2]_i_13/O
                         net (fo=1, routed)           0.573    12.452    RD/FSM_sequential_M_PS[2]_i_13_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.150    12.602 f  RD/FSM_sequential_M_PS[2]_i_7/O
                         net (fo=1, routed)           0.578    13.180    RD/FSM_sequential_M_PS[2]_i_7_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.326    13.506 r  RD/FSM_sequential_M_PS[2]_i_2/O
                         net (fo=4, routed)           0.464    13.970    RD/FSM_sequential_M_PS[2]_i_2_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.094 f  RD/mCount_curr[31]_i_3/O
                         net (fo=1, routed)           0.434    14.528    RD/mCount_curr[31]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  RD/mCount_curr[31]_i_1/O
                         net (fo=32, routed)          0.949    15.601    RD/mCount_curr[31]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  RD/mCount_curr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    19.892    RD/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  RD/mCount_curr_reg[19]/C
                         clock pessimism              0.272    20.164    
                         clock uncertainty           -0.035    20.128    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    19.699    RD/mCount_curr_reg[19]
  -------------------------------------------------------------------
                         required time                         19.699    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  4.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 txData2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            TD/txData_Reg_curr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     6.506    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  txData2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     6.647 r  txData2_reg[7]/Q
                         net (fo=1, routed)           0.118     6.765    TD/Q[7]
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     7.021    TD/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[7]/C
                         clock pessimism             -0.500     6.521    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.072     6.593    TD/txData_Reg_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 txData2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            TD/txData_Reg_curr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     6.506    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  txData2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     6.647 r  txData2_reg[3]/Q
                         net (fo=1, routed)           0.114     6.761    TD/Q[3]
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     7.021    TD/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[3]/C
                         clock pessimism             -0.500     6.521    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.066     6.587    TD/txData_Reg_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.761    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 txData1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 7.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     6.506    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  txData1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     6.647 r  txData1_reg[1]/Q
                         net (fo=1, routed)           0.124     6.771    txData1[1]
    SLICE_X4Y12          FDRE                                         r  txData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.862     7.020    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  txData2_reg[1]/C
                         clock pessimism             -0.500     6.520    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.070     6.590    txData2_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 txData1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txData2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 6.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     6.508    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     6.649 r  txData1_reg[5]/Q
                         net (fo=1, routed)           0.117     6.766    txData1[5]
    SLICE_X0Y11          FDRE                                         r  txData2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     7.024    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData2_reg[5]/C
                         clock pessimism             -0.516     6.508    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.072     6.580    txData2_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 txData2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            TD/txData_Reg_curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.883%)  route 0.188ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 6.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     6.505    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  txData2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     6.646 r  txData2_reg[1]/Q
                         net (fo=1, routed)           0.188     6.834    TD/Q[1]
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     7.021    TD/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[1]/C
                         clock pessimism             -0.479     6.542    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070     6.612    TD/txData_Reg_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.834    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 txData2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            TD/txData_Reg_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.019 - 5.000 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 6.502 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.589     6.502    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  txData2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     6.643 r  txData2_reg[2]/Q
                         net (fo=1, routed)           0.172     6.815    TD/Q[2]
    SLICE_X0Y16          FDRE                                         r  TD/txData_Reg_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     7.019    TD/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  TD/txData_Reg_curr_reg[2]/C
                         clock pessimism             -0.500     6.519    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.066     6.585    TD/txData_Reg_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.815    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 txData2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            TD/txData_Reg_curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.629%)  route 0.175ns (55.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 6.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     6.508    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     6.649 r  txData2_reg[5]/Q
                         net (fo=1, routed)           0.175     6.824    TD/Q[5]
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     7.021    TD/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  TD/txData_Reg_curr_reg[5]/C
                         clock pessimism             -0.500     6.521    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070     6.591    TD/txData_Reg_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.824    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 txData1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txData2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.454%)  route 0.199ns (58.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     6.506    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  txData1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     6.647 r  txData1_reg[0]/Q
                         net (fo=1, routed)           0.199     6.847    txData1[0]
    SLICE_X0Y13          FDRE                                         r  txData2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     7.021    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  txData2_reg[0]/C
                         clock pessimism             -0.479     6.542    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.070     6.612    txData2_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 txData1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txData2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.612%)  route 0.182ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 6.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     6.508    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     6.649 r  txData1_reg[7]/Q
                         net (fo=1, routed)           0.182     6.832    txData1[7]
    SLICE_X0Y13          FDRE                                         r  txData2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     7.021    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  txData2_reg[7]/C
                         clock pessimism             -0.500     6.521    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.072     6.593    txData2_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 txData1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txData2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@5.000ns - CLK rise@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 7.015 - 5.000 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 6.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.588     6.501    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  txData1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     6.642 r  txData1_reg[4]/Q
                         net (fo=1, routed)           0.174     6.816    txData1[4]
    SLICE_X4Y18          FDRE                                         r  txData2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.857     7.015    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  txData2_reg[4]/C
                         clock pessimism             -0.514     6.501    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.066     6.567    txData2_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10     txData1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10     txData1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     txData1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11     txData1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18     txData1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11     txData1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11     txData1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11     txData1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13     txData2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     txData1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     txData1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     txData1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     txData1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     txData1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     txData1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10     txData1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     txData1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     txData1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     txData1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     txData1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     txData1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     txData1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.760ns  (logic 4.633ns (47.473%)  route 5.127ns (52.527%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.327     1.907 r  SS/counter/SS_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     2.751    SS/counter/muxOut[3]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.348     3.099 r  SS/counter/SS_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.122     6.221    SS_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539     9.760 r  SS_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.760    SS_out[6]
    T10                                                               r  SS_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 4.240ns (44.611%)  route 5.264ns (55.389%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[0]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SS/counter/ctr_reg[0]/Q
                         net (fo=15, routed)          1.316     1.772    SS/counter/ctr[0]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     1.896 r  SS/counter/SS_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824     2.720    SS/counter/muxOut[0]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     2.844 r  SS/counter/SS_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.124     5.968    SS_out_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.536     9.503 r  SS_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.503    SS_out[5]
    R10                                                               r  SS_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 4.630ns (49.428%)  route 4.738ns (50.572%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.327     1.907 r  SS/counter/SS_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     2.749    SS/counter/muxOut[3]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.348     3.097 r  SS/counter/SS_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.735     5.832    SS_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536     9.368 r  SS_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.368    SS_out[1]
    T11                                                               r  SS_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 4.860ns (51.874%)  route 4.508ns (48.126%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.327     1.907 r  SS/counter/SS_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     2.749    SS/counter/muxOut[3]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.376     3.125 r  SS/counter/SS_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505     5.630    SS_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.738     9.368 r  SS_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.368    SS_out[3]
    K13                                                               r  SS_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.278ns  (logic 4.340ns (46.779%)  route 4.938ns (53.221%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[2]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SS/counter/ctr_reg[2]/Q
                         net (fo=13, routed)          1.049     1.505    SS/counter/ctr[2]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.153     1.658 r  SS/counter/anOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.889     5.547    anOut_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.731     9.278 r  anOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.278    anOut[6]
    K2                                                                r  anOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.802ns  (logic 4.612ns (52.397%)  route 4.190ns (47.603%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.327     1.907 f  SS/counter/SS_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.715     2.622    SS/counter/muxOut[3]
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.348     2.970 r  SS/counter/SS_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.314     5.284    SS_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518     8.802 r  SS_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.802    SS_out[2]
    P15                                                               r  SS_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.830ns (55.975%)  route 3.799ns (44.025%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.327     1.907 r  SS/counter/SS_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.715     2.622    SS/counter/muxOut[3]
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.374     2.996 r  SS/counter/SS_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.923     4.919    SS_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.710     8.628 r  SS_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.628    SS_out[4]
    K16                                                               r  SS_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.868ns (57.009%)  route 3.671ns (42.991%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.327     1.907 r  SS/counter/SS_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     2.751    SS/counter/muxOut[3]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.376     3.127 r  SS/counter/SS_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.666     4.793    SS_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.746     8.540 r  SS_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.540    SS_out[0]
    L18                                                               r  SS_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.264ns (50.804%)  route 4.129ns (49.196%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.161     1.580    SS/counter/ctr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.299     1.879 r  SS/counter/anOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.968     4.847    anOut_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     8.393 r  anOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.393    anOut[2]
    T9                                                                r  anOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.481ns (54.661%)  route 3.716ns (45.339%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          0.745     1.164    SS/counter/ctr[1]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.323     1.487 r  SS/counter/anOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.971     4.458    anOut_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.739     8.197 r  anOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.197    anOut[7]
    U13                                                               r  anOut[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/counter/ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.259ns (32.277%)  route 0.543ns (67.723%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.543     0.801    SS/counter/AR[0]
    SLICE_X3Y43          FDCE                                         f  SS/counter/ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/counter/ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.259ns (32.277%)  route 0.543ns (67.723%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.543     0.801    SS/counter/AR[0]
    SLICE_X3Y43          FDCE                                         f  SS/counter/ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/counter/ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.259ns (32.277%)  route 0.543ns (67.723%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.543     0.801    SS/counter/AR[0]
    SLICE_X3Y43          FDCE                                         f  SS/counter/ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.422ns (66.797%)  route 0.707ns (33.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[2]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SS/counter/ctr_reg[2]/Q
                         net (fo=13, routed)          0.269     0.410    SS/counter/ctr[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.455 r  SS/counter/anOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.438     0.893    anOut_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     2.128 r  anOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.128    anOut[4]
    P14                                                               r  anOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.503ns (66.866%)  route 0.745ns (33.134%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[2]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SS/counter/ctr_reg[2]/Q
                         net (fo=13, routed)          0.296     0.437    SS/counter/ctr[2]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.044     0.481 r  SS/counter/anOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.930    anOut_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.318     2.248 r  anOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.248    anOut[1]
    J18                                                               r  anOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/myif\\.rxData_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SS_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.626ns (71.634%)  route 0.644ns (28.366%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  RD/myif\\.rxData_reg[2]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.226     0.226 r  RD/myif\\.rxData_reg[2]/Q
                         net (fo=1, routed)           0.163     0.389    SS/counter/Q[2]
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.045     0.434 r  SS/counter/SS_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.148     0.582    SS/counter/muxOut[2]
    SLICE_X1Y41          LUT4 (Prop_lut4_I2_O)        0.049     0.631 r  SS/counter/SS_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.332     0.964    SS_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.306     2.270 r  SS_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.270    SS_out[0]
    L18                                                               r  SS_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/myif\\.rxData_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SS_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.592ns (68.973%)  route 0.716ns (31.027%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  RD/myif\\.rxData_reg[4]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.226     0.226 f  RD/myif\\.rxData_reg[4]/Q
                         net (fo=1, routed)           0.126     0.352    SS/counter/Q[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.045     0.397 f  SS/counter/SS_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.152     0.549    SS/counter/muxOut[0]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.048     0.597 r  SS/counter/SS_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.035    SS_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.273     2.308 r  SS_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.308    SS_out[4]
    K16                                                               r  SS_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.500ns (64.556%)  route 0.824ns (35.444%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[2]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SS/counter/ctr_reg[2]/Q
                         net (fo=13, routed)          0.298     0.439    SS/counter/ctr[2]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.046     0.485 r  SS/counter/anOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.011    anOut_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.313     2.324 r  anOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.324    anOut[0]
    J17                                                               r  anOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.465ns (62.065%)  route 0.895ns (37.935%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          0.231     0.359    SS/counter/ctr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.099     0.458 r  SS/counter/anOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.664     1.122    anOut_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     2.360 r  anOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.360    anOut[5]
    T14                                                               r  anOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.498ns (62.962%)  route 0.881ns (37.038%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[2]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SS/counter/ctr_reg[2]/Q
                         net (fo=13, routed)          0.269     0.410    SS/counter/ctr[2]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.455 r  SS/counter/anOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.612     1.067    anOut_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.312     2.378 r  anOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.378    anOut[3]
    J14                                                               r  anOut[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TD/currTxSerial_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txSerial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 4.064ns (43.733%)  route 5.229ns (56.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.632    10.184    TD/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  TD/currTxSerial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518    10.702 r  TD/currTxSerial_reg/Q
                         net (fo=1, routed)           5.229    15.931    txSerial_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    19.477 r  txSerial_OBUF_inst/O
                         net (fo=0)                   0.000    19.477    txSerial
    D4                                                                r  txSerial (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TD/currTxSerial_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            txSerial
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.499ns  (logic 1.411ns (40.325%)  route 2.088ns (59.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     6.505    TD/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  TD/currTxSerial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     6.669 r  TD/currTxSerial_reg/Q
                         net (fo=1, routed)           2.088     8.758    txSerial_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.247    10.005 r  txSerial_OBUF_inst/O
                         net (fo=0)                   0.000    10.005    txSerial
    D4                                                                r  txSerial (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxSerial
                            (input port)
  Destination:            RD/FSM_sequential_M_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.632ns (28.373%)  route 4.119ns (71.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 9.892 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rxSerial (IN)
                         net (fo=0)                   0.000     0.000    rxSerial
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 f  rxSerial_IBUF_inst/O
                         net (fo=2, routed)           4.119     5.626    RD/rxSerial_IBUF
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.750 r  RD/FSM_sequential_M_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     5.750    RD/FSM_sequential_M_PS[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  RD/FSM_sequential_M_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520     9.892    RD/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  RD/FSM_sequential_M_PS_reg[0]/C

Slack:                    inf
  Source:                 rxSerial
                            (input port)
  Destination:            RD/rxSerial_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.508ns (27.145%)  route 4.046ns (72.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 9.892 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rxSerial (IN)
                         net (fo=0)                   0.000     0.000    rxSerial
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rxSerial_IBUF_inst/O
                         net (fo=2, routed)           4.046     5.554    RD/rxSerial_IBUF
    SLICE_X6Y43          FDRE                                         r  RD/rxSerial_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520     9.892    RD/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  RD/rxSerial_1_reg/C

Slack:                    inf
  Source:                 txData[4]
                            (input port)
  Destination:            txData1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 1.467ns (27.735%)  route 3.823ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.882 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  txData[4] (IN)
                         net (fo=0)                   0.000     0.000    txData[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  txData_IBUF[4]_inst/O
                         net (fo=1, routed)           3.823     5.291    txData_IBUF[4]
    SLICE_X4Y18          FDRE                                         r  txData1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.510     9.882    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  txData1_reg[4]/C

Slack:                    inf
  Source:                 txData[0]
                            (input port)
  Destination:            txData1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.467ns (32.103%)  route 3.103ns (67.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 9.890 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  txData[0] (IN)
                         net (fo=0)                   0.000     0.000    txData[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  txData_IBUF[0]_inst/O
                         net (fo=1, routed)           3.103     4.570    txData_IBUF[0]
    SLICE_X4Y10          FDRE                                         r  txData1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.518     9.890    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  txData1_reg[0]/C

Slack:                    inf
  Source:                 txData[1]
                            (input port)
  Destination:            txData1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 1.459ns (33.283%)  route 2.925ns (66.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 9.890 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  txData[1] (IN)
                         net (fo=0)                   0.000     0.000    txData[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.459     1.459 r  txData_IBUF[1]_inst/O
                         net (fo=1, routed)           2.925     4.384    txData_IBUF[1]
    SLICE_X4Y10          FDRE                                         r  txData1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.518     9.890    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  txData1_reg[1]/C

Slack:                    inf
  Source:                 txValid
                            (input port)
  Destination:            txValid_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 1.484ns (46.095%)  route 1.736ns (53.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 9.883 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  txValid (IN)
                         net (fo=0)                   0.000     0.000    txValid
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  txValid_IBUF_inst/O
                         net (fo=1, routed)           1.736     3.220    txValid_IBUF
    SLICE_X0Y19          FDRE                                         r  txValid_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.511     9.883    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  txValid_1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.491ns (46.587%)  route 1.709ns (53.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.709     3.200    SS/divider/AR[0]
    SLICE_X0Y41          FDCE                                         f  SS/divider/ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521     9.893    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  SS/divider/ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.491ns (46.587%)  route 1.709ns (53.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.709     3.200    SS/divider/AR[0]
    SLICE_X0Y41          FDCE                                         f  SS/divider/ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521     9.893    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  SS/divider/ctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.491ns (46.587%)  route 1.709ns (53.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.709     3.200    SS/divider/AR[0]
    SLICE_X0Y41          FDCE                                         f  SS/divider/ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521     9.893    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  SS/divider/ctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.491ns (46.587%)  route 1.709ns (53.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.709     3.200    SS/divider/AR[0]
    SLICE_X0Y41          FDCE                                         f  SS/divider/ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.521     9.893    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  SS/divider/ctr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txData[6]
                            (input port)
  Destination:            txData1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.247ns (41.792%)  route 0.344ns (58.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  txData[6] (IN)
                         net (fo=0)                   0.000     0.000    txData[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  txData_IBUF[6]_inst/O
                         net (fo=1, routed)           0.344     0.591    txData_IBUF[6]
    SLICE_X0Y11          FDRE                                         r  txData1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     7.024    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData1_reg[6]/C

Slack:                    inf
  Source:                 txData[2]
                            (input port)
  Destination:            txData1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.244ns (41.199%)  route 0.348ns (58.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 7.016 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  txData[2] (IN)
                         net (fo=0)                   0.000     0.000    txData[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  txData_IBUF[2]_inst/O
                         net (fo=1, routed)           0.348     0.592    txData_IBUF[2]
    SLICE_X0Y19          FDRE                                         r  txData1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.858     7.016    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  txData1_reg[2]/C

Slack:                    inf
  Source:                 txData[5]
                            (input port)
  Destination:            txData1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.277ns (43.763%)  route 0.356ns (56.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  txData[5] (IN)
                         net (fo=0)                   0.000     0.000    txData[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  txData_IBUF[5]_inst/O
                         net (fo=1, routed)           0.356     0.633    txData_IBUF[5]
    SLICE_X0Y11          FDRE                                         r  txData1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     7.024    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData1_reg[5]/C

Slack:                    inf
  Source:                 txData[7]
                            (input port)
  Destination:            txData1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.262ns (40.884%)  route 0.379ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  txData[7] (IN)
                         net (fo=0)                   0.000     0.000    txData[7]
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  txData_IBUF[7]_inst/O
                         net (fo=1, routed)           0.379     0.641    txData_IBUF[7]
    SLICE_X0Y11          FDRE                                         r  txData1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     7.024    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  txData1_reg[7]/C

Slack:                    inf
  Source:                 txData[3]
                            (input port)
  Destination:            txData1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.249ns (36.537%)  route 0.432ns (63.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  txData[3] (IN)
                         net (fo=0)                   0.000     0.000    txData[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  txData_IBUF[3]_inst/O
                         net (fo=1, routed)           0.432     0.681    txData_IBUF[3]
    SLICE_X1Y11          FDRE                                         r  txData1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     7.024    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  txData1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[12]/CLR
                            (removal check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.259ns (33.000%)  route 0.525ns (67.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.525     0.784    SS/divider/AR[0]
    SLICE_X0Y44          FDCE                                         f  SS/divider/ctr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.868     7.026    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  SS/divider/ctr_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[13]/CLR
                            (removal check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.259ns (33.000%)  route 0.525ns (67.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.525     0.784    SS/divider/AR[0]
    SLICE_X0Y44          FDCE                                         f  SS/divider/ctr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.868     7.026    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  SS/divider/ctr_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[14]/CLR
                            (removal check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.259ns (33.000%)  route 0.525ns (67.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.525     0.784    SS/divider/AR[0]
    SLICE_X0Y44          FDCE                                         f  SS/divider/ctr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.868     7.026    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  SS/divider/ctr_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[15]/CLR
                            (removal check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.259ns (33.000%)  route 0.525ns (67.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.525     0.784    SS/divider/AR[0]
    SLICE_X0Y44          FDCE                                         f  SS/divider/ctr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.868     7.026    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  SS/divider/ctr_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/divider/ctr_reg[16]/CLR
                            (removal check against rising-edge clock CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.259ns (30.895%)  route 0.578ns (69.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.578     0.837    SS/divider/AR[0]
    SLICE_X0Y45          FDCE                                         f  SS/divider/ctr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.868     7.026    SS/divider/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  SS/divider/ctr_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS/counter/ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.102ns  (logic 0.746ns (35.488%)  route 1.356ns (64.512%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          1.021     1.440    SS/counter/ctr[1]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.327     1.767 r  SS/counter/ctr[2]_i_1/O
                         net (fo=1, routed)           0.335     2.102    SS/counter/ctr[2]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  SS/counter/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS/counter/ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.718ns (43.424%)  route 0.935ns (56.576%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[1]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SS/counter/ctr_reg[1]/Q
                         net (fo=14, routed)          0.745     1.164    SS/counter/ctr[1]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.299     1.463 r  SS/counter/ctr[1]_i_1/O
                         net (fo=1, routed)           0.190     1.653    SS/counter/ctr[1]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  SS/counter/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.370ns  (logic 0.746ns (54.447%)  route 0.624ns (45.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[1]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.746     0.746 r  RD/sipoOut_reg[1]/Q
                         net (fo=2, routed)           0.624     1.370    RD/sipoOut[1]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.746ns (55.083%)  route 0.608ns (44.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[2]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.746     0.746 r  RD/sipoOut_reg[2]/Q
                         net (fo=2, routed)           0.608     1.354    RD/sipoOut[2]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.350ns  (logic 0.706ns (52.315%)  route 0.644ns (47.685%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[6]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.706     0.706 r  RD/sipoOut_reg[6]/Q
                         net (fo=2, routed)           0.644     1.350    RD/sipoOut[6]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.340ns  (logic 0.746ns (55.656%)  route 0.594ns (44.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[3]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.746     0.746 r  RD/sipoOut_reg[3]/Q
                         net (fo=2, routed)           0.594     1.340    RD/sipoOut[3]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.333ns  (logic 0.706ns (52.981%)  route 0.627ns (47.019%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[5]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.706     0.706 r  RD/sipoOut_reg[5]/Q
                         net (fo=2, routed)           0.627     1.333    RD/sipoOut[5]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.706ns (53.101%)  route 0.624ns (46.899%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[5]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.706     0.706 r  RD/sipoOut_reg[5]/Q
                         net (fo=2, routed)           0.624     1.330    RD/sipoOut[5]
    SLICE_X2Y42          FDRE                                         r  RD/myif\\.rxData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.314ns  (logic 0.681ns (51.811%)  route 0.633ns (48.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[7]/C
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.681     0.681 r  RD/sipoOut_reg[7]/Q
                         net (fo=2, routed)           0.633     1.314    RD/sipoOut[7]
    SLICE_X2Y41          FDRE                                         r  RD/myif\\.rxData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.706ns (56.717%)  route 0.539ns (43.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[4]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.706     0.706 r  RD/sipoOut_reg[4]/Q
                         net (fo=2, routed)           0.539     1.245    RD/sipoOut[4]
    SLICE_X2Y42          FDRE                                         r  RD/myif\\.rxData_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD/sipoOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.239ns (68.480%)  route 0.110ns (31.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[0]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.239     0.239 r  RD/sipoOut_reg[0]/Q
                         net (fo=1, routed)           0.110     0.349    RD/sipoOut[0]
    SLICE_X3Y42          FDRE                                         r  RD/myif\\.rxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS/counter/ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.764%)  route 0.167ns (47.236%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[0]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SS/counter/ctr_reg[0]/Q
                         net (fo=15, routed)          0.110     0.251    SS/counter/ctr[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.296 r  SS/counter/ctr[1]_i_1/O
                         net (fo=1, routed)           0.056     0.353    SS/counter/ctr[1]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  SS/counter/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.223ns (62.798%)  route 0.132ns (37.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[4]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  RD/sipoOut_reg[4]/Q
                         net (fo=2, routed)           0.132     0.355    RD/sipoOut[4]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.223ns (62.718%)  route 0.133ns (37.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[6]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  RD/sipoOut_reg[6]/Q
                         net (fo=2, routed)           0.133     0.356    RD/sipoOut[6]
    SLICE_X2Y42          FDRE                                         r  RD/myif\\.rxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.239ns (66.168%)  route 0.122ns (33.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[1]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.239     0.239 r  RD/sipoOut_reg[1]/Q
                         net (fo=2, routed)           0.122     0.361    RD/sipoOut[1]
    SLICE_X3Y42          FDRE                                         r  RD/myif\\.rxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/counter/ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SS/counter/ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  SS/counter/ctr_reg[0]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SS/counter/ctr_reg[0]/Q
                         net (fo=15, routed)          0.179     0.320    SS/counter/ctr[0]
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  SS/counter/ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    SS/counter/ctr[0]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  SS/counter/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/sipoOut_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.218ns (54.557%)  route 0.182ns (45.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[7]/C
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  RD/sipoOut_reg[7]/Q
                         net (fo=2, routed)           0.182     0.400    RD/sipoOut[7]
    SLICE_X2Y43          FDRE                                         r  RD/sipoOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.223ns (54.157%)  route 0.189ns (45.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[4]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  RD/sipoOut_reg[4]/Q
                         net (fo=2, routed)           0.189     0.412    RD/sipoOut[4]
    SLICE_X2Y42          FDRE                                         r  RD/myif\\.rxData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.239ns (56.894%)  route 0.181ns (43.106%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[2]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.239     0.239 r  RD/sipoOut_reg[2]/Q
                         net (fo=2, routed)           0.181     0.420    RD/sipoOut[2]
    SLICE_X2Y42          FDRE                                         r  RD/myif\\.rxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD/sipoOut_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD/myif\\.rxData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.239ns (56.590%)  route 0.183ns (43.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  RD/sipoOut_reg[3]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.239     0.239 r  RD/sipoOut_reg[3]/Q
                         net (fo=2, routed)           0.183     0.422    RD/sipoOut[3]
    SLICE_X2Y41          FDRE                                         r  RD/myif\\.rxData_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD/rxSerial_2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/sipoOut_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.956ns  (logic 0.478ns (50.006%)  route 0.478ns (49.994%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.637    10.189    RD/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  RD/rxSerial_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.478    10.667 r  RD/rxSerial_2_reg/Q
                         net (fo=1, routed)           0.478    11.145    RD/rxSerial_2
    SLICE_X5Y43          FDRE                                         r  RD/sipoOut_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD/rxSerial_2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            RD/sipoOut_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.148ns (47.915%)  route 0.161ns (52.085%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     6.508    RD/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  RD/rxSerial_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     6.656 r  RD/rxSerial_2_reg/Q
                         net (fo=1, routed)           0.161     6.817    RD/rxSerial_2
    SLICE_X5Y43          FDRE                                         r  RD/sipoOut_reg[7]/D
  -------------------------------------------------------------------    -------------------





