// Seed: 3410417112
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  type_7 id_5 (
      id_3,
      id_3,
      id_4[1'b0]
  );
  logic id_6 = 1;
endmodule
