Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May  9 15:07:41 2024
| Host         : LAPTOP-QMESTU0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_nexys_a7_timing_summary_routed.rpt -pb test_nexys_a7_timing_summary_routed.pb -rpx test_nexys_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : test_nexys_a7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.216        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_port  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_port            7.216        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_port                    
(none)                      clk_port      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_port
  To Clock:  clk_port

Setup :            0  Failing Endpoints,  Worst Slack        7.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.773    divclk_reg[20]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.107 r  divclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.107    divclk_reg[24]_i_1_n_6
    SLICE_X0Y83          FDCE                                         r  divclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.598    15.021    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[25]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.062    15.322    divclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.013ns (72.544%)  route 0.762ns (27.456%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.773    divclk_reg[20]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.086 r  divclk_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.086    divclk_reg[24]_i_1_n_4
    SLICE_X0Y83          FDCE                                         r  divclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.598    15.021    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[27]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.062    15.322    divclk_reg[27]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.773    divclk_reg[20]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.012 r  divclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.012    divclk_reg[24]_i_1_n_5
    SLICE_X0Y83          FDCE                                         r  divclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.598    15.021    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[26]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.062    15.322    divclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.773    divclk_reg[20]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.996 r  divclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.996    divclk_reg[24]_i_1_n_7
    SLICE_X0Y83          FDCE                                         r  divclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.598    15.021    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[24]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.062    15.322    divclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.993 r  divclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.993    divclk_reg[20]_i_1_n_6
    SLICE_X0Y82          FDCE                                         r  divclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.597    15.020    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[21]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    divclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.972 r  divclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.972    divclk_reg[20]_i_1_n_4
    SLICE_X0Y82          FDCE                                         r  divclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.597    15.020    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[23]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    divclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.898 r  divclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.898    divclk_reg[20]_i_1_n_5
    SLICE_X0Y82          FDCE                                         r  divclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.597    15.020    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[22]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    divclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    divclk_reg[16]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.882 r  divclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.882    divclk_reg[20]_i_1_n_7
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.597    15.020    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    divclk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.879 r  divclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.879    divclk_reg[16]_i_1_n_6
    SLICE_X0Y81          FDCE                                         r  divclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.595    15.018    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[17]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDCE (Setup_fdce_C_D)        0.062    15.319    divclk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_port rise@10.000ns - clk_port rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.708     5.311    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    divclk_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    divclk_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    divclk_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    divclk_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    divclk_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.858 r  divclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.858    divclk_reg[16]_i_1_n_4
    SLICE_X0Y81          FDCE                                         r  divclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_port (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.595    15.018    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[19]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDCE (Setup_fdce_C_D)        0.062    15.319    divclk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.594     1.513    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  divclk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    divclk_reg_n_0_[0]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  divclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    divclk[0]_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  divclk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    divclk_reg[0]_i_1_n_7
    SLICE_X0Y77          FDCE                                         r  divclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.864     2.029    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.105     1.618    divclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.598     1.517    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  divclk_reg[20]/Q
                         net (fo=1, routed)           0.176     1.835    divclk_reg_n_0_[20]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  divclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    divclk_reg[20]_i_1_n_7
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.869     2.034    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    divclk_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.594     1.513    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  divclk_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    divclk_reg_n_0_[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  divclk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    divclk_reg[4]_i_1_n_7
    SLICE_X0Y78          FDCE                                         r  divclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.865     2.030    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    divclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.596     1.515    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  divclk_reg[12]/Q
                         net (fo=1, routed)           0.176     1.833    divclk_reg_n_0_[12]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.948 r  divclk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    divclk_reg[12]_i_1_n_7
    SLICE_X0Y80          FDCE                                         r  divclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.867     2.032    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.105     1.620    divclk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.595     1.514    board_clk
    SLICE_X0Y79          FDCE                                         r  divclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  divclk_reg[8]/Q
                         net (fo=1, routed)           0.176     1.832    divclk_reg_n_0_[8]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.947 r  divclk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    divclk_reg[8]_i_1_n_7
    SLICE_X0Y79          FDCE                                         r  divclk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.866     2.031    board_clk
    SLICE_X0Y79          FDCE                                         r  divclk_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.105     1.619    divclk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.780%)  route 0.203ns (44.220%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.597     1.516    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  divclk_reg[16]/Q
                         net (fo=16, routed)          0.203     1.860    p_16_in[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.975 r  divclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    divclk_reg[16]_i_1_n_7
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.868     2.033    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.105     1.621    divclk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 divclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.219%)  route 0.208ns (44.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[24]/Q
                         net (fo=17, routed)          0.208     1.867    slow_bits[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.982 r  divclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    divclk_reg[24]_i_1_n_7
    SLICE_X0Y83          FDCE                                         r  divclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.870     2.035    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[24]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.105     1.623    divclk_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.594     1.513    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  divclk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    divclk_reg_n_0_[0]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  divclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    divclk[0]_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  divclk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    divclk_reg[0]_i_1_n_6
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.864     2.029    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.105     1.618    divclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.598     1.517    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  divclk_reg[20]/Q
                         net (fo=1, routed)           0.176     1.835    divclk_reg_n_0_[20]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  divclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    divclk_reg[20]_i_1_n_6
    SLICE_X0Y82          FDCE                                         r  divclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.869     2.034    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[21]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    divclk_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_port
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_port rise@0.000ns - clk_port rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.594     1.513    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  divclk_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    divclk_reg_n_0_[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  divclk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    divclk_reg[4]_i_1_n_6
    SLICE_X0Y78          FDCE                                         r  divclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.865     2.030    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    divclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_port
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     divclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     divclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     divclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     divclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     divclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     divclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     divclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     divclk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     divclk_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     divclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     divclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     divclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     divclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     divclk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     divclk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.273ns  (logic 5.043ns (37.995%)  route 8.230ns (62.005%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.858     5.840    sw_IBUF[8]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.964 r  segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.029     6.994    segs_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.152     7.146 r  segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.342     9.488    segs_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    13.273 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.273    segs[6]
    T10                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.176ns  (logic 4.765ns (36.166%)  route 8.411ns (63.834%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.830     5.797    sw_IBUF[9]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.921 r  segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.690     6.611    segs_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.124     6.735 r  segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.890     9.626    segs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.176 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.176    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.001ns  (logic 4.786ns (36.808%)  route 8.216ns (63.192%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.858     5.840    sw_IBUF[8]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.964 r  segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.029     6.994    segs_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.118 r  segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.328     9.446    segs_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.001 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.001    segs[5]
    R10                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.830ns  (logic 4.944ns (38.535%)  route 7.886ns (61.465%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.830     5.797    sw_IBUF[9]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.921 r  segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.690     6.611    segs_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.152     6.763 r  segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.365     9.129    segs_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    12.830 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.830    segs[4]
    K16                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.630ns  (logic 4.982ns (39.449%)  route 7.647ns (60.551%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.830     5.797    sw_IBUF[9]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.921 r  segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.697     6.619    segs_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.152     6.771 r  segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.120     8.890    segs_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    12.630 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.630    segs[0]
    L18                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.411ns  (logic 4.776ns (38.479%)  route 7.635ns (61.521%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.830     5.797    sw_IBUF[9]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.921 r  segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.697     6.619    segs_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.124     6.743 r  segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.108     8.850    segs_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.411 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.411    segs[1]
    T11                                                               r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 4.764ns (39.292%)  route 7.360ns (60.708%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.858     5.840    sw_IBUF[8]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.964 r  segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.839     6.804    segs_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.124     6.928 r  segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.590    segs_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.124 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.124    segs[2]
    P15                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 5.305ns (47.087%)  route 5.961ns (52.913%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.527     3.015    btnL_IBUF
    SLICE_X1Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.139 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          2.626     5.764    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.888 r  ld_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.809     7.697    ld_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.266 r  ld_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.266    ld[15]
    V11                                                               r  ld[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.995ns  (logic 5.289ns (48.097%)  route 5.707ns (51.903%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.527     3.015    btnL_IBUF
    SLICE_X1Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.139 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.571     4.710    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     4.834 r  ld_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.609     7.443    ld_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    10.995 r  ld_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.995    ld[2]
    J13                                                               r  ld[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 5.290ns (49.071%)  route 5.490ns (50.929%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.527     3.015    btnL_IBUF
    SLICE_X1Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.139 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          2.098     5.237    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.361 r  ld_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.865     7.226    ld_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.780 r  ld_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.780    ld[13]
    V14                                                               r  ld[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ld[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.532ns (66.152%)  route 0.784ns (33.848%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnR_IBUF_inst/O
                         net (fo=5, routed)           0.465     0.701    btnR_IBUF
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.045     0.746 r  ld_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.064    ld_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.315 r  ld_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.315    ld[3]
    N14                                                               r  ld[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            ld[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.545ns (64.210%)  route 0.861ns (35.790%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.543     0.791    btnD_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.836 r  ld_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.154    ld_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.407 r  ld_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.407    ld[4]
    R18                                                               r  ld[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.553ns (63.021%)  route 0.911ns (36.979%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           0.593     0.848    btnL_IBUF
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.045     0.893 r  ld_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.212    ld_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.464 r  ld_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.464    ld[12]
    V15                                                               r  ld[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.569ns (62.803%)  route 0.930ns (37.197%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.464     0.709    sw_IBUF[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.754 r  segs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.137     0.891    segs_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I2_O)        0.045     0.936 r  segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     1.265    segs_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.499 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.499    segs[2]
    P15                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ld[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.580ns (61.551%)  route 0.987ns (38.449%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  btnR_IBUF_inst/O
                         net (fo=5, routed)           0.334     0.569    btnR_IBUF
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.045     0.614 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          0.302     0.916    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.961 r  ld_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.313    ld_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.567 r  ld_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.567    ld[9]
    T15                                                               r  ld[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ld[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.558ns (58.672%)  route 1.097ns (41.328%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  btnR_IBUF_inst/O
                         net (fo=5, routed)           0.334     0.569    btnR_IBUF
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.045     0.614 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          0.482     1.096    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  ld_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.423    ld_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.655 r  ld_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.655    ld[11]
    T16                                                               r  ld[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.571ns (59.102%)  route 1.087ns (40.898%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           0.736     0.992    btnL_IBUF
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.037 r  ld_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.388    ld_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.659 r  ld_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.659    ld[14]
    V12                                                               r  ld[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.570ns (58.671%)  route 1.106ns (41.329%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           0.714     0.970    btnL_IBUF
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.015 r  ld_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.407    ld_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.676 r  ld_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.676    ld[15]
    V11                                                               r  ld[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ld[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.555ns (57.442%)  route 1.152ns (42.558%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           0.747     1.003    btnL_IBUF
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.048 r  ld_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.453    ld_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.708 r  ld_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.708    ld[13]
    V14                                                               r  ld[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            ld[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.548ns (56.863%)  route 1.175ns (43.137%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.856     1.104    btnD_IBUF
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045     1.149 r  ld_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.468    ld_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.723 r  ld_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.723    ld[6]
    U17                                                               r  ld[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_port
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.886ns  (logic 4.254ns (43.032%)  route 5.632ns (56.968%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.547     7.319    p_16_in[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.443 r  segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.194     8.637    segs_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.761 r  segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.890    11.652    segs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.202 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.202    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.877ns  (logic 4.334ns (43.873%)  route 5.544ns (56.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.447     7.219    p_16_in[0]
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.152     7.371 r  an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.097    11.468    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    15.193 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.193    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.273ns (44.388%)  route 5.353ns (55.612%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.717     5.320    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  divclk_reg[27]/Q
                         net (fo=2, routed)           0.919     6.695    divclk_reg_n_0_[27]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.819 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          2.626     9.444    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.568 r  ld_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.809    11.377    ld_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    14.946 r  ld_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.946    ld[15]
    V11                                                               r  ld[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 4.433ns (46.468%)  route 5.107ns (53.532%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.547     7.319    p_16_in[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.443 r  segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.194     8.637    segs_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.152     8.789 r  segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.365    11.155    segs_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    14.856 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.856    segs[4]
    K16                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 4.517ns (47.988%)  route 4.896ns (52.012%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.524     7.296    p_16_in[0]
    SLICE_X0Y75          LUT6 (Prop_lut6_I4_O)        0.124     7.420 r  segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.029     8.449    segs_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.152     8.601 r  segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.342    10.944    segs_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.729 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.729    segs[6]
    T10                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.356ns  (logic 4.257ns (45.497%)  route 5.099ns (54.503%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.717     5.320    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  divclk_reg[27]/Q
                         net (fo=2, routed)           0.919     6.695    divclk_reg_n_0_[27]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.819 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.571     8.390    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     8.514 r  ld_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.609    11.123    ld_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.675 r  ld_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.675    ld[2]
    J13                                                               r  ld[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.471ns (47.924%)  route 4.859ns (52.076%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.547     7.319    p_16_in[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.443 r  segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.192     8.635    segs_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.152     8.787 r  segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.120    10.906    segs_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    14.646 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.646    segs[0]
    L18                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.258ns (46.585%)  route 4.883ns (53.415%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.717     5.320    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  divclk_reg[27]/Q
                         net (fo=2, routed)           0.919     6.695    divclk_reg_n_0_[27]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.819 f  ld_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          2.098     8.917    ld_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.041 r  ld_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.906    ld_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.460 r  ld_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.460    ld[13]
    V14                                                               r  ld[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.259ns (46.595%)  route 4.882ns (53.405%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.524     7.296    p_16_in[0]
    SLICE_X0Y75          LUT6 (Prop_lut6_I4_O)        0.124     7.420 r  segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.029     8.449    segs_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.124     8.573 r  segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.328    10.902    segs_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.457 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.457    segs[5]
    R10                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.265ns (46.806%)  route 4.847ns (53.194%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.713     5.316    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  divclk_reg[14]/Q
                         net (fo=13, routed)          1.547     7.319    p_16_in[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.443 r  segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.192     8.635    segs_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.759 r  segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.108    10.866    segs_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.427 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.427    segs[1]
    T11                                                               r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divclk_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.437ns (78.303%)  route 0.398ns (21.697%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[26]/Q
                         net (fo=17, routed)          0.080     1.739    slow_bits[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ld_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.103    ld_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.354 r  ld_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.354    ld[3]
    N14                                                               r  ld[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.438ns (75.177%)  route 0.475ns (24.823%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[26]/Q
                         net (fo=17, routed)          0.156     1.816    slow_bits[3]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  ld_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.179    ld_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.432 r  ld_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.432    ld[4]
    R18                                                               r  ld[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.437ns (71.308%)  route 0.578ns (28.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.597     1.516    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  divclk_reg[16]/Q
                         net (fo=16, routed)          0.253     1.911    p_16_in[2]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.956 r  an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.280    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.531 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.531    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.381ns (63.858%)  route 0.781ns (36.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[25]/Q
                         net (fo=18, routed)          0.781     2.441    dp_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.680 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    dp
    H15                                                               r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.422ns (64.233%)  route 0.792ns (35.767%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[26]/Q
                         net (fo=17, routed)          0.293     1.953    slow_bits[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.998 r  ld_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.496    ld_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.732 r  ld_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.732    ld[1]
    K15                                                               r  ld[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.420ns (64.046%)  route 0.797ns (35.954%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.597     1.516    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  divclk_reg[16]/Q
                         net (fo=16, routed)          0.469     2.126    p_16_in[2]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.045     2.171 r  segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.500    segs_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.734 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.734    segs[2]
    P15                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.438ns (64.476%)  route 0.792ns (35.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.597     1.516    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  divclk_reg[16]/Q
                         net (fo=16, routed)          0.474     2.131    p_16_in[2]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.045     2.176 r  an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.495    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.747 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.747    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.422ns (62.322%)  route 0.860ns (37.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.597     1.516    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  divclk_reg[16]/Q
                         net (fo=16, routed)          0.251     1.909    p_16_in[2]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.954 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.562    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.799 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.799    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.441ns (62.878%)  route 0.851ns (37.122%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[24]/Q
                         net (fo=17, routed)          0.499     2.159    slow_bits[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.204 r  ld_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.555    ld_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.810 r  ld_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.810    ld[9]
    T15                                                               r  ld[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divclk_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.407ns (60.918%)  route 0.903ns (39.082%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.599     1.518    board_clk
    SLICE_X0Y83          FDCE                                         r  divclk_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  divclk_reg[26]/Q
                         net (fo=17, routed)          0.294     1.954    slow_bits[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.999 r  ld_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.607    ld_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.829 r  ld_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.829    ld[0]
    H17                                                               r  ld[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_port

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[0]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.477ns (47.318%)  route 1.644ns (52.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.644     3.121    btnC_IBUF
    SLICE_X0Y77          FDCE                                         f  divclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.591     5.014    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[1]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.477ns (47.318%)  route 1.644ns (52.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.644     3.121    btnC_IBUF
    SLICE_X0Y77          FDCE                                         f  divclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.591     5.014    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[2]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.477ns (47.318%)  route 1.644ns (52.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.644     3.121    btnC_IBUF
    SLICE_X0Y77          FDCE                                         f  divclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.591     5.014    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[3]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.477ns (47.318%)  route 1.644ns (52.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.644     3.121    btnC_IBUF
    SLICE_X0Y77          FDCE                                         f  divclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.591     5.014    board_clk
    SLICE_X0Y77          FDCE                                         r  divclk_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[4]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 1.477ns (49.556%)  route 1.503ns (50.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.503     2.980    btnC_IBUF
    SLICE_X0Y78          FDCE                                         f  divclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.593     5.016    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[5]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 1.477ns (49.556%)  route 1.503ns (50.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.503     2.980    btnC_IBUF
    SLICE_X0Y78          FDCE                                         f  divclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.593     5.016    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[6]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 1.477ns (49.556%)  route 1.503ns (50.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.503     2.980    btnC_IBUF
    SLICE_X0Y78          FDCE                                         f  divclk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.593     5.016    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[7]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 1.477ns (49.556%)  route 1.503ns (50.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.503     2.980    btnC_IBUF
    SLICE_X0Y78          FDCE                                         f  divclk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.593     5.016    board_clk
    SLICE_X0Y78          FDCE                                         r  divclk_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[10]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.829ns  (logic 1.477ns (52.197%)  route 1.352ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.352     2.829    btnC_IBUF
    SLICE_X0Y79          FDCE                                         f  divclk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.594     5.017    board_clk
    SLICE_X0Y79          FDCE                                         r  divclk_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[11]/CLR
                            (recovery check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.829ns  (logic 1.477ns (52.197%)  route 1.352ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          1.352     2.829    btnC_IBUF
    SLICE_X0Y79          FDCE                                         f  divclk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.594     5.017    board_clk
    SLICE_X0Y79          FDCE                                         r  divclk_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[16]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.357%)  route 0.428ns (63.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.428     0.672    btnC_IBUF
    SLICE_X0Y81          FDCE                                         f  divclk_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.868     2.033    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[17]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.357%)  route 0.428ns (63.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.428     0.672    btnC_IBUF
    SLICE_X0Y81          FDCE                                         f  divclk_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.868     2.033    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[18]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.357%)  route 0.428ns (63.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.428     0.672    btnC_IBUF
    SLICE_X0Y81          FDCE                                         f  divclk_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.868     2.033    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[19]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.357%)  route 0.428ns (63.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.428     0.672    btnC_IBUF
    SLICE_X0Y81          FDCE                                         f  divclk_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.868     2.033    board_clk
    SLICE_X0Y81          FDCE                                         r  divclk_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[12]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.244ns (33.858%)  route 0.478ns (66.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.478     0.722    btnC_IBUF
    SLICE_X0Y80          FDCE                                         f  divclk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.867     2.032    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[13]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.244ns (33.858%)  route 0.478ns (66.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.478     0.722    btnC_IBUF
    SLICE_X0Y80          FDCE                                         f  divclk_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.867     2.032    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[14]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.244ns (33.858%)  route 0.478ns (66.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.478     0.722    btnC_IBUF
    SLICE_X0Y80          FDCE                                         f  divclk_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.867     2.032    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[15]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.244ns (33.858%)  route 0.478ns (66.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.478     0.722    btnC_IBUF
    SLICE_X0Y80          FDCE                                         f  divclk_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.867     2.032    board_clk
    SLICE_X0Y80          FDCE                                         r  divclk_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[20]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.244ns (33.229%)  route 0.491ns (66.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.491     0.736    btnC_IBUF
    SLICE_X0Y82          FDCE                                         f  divclk_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.869     2.034    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divclk_reg[21]/CLR
                            (removal check against rising-edge clock clk_port  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.244ns (33.229%)  route 0.491ns (66.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btnC_IBUF_inst/O
                         net (fo=28, routed)          0.491     0.736    btnC_IBUF
    SLICE_X0Y82          FDCE                                         f  divclk_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_port rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_port (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.869     2.034    board_clk
    SLICE_X0Y82          FDCE                                         r  divclk_reg[21]/C





