Library ieee;
Use ieee.std_logic_1164.all;

entity maq IS
PORT  (ck, sobe, rst   :  IN std_logic;
		q :  OUT std_logic_VECTOR(1 DOWNTO 0)
		);
end maq;
