# system info e40 on 2016.08.21.08:30:48
system_info:
name,value
DEVICE,10AX115U3F45E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1471793428
#
#
# Files generated for e40 on 2016.08.21.08:30:48
files:
filepath,kind,attributes,module,is_top
sim/e40.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,e40,true
alt_eth_ultra_160/sim/aldec/alt_aeu_40_adapter_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_adapter_rx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_adapter_tx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_rx2to4.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_rx2to4fifo.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_sopfifo.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_tx4to2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_tx4to2fifo.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_csr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_ctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_dp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_qctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_efc_top.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_top.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_pipe_line.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_csr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_ctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_dfsm.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_dpipe.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_idp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_lctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_odp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_qctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_avl_filter.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_clks_40.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_fifo_depth_40.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_rx_40.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_status_sync.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sync_arst.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_bip_xor_2way.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_hproc_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_chk_pkt.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_link_fault_det.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_link_fault_gen.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_rx_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_rx_csr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_stats_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_tx_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_tx_csr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_stats_reg.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_tx_error.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_xlgmii_custom_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_dform.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_tx_pkt_40.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/crc32_z64_x2_unreg.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ecrc_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_dic_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_frac_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_frac_2_8.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_gap_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_ins4preamble_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_ins_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_preamble_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/ectrl_tag_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/shifter_40ge_gbx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_align_40.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_capture.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_gb_40_66_x2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_interval_timer.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pcs_ber.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pcs_ber_cnt_ns.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pcs_ber_sm.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_rx_pcs_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sane_block_decode.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_sane_block_encode.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_stripe_2way.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_tx_pcs_2.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_tx_tagger_2way.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_vlane_id.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_counter.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_csr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_ctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_dp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_qctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_top.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_mspipe.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_csr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_ctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_dpipe.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_idp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_lctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_odp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_qctrl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_adj_offset.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_adp_ff.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_chk_sum.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_cor_chksum.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_cyc_ahd.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_dly_3_cyc.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_dly_mlab.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_fld_mod.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_fld_shl.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_fld_shr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_2calc.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_extr.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_fld.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_tx.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/alt_aeu_wd_match.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aldec/sc_fifo_ptp.v,VERILOG,ALDEC_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_adapter_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_adapter_rx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_adapter_tx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_rx2to4.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_rx2to4fifo.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_sopfifo.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_tx4to2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_tx4to2fifo.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_csr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_ctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_dp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_qctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_efc_top.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_top.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_pipe_line.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_csr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_ctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_dfsm.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_dpipe.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_idp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_lctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_odp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_qctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_avl_filter.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_eth_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_top.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_clks_40.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_fifo_depth_40.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_rx_40.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_status_sync.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sync_arst.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_bip_xor_2way.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_hproc_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_chk_pkt.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_link_fault_det.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_link_fault_gen.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_rx_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_rx_csr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_stats_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_tx_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_tx_csr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_stats_reg.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_tx_error.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_xlgmii_custom_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_dform.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_tx_pkt_40.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/crc32_z64_x2_unreg.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ecrc_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_dic_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_frac_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_frac_2_8.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_gap_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_ins4preamble_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_ins_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_preamble_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/ectrl_tag_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/shifter_40ge_gbx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_align_40.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_capture.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_gb_40_66_x2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_interval_timer.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_assembly.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_ber.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_ber_cnt_ns.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_ber_sm.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_rx_pcs_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sane_block_decode.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_sane_block_encode.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_stripe_2way.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_tx_pcs_2.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_tx_tagger_2way.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_vlane_id.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_counter.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_csr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_ctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_dp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_qctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_top.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_mspipe.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_csr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_ctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_dpipe.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_idp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_lctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_odp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_qctrl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/a10_40bit_4pack.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/e40_io_frame_40.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/e40_reco.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/s5xcvr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/s5_40bit_4pack.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/s5_40bit_trip_raw.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_adj_offset.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_adp_ff.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_chk_sum.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_cor_chksum.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_cyc_ahd.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_dly_3_cyc.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_dly_mlab.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_fld_mod.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_fld_shl.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_fld_shr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_2calc.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_extr.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_fld.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_tx.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/alt_aeu_wd_match.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mentor/sc_fifo_ptp.v,VERILOG,MENTOR_SPECIFIC,alt_aeu_40_top,false
alt_eth_ultra_160/sim/a10mlab.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/a10_5way_register.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/accum.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aclr_filter.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/agtb_16.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/agtb_8.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/align_16.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_delay_dynamic_m20k.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/and_r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/aneb_18.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/bip_xor.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/bip_xor_5way.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/capture.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/capture_m20k.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/clos_20.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/clos_20_perm.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/clos_20_unperm.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/cntr.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/compressor_4to3.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_byte_roll.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_d64_sig.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_rev_1.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_rev_2.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_rev_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_z64_x1.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_z64_x2.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_z64_x3.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_z64_x4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/crc32_z64_xn.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/cross_handshake.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/cross_mlab.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/cross_sparse_valid.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/cross_strobe.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/dcfifo_mlab.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/dcfifo_mlab_ack.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/delay_dynamic.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/delay_mlab.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/delay_regs.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/delay_regs_ena.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/descrambler.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/descrambler_wys.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/dip8_32.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/divider.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/ecrc_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/ectrl_frac_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/ectrl_tag_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eq_10_const.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eq_18.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eq_18_const.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eq_5_ena.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eth_reframe.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eth_tx_tagger.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eth_tx_tagger_5way.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eth_unframe.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/frequency_monitor.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/gb_16_66_x5.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/grace_period_16.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/grace_period_64.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/grace_period_8.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/gray_cntr_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/gray_cntr_4_sl.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/gray_cntr_5_sl.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/gray_to_bin_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/gray_to_bin_5.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/interval_timer.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/jtag_bytes.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/jtag_master.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/jtag_shift_reg.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/lfsr.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mix_odd_even.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mlab_32word_32bit.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mx16r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mx4r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mx5r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/mx8r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/neq_5_ena.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/opposite_18.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/opposite_3.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/opposite_36.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/or_r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/pgen.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/reg_tree.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/reset_delay.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/reverse_bits.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/reverse_bytes.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/s5mlab.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/s5_5way_register.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/scfifo_a10m20k.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/scfifo_mlab.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/scfifo_s5m20k.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/scrambler.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sep_odd_even.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/serif_master.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/serif_slave.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/serif_slave_async.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/serif_tap.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/shifter_100ge_gbx.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sim_block_decoder.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sim_block_decoder_ns.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sim_mii_decode_multiple.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/stacker2.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/stat_ram_16x64b.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/stripe_5way.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sync_regs.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sync_regs_aclr_m2.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/sync_regs_m2.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/uart.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/vlane_id.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/watchdog_timer.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/wys_lut.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xbar_4.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xbar_5.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_2tick.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_2tick_b.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_2tick_t.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_lut.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_r.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_r_b.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/xor_r_t.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/build_stp.tcl,OTHER,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_aeu_40_eth_2.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_aeu_40_top.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/eth_40g_a10.txt,OTHER,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_aeu_40_pcs_assembly.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_aeu_40_rx_pcs_2.hex,HEX,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_aeu_40_rx_pcs_2.ocp,OTHER,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/alt_aeu_40_rx_pcs_2_full_skew.hex,HEX,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/a10_40bit_4pack.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/e40_io_frame_40.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/e40_reco.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/s5xcvr.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/s5_40bit_4pack.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/s5_40bit_trip_raw.v,VERILOG,,alt_aeu_40_top,false
alt_eth_ultra_160/sim/e40_tx_pll_644.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,e40_tx_pll_644,false
alt_eth_ultra_160/sim/e40_rx_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,e40_rx_pll,false
alt_eth_ultra_160/sim/arria10_atx_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,arria10_atx_pll,false
alt_eth_ultra_160/sim/gx_a10_40g_644.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,gx_a10_40g_644,false
altera_iopll_160/sim/e40_altera_iopll_160_h3enegy.vo,VERILOG,,e40_altera_iopll_160_h3enegy,false
altera_iopll_160/sim/e40_altera_iopll_160_gqiavfy.vo,VERILOG,,e40_altera_iopll_160_gqiavfy,false
altera_xcvr_atx_pll_a10_160/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/plain_files.txt,OTHER,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/mentor_files.txt,OTHER,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/cadence_files.txt,OTHER,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/synopsys_files.txt,OTHER,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/aldec_files.txt,OTHER,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/e40_altera_xcvr_atx_pll_a10_160_fb7adsq.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_atx_pll_rcfg_opt_logic_fb7adsq.sv,SYSTEM_VERILOG,,e40_altera_xcvr_atx_pll_a10_160_fb7adsq,false
altera_xcvr_native_a10_160/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/twentynm_pma.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/plain_files.txt,OTHER,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/mentor_files.txt,OTHER,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/cadence_files.txt,OTHER,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/synopsys_files.txt,OTHER,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/aldec_files.txt,OTHER,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/e40_altera_xcvr_native_a10_160_pzsqwza.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_rcfg_opt_logic_pzsqwza.sv,SYSTEM_VERILOG,,e40_altera_xcvr_native_a10_160_pzsqwza,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
e40.alt_eth_ultra_0,alt_aeu_40_top
e40.alt_eth_ultra_0.arria10_atx_pll,arria10_atx_pll
e40.alt_eth_ultra_0.arria10_atx_pll.arria10_atx_pll,e40_altera_xcvr_atx_pll_a10_160_fb7adsq
e40.alt_eth_ultra_0.e40_rx_pll,e40_rx_pll
e40.alt_eth_ultra_0.e40_rx_pll.e40_rx_pll,e40_altera_iopll_160_gqiavfy
e40.alt_eth_ultra_0.e40_tx_pll_644,e40_tx_pll_644
e40.alt_eth_ultra_0.e40_tx_pll_644.e40_tx_pll_644,e40_altera_iopll_160_h3enegy
e40.alt_eth_ultra_0.gx_a10_40g_644,gx_a10_40g_644
e40.alt_eth_ultra_0.gx_a10_40g_644.gx_a10_40g_644,e40_altera_xcvr_native_a10_160_pzsqwza
