{
	"finish__design__instance__count__class:antenna_cell": 15,
	"finish__design__instance__area__class:antenna_cell": 84.672,
	"finish__design__instance__count__class:buffer": 19,
	"finish__design__instance__area__class:buffer": 999.13,
	"finish__design__instance__count__class:clock_buffer": 23,
	"finish__design__instance__area__class:clock_buffer": 3369.95,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 1713.2,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 282.24,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 220.147,
	"finish__design__instance__count__class:sequential_cell": 152,
	"finish__design__instance__area__class:sequential_cell": 13177.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 281,
	"finish__design__instance__area__class:multi_input_combinational_cell": 13970.9,
	"finish__design__instance__count": 543,
	"finish__design__instance__area": 33818,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.8462,
	"finish__clock__skew__setup": 0.00704542,
	"finish__clock__skew__hold": 0.00704542,
	"finish__timing__drv__max_slew_limit": 0.747637,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.957109,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 10,
	"finish__power__internal__total": 0.085638,
	"finish__power__switching__total": 0.0294569,
	"finish__power__leakage__total": 2.73596e-06,
	"finish__power__total": 0.115098,
	"finish__design__io": 29,
	"finish__design__die__area": 5.02771e+06,
	"finish__design__core__area": 5.00129e+06,
	"finish__design__instance__count": 6324,
	"finish__design__instance__area": 66450.6,
	"finish__design__instance__count__stdcell": 6324,
	"finish__design__instance__area__stdcell": 66450.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0132867,
	"finish__design__instance__utilization__stdcell": 0.0132867,
	"finish__design__rows": 443,
	"finish__design__rows:GF018hv5v_green_sc9": 443,
	"finish__design__sites": 1772000,
	"finish__design__sites:GF018hv5v_green_sc9": 1772000,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}