Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 20 20:20:52 2020
| Host         : DESKTOP-7QAIPHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zybo_with_pmodda2_wrapper_timing_summary_routed.rpt -pb zybo_with_pmodda2_wrapper_timing_summary_routed.pb -rpx zybo_with_pmodda2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_with_pmodda2_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.369        0.000                      0                 2024        0.026        0.000                      0                 2024        4.020        0.000                       0                  1021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.369        0.000                      0                 2013        0.026        0.000                      0                 2013        4.020        0.000                       0                  1009  
clk_fpga_1         14.853        0.000                      0                   11        0.187        0.000                      0                   11        9.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          6.429        0.000                      0                    1        0.454        0.000                      0                    1  
clk_fpga_0    clk_fpga_1          3.882        0.000                      0                   11        0.081        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 2.379ns (37.232%)  route 4.011ns (62.768%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.481 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.598     9.079    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.332     9.411 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.411    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118    12.779    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.375ns (37.184%)  route 4.012ns (62.816%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.473 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.600     9.072    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.336     9.408 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.408    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118    12.779    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.290ns (35.964%)  route 4.077ns (64.036%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.397 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.665     9.061    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.327     9.388 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.388    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.118    12.779    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.463ns (39.062%)  route 3.842ns (60.938%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.275 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.590 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.430     9.019    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.307     9.326 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.326    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.081    12.742    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 2.347ns (37.100%)  route 3.979ns (62.900%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.275 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.494 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.567     9.060    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.287     9.347 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.347    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118    12.779    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.463ns (39.078%)  route 3.840ns (60.922%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.275 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.598 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.427     9.025    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.299     9.324 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.324    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.118    12.779    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.238ns (35.828%)  route 4.008ns (64.171%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.377 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.596     8.972    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.295     9.267 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.267    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.079    12.740    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.373ns (38.236%)  route 3.833ns (61.764%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.158 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.275 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.275    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.514 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.421     8.934    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.293     9.227 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.227    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y47          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.118    12.779    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 2.141ns (34.878%)  route 3.998ns (65.122%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.713     3.021    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.559     4.999    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.296     5.295 f  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.645     5.941    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.150     6.091 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.208     7.299    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.326     7.625 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.625    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.268 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.585     8.853    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.307     9.160 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.160    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.507    12.699    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.079    12.740    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.706ns (29.911%)  route 3.997ns (70.089%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.765     3.073    zybo_with_pmodda2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.747     6.153    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y45         LUT5 (Prop_lut5_I1_O)        0.124     6.277 r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.512     6.789    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X20Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.913 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.186     8.099    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.554     8.776    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.542    12.734    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y51          FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X5Y51          FDRE (Setup_fdre_C_CE)      -0.205    12.491    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  3.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.372%)  route 0.161ns (41.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.584     0.925    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.161     1.214    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.312 r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.312    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y49          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.854     1.224    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.584     0.925    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.241     1.293    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X4Y49          SRL16E                                       r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.854     1.224    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.258    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.508%)  route 0.223ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.584     0.925    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.223     1.275    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X5Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.853     1.223    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.018     1.212    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.564     0.905    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.168     1.213    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y39          SRLC32E                                      r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.832     1.202    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.757%)  route 0.263ns (67.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.584     0.925    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.263     1.315    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X5Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.853     1.223    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.025     1.219    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]/Q
                         net (fo=1, routed)           0.052     1.095    zybo_with_pmodda2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.140 r  zybo_with_pmodda2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.140    zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X16Y38         FDRE                                         r  zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.829     1.199    zybo_with_pmodda2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.284     0.915    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.121     1.036    zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.755%)  route 0.282ns (60.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.584     0.925    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.282     1.347    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.392 r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.392    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X3Y49          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.854     1.224    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    zybo_with_pmodda2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[28]/Q
                         net (fo=1, routed)           0.056     1.099    zybo_with_pmodda2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[3]
    SLICE_X16Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.144 r  zybo_with_pmodda2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.144    zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data[28]
    SLICE_X16Y38         FDRE                                         r  zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.829     1.199    zybo_with_pmodda2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.284     0.915    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.120     1.035    zybo_with_pmodda2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.584     0.925    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.120     1.185    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X0Y42          SRLC32E                                      r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.850     1.220    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.073    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.583     0.924    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.193     1.257    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y42          SRLC32E                                      r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.850     1.220    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y37   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y37   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y34   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y49   zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y49   zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    zybo_with_pmodda2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       14.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.168ns (25.550%)  route 3.403ns (74.450%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.906     4.401    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.152     4.553 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.845     5.397    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X17Y36         LUT6 (Prop_lut6_I4_O)        0.348     5.745 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.575     6.320    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.150     6.470 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           1.078     7.548    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.249    22.401    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.961ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.459ns (31.152%)  route 3.225ns (68.848%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.713     4.109    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.327     4.436 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.909     5.345    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]
    SLICE_X16Y36         LUT4 (Prop_lut4_I1_O)        0.358     5.703 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.571     6.274    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I2_O)        0.355     6.629 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           1.031     7.661    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.268    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)       -0.031    22.622    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         22.622    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 14.961    

Slack (MET) :             15.071ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.202ns (26.242%)  route 3.378ns (73.758%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.713     4.109    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.327     4.436 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.090     5.526    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.332     5.858 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.473     6.331    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X17Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.455 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           1.103     7.557    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.290    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)       -0.047    22.628    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.402ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.795ns (19.642%)  route 3.252ns (80.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.916     4.411    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.535 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.455     5.990    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I3_O)        0.153     6.143 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.882     7.024    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)       -0.223    22.427    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                 15.402    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.966ns (23.401%)  route 3.162ns (76.599%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          1.388     4.784    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.083 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__1/O
                         net (fo=1, routed)           0.842     5.925    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.932     6.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.105 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     7.105    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.031    22.681    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.940ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.202ns (31.505%)  route 2.613ns (68.495%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.713     4.109    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.327     4.436 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.095     5.531    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.332     5.863 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.806     6.668    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.792 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     6.792    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.268    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.079    22.732    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.940    

Slack (MET) :             15.965ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.966ns (25.849%)  route 2.771ns (74.151%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          1.484     4.880    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X12Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.179 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__0/O
                         net (fo=1, routed)           0.551     5.730    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__0_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.854 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.736     6.590    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     6.714    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.029    22.679    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.679    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 15.965    

Slack (MET) :             16.203ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.766ns (21.876%)  route 2.736ns (78.124%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.916     4.411    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.535 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.820     6.355    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.479 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     6.479    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.268    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)        0.029    22.682    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.682    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                 16.203    

Slack (MET) :             16.221ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.142ns (32.101%)  route 2.416ns (67.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.665     4.160    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X16Y36         LUT2 (Prop_lut2_I0_O)        0.152     4.312 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           1.080     5.393    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]
    SLICE_X16Y36         LUT5 (Prop_lut5_I3_O)        0.348     5.741 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.670     6.411    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.535 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000     6.535    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.290    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.081    22.756    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         22.756    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                 16.221    

Slack (MET) :             16.550ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 1.142ns (36.227%)  route 2.010ns (63.773%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.906     4.401    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.152     4.553 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.440     4.992    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X17Y36         LUT6 (Prop_lut6_I4_O)        0.348     5.340 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.665     6.005    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.129 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     6.129    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.029    22.679    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         22.679    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                 16.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.134     1.174    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.219 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     1.219    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism             -0.283     0.913    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.120     1.033    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/Q
                         net (fo=2, routed)           0.168     1.209    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sclk
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.254 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     1.254    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism             -0.296     0.900    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.091     0.991    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.389%)  route 0.125ns (33.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.125     1.172    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.098     1.270 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.270    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism             -0.281     0.915    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.092     1.007    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.246ns (66.210%)  route 0.126ns (33.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.126     1.173    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.098     1.271 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.271    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism             -0.281     0.915    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.091     1.006    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.203     1.243    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X17Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.288 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.288    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.091     0.991    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.246ns (56.160%)  route 0.192ns (43.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.192     1.240    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X16Y35         LUT4 (Prop_lut4_I1_O)        0.098     1.338 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.338    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.121     1.036    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.233     1.297    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.342 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.342    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.121     1.021    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.185ns (24.133%)  route 0.582ns (75.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.272     1.312    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.044     1.356 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.310     1.666    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism             -0.283     0.913    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)        -0.008     0.905    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.227ns (24.447%)  route 0.702ns (75.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.280     1.308    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X17Y35         LUT4 (Prop_lut4_I0_O)        0.099     1.407 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.422     1.828    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.075     0.975    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.209ns (22.190%)  route 0.733ns (77.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          0.211     1.274    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X16Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.319 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.522     1.841    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.059     0.959    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.883    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y35   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y36   zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.773ns (25.922%)  route 2.209ns (74.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.669     2.977    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          2.209     5.664    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.295     5.959 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.959    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X13Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.504    12.696    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.696    
                         clock uncertainty           -0.337    12.359    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.029    12.388    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  6.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.246ns (20.758%)  route 0.939ns (79.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.939     1.987    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.098     2.085 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.085    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X13Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.832     1.202    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.337     1.539    
    SLICE_X13Y38         FDRE (Hold_fdre_C_D)         0.091     1.630    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.238ns  (logic 1.104ns (21.075%)  route 4.134ns (78.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.637    15.074    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.150    15.224 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.845    16.068    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X17Y36         LUT6 (Prop_lut6_I4_O)        0.348    16.416 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.575    16.991    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.150    17.141 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           1.078    18.219    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.249    22.101    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         22.101    
                         arrival time                         -18.219    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.449ns  (logic 1.319ns (24.206%)  route 4.130ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.619    15.056    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X17Y35         LUT2 (Prop_lut2_I1_O)        0.150    15.206 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.909    16.115    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]
    SLICE_X16Y36         LUT4 (Prop_lut4_I1_O)        0.358    16.473 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.571    17.044    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I2_O)        0.355    17.399 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           1.031    18.430    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)       -0.031    22.319    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -18.430    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.346ns  (logic 1.062ns (19.866%)  route 4.284ns (80.134%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.619    15.056    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X17Y35         LUT2 (Prop_lut2_I1_O)        0.150    15.206 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.090    16.295    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.332    16.627 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.473    17.100    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X17Y35         LUT4 (Prop_lut4_I2_O)        0.124    17.224 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           1.103    18.327    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)       -0.047    22.303    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.682ns  (logic 1.045ns (22.318%)  route 3.637ns (77.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.887    15.324    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y36         LUT2 (Prop_lut2_I1_O)        0.117    15.441 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           1.080    16.521    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]
    SLICE_X16Y36         LUT5 (Prop_lut5_I3_O)        0.348    16.869 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.670    17.539    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.663 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000    17.663    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.081    22.431    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                         -17.663    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.371ns  (logic 0.733ns (16.771%)  route 3.638ns (83.229%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.301    14.738    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y35         LUT5 (Prop_lut5_I0_O)        0.124    14.862 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.455    16.317    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I3_O)        0.153    16.470 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.882    17.352    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)       -0.223    22.127    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                         -17.352    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.581ns  (logic 1.062ns (23.184%)  route 3.519ns (76.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.619    15.056    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X17Y35         LUT2 (Prop_lut2_I1_O)        0.150    15.206 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.095    16.300    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.332    16.632 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.806    17.438    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I2_O)        0.124    17.562 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000    17.562    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.079    22.429    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         22.429    
                         arrival time                         -17.562    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.112ns  (logic 1.045ns (25.414%)  route 3.067ns (74.586%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.887    15.324    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y36         LUT2 (Prop_lut2_I1_O)        0.117    15.441 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.515    15.956    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.348    16.304 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.665    16.969    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.093 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000    17.093    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.029    22.379    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.953ns  (logic 1.078ns (27.267%)  route 2.875ns (72.733%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.637    15.074    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.150    15.224 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.678    15.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X17Y36         LUT6 (Prop_lut6_I4_O)        0.348    16.249 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.561    16.810    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.934 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000    16.934    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)        0.029    22.379    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.650ns  (logic 0.704ns (19.286%)  route 2.946ns (80.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.014    15.451    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.575 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.932    16.507    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.631 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000    16.631    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.031    22.381    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -16.631    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.336%)  route 2.758ns (79.664%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        1.673    12.981    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456    13.437 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.022    15.459    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.736    16.319    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    16.443 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000    16.443    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.495    22.688    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.029    22.379    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -16.443    
  -------------------------------------------------------------------
                         slack                                  5.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.276ns (34.314%)  route 0.528ns (65.686%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.560     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/Q
                         net (fo=1, routed)           0.112     1.154    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/data0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.199 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0/O
                         net (fo=1, routed)           0.167     1.366    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.411 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.249     1.660    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.705 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.705    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.091     1.624    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.276ns (26.466%)  route 0.767ns (73.534%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.559     0.900    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[2]/Q
                         net (fo=1, routed)           0.272     1.312    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg[2]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.357 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__1/O
                         net (fo=1, routed)           0.170     1.527    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.572 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.325     1.897    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.942 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.942    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.092     1.625    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.835%)  route 0.857ns (82.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.857     1.899    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X17Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.944 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.944    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.091     1.624    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.190ns (19.617%)  route 0.779ns (80.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.469     1.511    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.049     1.560 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.310     1.870    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)        -0.008     1.525    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.817%)  route 0.920ns (83.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.920     1.963    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.045     2.008 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000     2.008    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.121     1.654    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.769%)  route 0.923ns (83.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.923     1.966    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.011 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     2.011    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.121     1.654    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.186ns (16.187%)  route 0.963ns (83.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.963     2.006    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.051 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     2.051    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X16Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.120     1.653    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.189ns (16.675%)  route 0.944ns (83.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.555     1.598    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.048     1.646 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.389     2.035    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y36         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.013     1.546    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.276ns (22.699%)  route 0.940ns (77.301%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.469     1.511    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.556 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           0.276     1.832    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.195     2.072    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.117 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     2.117    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.091     1.624    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.186ns (14.633%)  route 1.085ns (85.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1009, routed)        0.561     0.901    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.664     1.706    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X17Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.751 r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.422     2.173    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_with_pmodda2_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zybo_with_pmodda2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_with_pmodda2_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.826     1.196    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X17Y35         FDRE                                         r  zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.337     1.533    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.075     1.608    zybo_with_pmodda2_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.564    





