#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 18 23:49:57 2024
# Process ID: 41892
# Current directory: C:/FPGA/elevator_controller
# Command line: vivado.exe -source rebuild.tcl
# Log file: C:/FPGA/elevator_controller/vivado.log
# Journal file: C:/FPGA/elevator_controller\vivado.jou
# Running On: DESKTOP-RQ2O174, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 68471 MB
#-----------------------------------------------------------
start_gui
source rebuild.tcl
# proc checkRequiredFiles { origin_dir} {
#   set status true
#   set files [list \
#  "[file normalize "$origin_dir/rtl/ElevatorController.vhd"]"\
#  "[file normalize "$origin_dir/rtl/ElevatorSimulator.vhd"]"\
#  "[file normalize "$origin_dir/cons/Basys3_Master.xdc"]"\
#  "[file normalize "$origin_dir/rtl/TestBench.vhd"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find remote file $ifile "
#       set status false
#     }
#   }
# 
#   return $status
# }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "project"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "rebuild.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/project"]"
# set validate_required 0
# if { $validate_required } {
#   if { [checkRequiredFiles $origin_dir] } {
#     puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
#   } else {
#     puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
#     return
#   }
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7a35tcpg236-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.188 ; gain = 493.871
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "digilentinc.com:basys3:part0:1.2" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_resource_estimation" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "feature_set" -value "FeatureSet_Classic" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "platform.board_id" -value "basys3" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "sim_compile_state" -value "1" -objects $obj
# set_property -name "target_language" -value "VHDL" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/rtl/ElevatorController.vhd"] \
#  [file normalize "${origin_dir}/rtl/ElevatorSimulator.vhd"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/rtl/ElevatorController.vhd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "VHDL" -objects $file_obj
# set file "$origin_dir/rtl/ElevatorSimulator.vhd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "VHDL" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
# set_property -name "top" -value "ElevatorController" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "$origin_dir/cons/Basys3_Master.xdc"]"
# set file_added [add_files -norecurse -fileset $obj [list $file]]
# set file "$origin_dir/cons/Basys3_Master.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/rtl/TestBench.vhd"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/rtl/TestBench.vhd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "VHDL" -objects $file_obj
# set obj [get_filesets sim_1]
# set_property -name "top" -value "TestBench" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "150 s" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7a35tcpg236-1 -flow {Vivado Synthesis 2023} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2023" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# 
# }
# set obj [get_runs synth_1]
# set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7a35tcpg236-1 -flow {Vivado Implementation 2023} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2023" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "options.verbose" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.report_unconstrained" -value "1" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:project
# if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets [ list "drc_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets [ list "power_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets [ list "timing_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
# set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
# set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorSimulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorSimulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1703.020 ; gain = 21.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.488 ; gain = 9.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1723.172 ; gain = 3.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.824 ; gain = 2.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
set_property file_type VHDL [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
set_property file_type {VHDL 2008} [get_files  C:/FPGA/elevator_controller/rtl/TestBench.vhd]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3457] index 3 is out of array constraint 2 downto 0 for target 'up_req' [C:/FPGA/elevator_controller/rtl/TestBench.vhd:139]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3457] index 3 is out of array constraint 2 downto 0 for target 'up_req' [C:/FPGA/elevator_controller/rtl/TestBench.vhd:139]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3457] index 3 is out of array constraint 2 downto 0 for target 'up_req' [C:/FPGA/elevator_controller/rtl/TestBench.vhd:139]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3457] index 3 is out of array constraint 2 downto 0 for target 'up_req' [C:/FPGA/elevator_controller/rtl/TestBench.vhd:141]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type VHDL [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:86]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:87]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:88]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:90]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:91]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:92]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:93]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:128]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:129]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:130]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:131]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.754 ; gain = 12.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.up_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:128]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.dn_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:129]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.go_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:130]
ERROR: [VRFC 10-8440] illegal selection of element 'elevatorcontroller.pr_reqs' in external name [C:/FPGA/elevator_controller/rtl/TestBench.vhd:131]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.871 ; gain = 3.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
ERROR: [VRFC 10-9310] prefix of 'image' should denote a scalar type [C:/FPGA/elevator_controller/rtl/TestBench.vhd:163]
ERROR: [VRFC 10-9310] prefix of 'image' should denote a scalar type [C:/FPGA/elevator_controller/rtl/TestBench.vhd:164]
ERROR: [VRFC 10-9310] prefix of 'image' should denote a scalar type [C:/FPGA/elevator_controller/rtl/TestBench.vhd:165]
ERROR: [VRFC 10-9310] prefix of 'image' should denote a scalar type [C:/FPGA/elevator_controller/rtl/TestBench.vhd:166]
ERROR: [VRFC 10-9458] unit 'behavior' is ignored due to previous errors [C:/FPGA/elevator_controller/rtl/TestBench.vhd:35]
INFO: [VRFC 10-8704] VHDL file 'C:/FPGA/elevator_controller/rtl/TestBench.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
Note: Current UP_REQS: 000
Time: 0 ps  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 0 ps  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 0 ps  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 0 ps  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 1 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 1 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 1 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 1 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 1500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 1500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 1500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 1500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 100
Time: 2 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 2 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 2 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 2 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 100
Time: 2500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 2500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 2500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 2500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 3 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 3 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 3 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 3 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 3500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 3500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 3500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 3500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 4 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 4 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 4 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 4 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 4500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 4500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 4500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 4500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 5 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 5 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0010
Time: 5 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 5 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 5500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 5500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 5500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 5500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 6 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 6 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 6 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 6 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 6500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 6500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 6500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 6500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 7 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 7 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 7 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 7 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 7500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 7500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 7500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 7500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 8 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 8 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 8 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 8 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 8500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 8500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 8500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 8500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 9 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 9 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 9 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 9 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 9500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 9500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 9500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 9500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 10 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 10 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 10 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 10 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 10500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 10500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 10500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 10500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 11 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 11 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 11 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 11 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 11500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 11500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 11500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 11500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 12 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 12 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 12 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 12 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 12500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 12500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 12500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 12500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 13 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 13 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 13 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 13 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 13500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 13500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 13500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 13500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 14 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 14 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 14 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 14 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 101
Time: 14500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 14500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 14500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 14500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 15 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 15 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 15 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 15 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 15500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 15500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 15500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 15500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 16 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 16 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 16 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 16 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 16500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 16500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 16500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 16500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 17 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 17 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 17 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 17 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 17500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 17500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 17500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 17500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 18 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 18 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 18 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 18 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 18500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 18500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 18500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 18500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 19 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 19 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 19 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 19 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 19500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 19500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 19500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 19500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 20 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 20 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 20 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 20 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 20500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 20500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 20500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 20500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 21 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 21 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 21 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 21 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 21500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 21500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 21500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 21500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 22 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 22 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 22 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 22 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 22500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 22500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 22500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 22500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 23 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 23 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 23 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 23 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 23500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 23500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 23500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 23500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 24 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 24 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 24 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 24 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 24500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 100
Time: 24500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 24500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 24500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 25 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 25 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 25 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 25 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 25500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 25500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 25500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 25500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 26 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 26 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 26 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 26 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 26500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 26500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 26500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 26500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 27 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 27 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 27 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 27 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 27500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 27500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 27500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 27500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 28 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 28 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 28 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 28 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 28500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 28500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 28500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 28500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 29 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 29 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 29 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 29 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 29500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 29500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 29500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 29500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 30 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 30 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 30 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 30 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 30500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 30500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 30500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 30500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 31 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 31 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 31 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 31 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 31500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 31500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 31500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 31500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 32 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 32 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 32 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 32 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 32500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 32500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 32500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 32500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 33 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 33 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 33 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 33 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 33500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 33500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 33500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 33500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 34 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 34 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 34 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 34 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 34500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 34500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 34500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 34500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 35 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 35 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 35 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 35 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 35500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 35500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 35500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 35500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 36 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 36 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 36 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 36 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 36500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 36500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 36500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 36500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 37 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 37 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 37 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 37 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 37500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 37500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 37500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 37500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 38 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 38 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 38 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 38 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 38500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 38500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 38500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 38500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 39 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 39 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 39 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 39 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 001
Time: 39500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 39500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 39500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 39500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 40 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 40 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 40 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 40 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 40500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 40500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 40500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 40500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 41 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 41 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 41 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 41 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 41500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 41500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 41500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 41500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 42 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 42 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 42 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 42 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 42500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 42500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 42500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 42500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 43 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 43 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 43 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 43 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 43500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 43500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 43500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 43500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 44 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 44 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 44 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 44 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 44500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 44500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 44500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 44500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 45 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 45 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 45 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 45 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 45500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 45500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 45500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 45500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 46 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 46 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 46 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 46 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 46500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 46500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 46500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 46500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 47 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 47 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 47 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 47 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 47500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 47500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 47500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 47500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 48 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 48 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 48 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 48 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 48500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 48500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 48500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 48500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 49 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 49 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 49 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 49 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 49500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 49500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 49500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 49500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 50 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 50 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 50 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 50 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 50500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 50500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 50500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 50500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 51 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 51 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 51 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 51 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 51500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 51500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 51500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 51500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 52 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 52 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 52 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 52 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 52500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 52500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 52500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 52500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 53 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 53 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 53 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 53 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 53500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 53500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 53500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 53500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 54 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 54 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 54 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 54 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 54500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 54500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 54500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 54500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 55 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 55 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 55 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 55 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 55500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 55500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 55500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 55500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 56 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 56 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 56 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 56 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 56500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 56500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 56500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 56500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 57 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 57 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 57 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 57 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 57500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 57500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 57500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 57500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 58 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 58 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 58 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 58 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 58500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 58500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 58500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 58500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 59 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 59 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 59 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 59 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 59500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 59500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 59500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 59500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 60 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 60 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 60 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 60 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 60500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 60500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 60500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 60500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 61 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 61 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 61 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 61 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 61500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 61500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 61500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 61500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 62 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 62 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 62 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 62 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 62500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 62500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 62500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 62500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 63 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 63 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 63 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 63 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 63500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 63500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 63500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 63500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 64 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 64 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 64 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 64 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 64500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 64500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 64500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 64500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 65 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 65 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 65 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 65 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 65500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 65500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 65500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 65500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 66 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 66 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 66 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 66 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 66500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 66500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 66500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 66500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 67 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 67 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 67 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 67 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 67500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 67500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 67500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 67500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 68 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 68 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 68 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 68 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 68500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 68500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 68500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 68500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 69 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 69 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 69 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 69 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 69500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 69500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 69500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 69500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 70 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 70 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 70 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 70 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 70500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 70500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 70500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 70500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 71 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 71 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 71 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 71 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 71500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 71500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 71500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 71500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 72 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 72 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 72 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 72 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 72500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 72500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 72500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 72500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 73 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 73 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 73 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 73 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 73500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 73500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 73500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 73500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 74 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 74 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 74 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 74 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 74500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 74500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 74500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 74500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 75 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 75 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 75 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 75 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 75500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 75500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 75500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 75500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 76 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 76 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 76 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 76 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 76500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 76500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 76500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 76500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 77 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 77 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 77 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 77 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 77500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 77500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 77500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 77500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 78 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 78 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 78 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 78 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 78500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 78500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 78500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 78500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 79 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 79 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 79 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 79 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 79500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 79500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 79500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 79500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 80 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 80 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 80 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 80 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 80500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 80500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 80500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 80500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 81 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 81 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 81 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 81 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 81500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 81500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 81500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 81500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 82 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 82 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 82 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 82 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 82500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 82500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 82500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 82500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 83 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 83 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 83 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 83 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 83500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 83500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 83500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 83500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 84 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 84 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 84 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 84 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 84500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 84500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 84500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 84500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 85 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 85 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 85 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 85 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 85500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 85500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 85500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 85500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 86 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 86 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 86 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 86 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 86500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 86500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 86500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 86500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 87 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 87 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 87 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 87 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 87500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 87500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 87500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 87500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 88 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 88 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 88 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 88 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 88500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 88500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 88500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 88500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 89 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 89 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 89 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 89 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 89500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 89500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 89500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 89500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 90 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 90 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 90 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 90 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 90500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 90500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 90500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 90500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 91 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 91 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 91 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 91 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 91500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 91500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 91500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 91500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 92 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 92 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 92 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 92 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 92500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 92500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 92500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 92500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 93 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 93 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 93 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 93 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 93500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 93500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 93500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 93500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 94 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 94 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 94 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 94 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 94500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 94500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 94500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 94500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 95 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 95 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 95 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 95 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 95500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 95500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 95500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 95500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 96 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 96 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 96 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 96 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 96500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 96500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 96500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 96500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 97 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 97 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 97 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 97 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 97500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 97500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 97500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 97500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 98 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 98 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 98 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 98 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 98500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 98500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 98500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 98500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 99 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 99 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 99 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 99 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 99500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 99500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 99500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 99500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 100 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 100 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 100 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 100 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 100500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 100500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 100500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 100500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 101 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 101 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 101 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 101 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 101500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 101500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 101500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 101500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 102 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 102 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 102 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 102 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 102500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 102500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 102500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 102500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 103 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 103 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 103 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 103 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 103500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 103500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 103500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 103500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 104 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 104 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 104 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 104 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 104500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 104500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 104500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 104500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 105 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 105 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 105 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 105 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 105500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 105500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 105500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 105500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 106 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 106 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 106 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 106 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 106500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 106500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 106500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 106500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 107 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 107 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 107 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 107 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 107500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 107500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 107500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 107500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 108 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 108 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 108 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 108 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 108500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 108500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 108500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 108500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 109 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 109 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 109 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 109 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 109500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 109500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 109500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 109500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 110 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 110 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 110 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 110 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 110500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 110500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 110500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 110500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 111 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 111 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 111 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 111 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 111500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 111500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 111500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 111500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 112 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 112 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 112 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 112 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 112500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 112500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 112500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 112500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 113 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 113 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 113 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 113 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 113500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 113500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 113500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 113500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 114 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 114 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 114 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 114 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 114500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 114500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 114500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 114500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 115 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 115 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 115 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 115 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 115500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 115500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 115500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 115500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 116 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 116 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 116 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 116 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 116500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 116500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 116500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 116500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 117 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 117 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 117 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 117 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 117500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 117500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 117500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 117500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 118 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 118 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 118 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 118 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 118500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 118500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 118500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 118500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 119 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 119 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 119 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 119 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 119500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 119500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 119500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 119500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 120 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 120 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 120 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 120 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 120500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 120500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 120500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 120500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 121 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 121 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 121 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 121 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 121500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 121500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 121500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 121500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 122 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 122 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 122 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 122 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 122500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 122500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 122500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 122500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 123 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 123 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 123 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 123 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 123500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 123500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 123500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 123500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 124 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 124 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 124 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 124 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 124500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 124500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 124500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 124500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 125 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 125 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 125 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 125 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 125500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 125500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 125500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 125500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 126 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 126 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 126 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 126 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 126500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 126500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 126500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 126500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 127 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 127 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 127 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 127 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 127500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 127500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 127500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 127500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 128 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 128 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 128 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 128 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 128500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 128500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 128500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 128500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 129 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 129 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 129 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 129 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 129500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 129500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 129500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 129500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 130 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 130 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 130 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 130 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 130500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 130500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 130500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 130500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 131 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 131 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 131 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 131 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 131500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 131500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 131500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 131500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 132 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 132 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 132 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 132 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 132500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 132500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 132500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 132500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 133 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 133 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 133 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 133 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 133500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 133500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 133500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 133500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 134 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 134 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 134 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 134 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 134500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 134500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 134500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 134500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 135 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 135 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 135 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 135 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 135500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 135500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 135500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 135500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 136 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 136 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 136 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 136 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 136500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 136500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 136500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 136500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 137 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 137 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 137 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 137 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 137500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 137500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 137500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 137500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 138 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 138 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 138 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 138 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 138500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 138500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 138500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 138500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 139 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 139 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 139 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 139 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 139500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 139500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 139500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 139500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 140 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 140 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 140 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 140 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 140500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 140500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 140500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 140500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 141 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 141 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 141 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 141 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 141500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 141500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 141500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 141500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 142 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 142 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 142 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 142 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 142500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 142500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 142500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 142500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 143 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 143 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 143 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 143 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 143500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 143500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 143500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 143500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 144 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 144 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 144 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 144 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 144500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 144500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 144500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 144500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 145 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 145 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 145 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 145 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 145500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 145500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 145500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 145500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 146 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 146 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 146 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 146 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 146500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 146500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 146500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 146500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 147 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 147 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 147 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 147 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 147500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 147500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 147500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 147500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 148 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 148 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 148 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 148 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 148500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 148500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 148500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 148500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 149 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 149 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 149 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 149 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 149500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 149500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 149500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 149500 ms  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current UP_REQS: 000
Time: 150 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current DN_REQS: 000
Time: 150 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current GO_REQS: 0000
Time: 150 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
Note: Current PR_REQS: 0000
Time: 150 s  Iteration: 1  Process: /TestBench/log_proc  File: C:/FPGA/elevator_controller/rtl/TestBench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.113 ; gain = 1.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150 s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150 s
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.570 ; gain = 2.133
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.020 ; gain = 0.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {0} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1760.824 ; gain = 8.805
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'uuto0' is not declared [C:/FPGA/elevator_controller/rtl/TestBench.vhd:155]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.809 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.809 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.809 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2842.586 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2852.062 ; gain = 0.000
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.062 ; gain = 0.000
run 100 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2899.605 ; gain = 0.000
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2899.605 ; gain = 0.000
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/ElevatorController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ElevatorController'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2968.211 ; gain = 0.000
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
save_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.824 ; gain = 0.000
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\ElevatorController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\elevator_controller\rtl\TestBench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/elevator_controller/rtl/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ElevatorController [elevatorcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.ElevatorSimulator [elevatorsimulator_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/elevator_controller/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3068.484 ; gain = 0.000
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
