library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

ENTITY nios_system_inst is
  port (
    CONNECTED_TO_clk_clk              : in   std_logic;
    CONNECTED_TO_hex0_export          : out  std_logic_vector(6 downto 0);
    CONNECTED_TO_pushbutton_export    : in   std_logic_vector(3 downto 0);
	 CONNECTED_TO_reset_reset_n        : in   std_logic;
    CONNECTED_TO_switches_export      : in   std_logic_vector(7 downto 0) 
	 );
end entity nios_system_inst;

architecture nios_system_inst_arch of nios_system_inst is

  signal reset_n : std_logic;
  signal key0_d1 : std_logic;
  signal key0_d2 : std_logic;
  signal key0_d3 : std_logic;
  signal key1_d1 : std_logic_vector(3 downto 0);
  signal key1_d2 : std_logic_vector(3 downto 0);
  signal key1_d3 : std_logic_vector(3 downto 0);
  signal sw_d1   : std_logic_vector(7 downto 0);
  signal sw_d2   : std_logic_vector(7 downto 0);
	 
	component nios_system is
		port (
			clk_clk           : in  std_logic                    := 'X';             -- clk
			hex0_export       : out std_logic_vector(6 downto 0);                    -- export
			pushbutton_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			reset_reset_n     : in  std_logic                    := 'X';             -- reset_n
			switches_export   : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component nios_system;

begin
  synchResetkey0_proc : process (CONNECTED_TO_clk_clk) begin
    if (rising_edge(CONNECTED_TO_clk_clk)) then
      key0_d1 <= CONNECTED_TO_pushbutton_export(0);
      key0_d2 <= key0_d1;
      key0_d3 <= key0_d2;
    end if;
  end process synchResetkey0_proc;
  reset_n <= key0_d3;
  
  synchResetkey1_proc : process (CONNECTED_TO_clk_clk) begin
    if (rising_edge(CONNECTED_TO_clk_clk)) then
      key1_d1 <= CONNECTED_TO_pushbutton_export;
      key1_d2 <= key1_d1;
      key1_d3 <= key1_d2;
    end if;
  end process synchResetkey1_proc;
  
  synchUserIn_proc : process (CONNECTED_TO_clk_clk) begin
    if (rising_edge(CONNECTED_TO_clk_clk)) then
	   if (reset_n = '0') then
		  sw_d1 <= "00000000";
		  sw_d2 <= "00000000";
		else
		  sw_d1 <= CONNECTED_TO_switches_export;
        sw_d2 <= sw_d1;
      end if;
    end if;
  end process synchUserIn_proc;
		  

	u0 : component nios_system
		port map (
			clk_clk           => CONNECTED_TO_clk_clk,           --        clk.clk
			hex0_export       => CONNECTED_TO_hex0_export,       --       hex0.export
			pushbutton_export => CONNECTED_TO_pushbutton_export, -- pushbutton.export
			reset_reset_n     => CONNECTED_TO_reset_reset_n,     --      reset.reset_n
			switches_export   => CONNECTED_TO_switches_export    --   switches.export
		);
end architecture nios_system_inst_arch;
