// Seed: 2462793711
`define pp_8 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output id_6,
    input id_7
);
  assign id_5 = id_1;
endmodule
module module_1;
  type_8(
      1, 1, 1 == 1, 1, 1, 1, id_2, 1
  );
endmodule
`timescale 1ps / 1ps
