

================================================================
== Vivado HLS Report for 'kernel_fdtd_2d'
================================================================
* Date:           Fri Aug 31 22:12:02 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       classic
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.122|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  9437403751|  9437403751|  9437403751|  9437403751|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  9437403750|  9437403750|  188748075|          -|          -|    50|    no    |
        | + Loop 1.1      |        5000|        5000|          5|          -|          -|  1000|    no    |
        | + Loop 1.2      |    52952994|    52952994|      53006|          -|          -|   999|    no    |
        |  ++ Loop 1.2.1  |       53000|       53000|         53|          -|          -|  1000|    no    |
        | + Loop 1.3      |    53948000|    53948000|      53948|          -|          -|  1000|    no    |
        |  ++ Loop 1.3.1  |       53946|       53946|         54|          -|          -|   999|    no    |
        | + Loop 1.4      |    81842076|    81842076|      81924|          -|          -|   999|    no    |
        |  ++ Loop 1.4.1  |       81918|       81918|         82|          -|          -|   999|    no    |
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 207
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond6)
	8  / (exitcond6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond5)
	66  / (exitcond5)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond4)
	8  / (exitcond4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	13  / true
66 --> 
	67  / (!exitcond3)
	121  / (exitcond3)
67 --> 
	68  / (!exitcond2)
	66  / (exitcond2)
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	67  / true
121 --> 
	122  / (!exitcond1)
	2  / (exitcond1)
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / (!exitcond)
	121  / (exitcond)
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	126  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !155"   --->   Operation 208 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !161"   --->   Operation 209 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !165"   --->   Operation 210 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !169"   --->   Operation 211 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !175"   --->   Operation 212 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !179"   --->   Operation 213 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !183"   --->   Operation 214 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @kernel_fdtd_2d_str) nounwind"   --->   Operation 215 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.06ns)   --->   "br label %.loopexit" [fdtd-2d.cpp:205]   --->   Operation 216 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 217 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.15ns)   --->   "%exitcond7 = icmp eq i6 %t, -14" [fdtd-2d.cpp:205]   --->   Operation 218 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 219 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.35ns)   --->   "%t_1 = add i6 %t, 1" [fdtd-2d.cpp:205]   --->   Operation 220 'add' 't_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %6, label %.preheader13.preheader" [fdtd-2d.cpp:205]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp = zext i6 %t to i64" [fdtd-2d.cpp:208]   --->   Operation 222 'zext' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp" [fdtd-2d.cpp:208]   --->   Operation 223 'getelementptr' 'p_fict_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.06ns)   --->   "br label %.preheader13" [fdtd-2d.cpp:207]   --->   Operation 224 'br' <Predicate = (!exitcond7)> <Delay = 1.06>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "ret void" [fdtd-2d.cpp:224]   --->   Operation 225 'ret' <Predicate = (exitcond7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_4, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 226 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.29ns)   --->   "%exitcond6 = icmp eq i10 %j, -24" [fdtd-2d.cpp:207]   --->   Operation 227 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 228 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (1.41ns)   --->   "%j_4 = add i10 %j, 1" [fdtd-2d.cpp:207]   --->   Operation 229 'add' 'j_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %1" [fdtd-2d.cpp:207]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [3/3] (1.33ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:208]   --->   Operation 231 'load' 'p_fict_load' <Predicate = (!exitcond6)> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_3 : Operation 232 [1/1] (1.06ns)   --->   "br label %.preheader12" [fdtd-2d.cpp:210]   --->   Operation 232 'br' <Predicate = (exitcond6)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 233 [2/3] (1.33ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:208]   --->   Operation 233 'load' 'p_fict_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 234 [1/3] (1.33ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:208]   --->   Operation 234 'load' 'p_fict_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %j to i64" [fdtd-2d.cpp:208]   --->   Operation 235 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_1" [fdtd-2d.cpp:208]   --->   Operation 236 'getelementptr' 'ey_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (1.33ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [fdtd-2d.cpp:208]   --->   Operation 237 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 238 [1/2] (1.33ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [fdtd-2d.cpp:208]   --->   Operation 238 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader13" [fdtd-2d.cpp:207]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.41>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_3, %3 ], [ 1, %.preheader12.preheader ]"   --->   Operation 240 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (1.29ns)   --->   "%exitcond5 = icmp eq i10 %i, -24" [fdtd-2d.cpp:210]   --->   Operation 241 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 242 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader10.preheader, label %.preheader11.preheader" [fdtd-2d.cpp:210]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (1.41ns)   --->   "%tmp_4 = add i10 %i, -1" [fdtd-2d.cpp:212]   --->   Operation 244 'add' 'tmp_4' <Predicate = (!exitcond5)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (1.06ns)   --->   "br label %.preheader10"   --->   Operation 245 'br' <Predicate = (exitcond5)> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.82>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i10 %i to i20" [fdtd-2d.cpp:212]   --->   Operation 246 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [4/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 247 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %tmp_4 to i20" [fdtd-2d.cpp:212]   --->   Operation 248 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [4/4] (1.82ns)   --->   "%tmp_5 = mul i20 %tmp_5_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 249 'mul' 'tmp_5' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 5> <Delay = 1.82>
ST_10 : Operation 250 [3/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 250 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 251 [3/4] (1.82ns)   --->   "%tmp_5 = mul i20 %tmp_5_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 251 'mul' 'tmp_5' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 6> <Delay = 1.82>
ST_11 : Operation 252 [2/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 252 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [2/4] (1.82ns)   --->   "%tmp_5 = mul i20 %tmp_5_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 253 'mul' 'tmp_5' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 7> <Delay = 1.06>
ST_12 : Operation 254 [1/4] (0.00ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 254 'mul' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 255 [1/4] (0.00ns)   --->   "%tmp_5 = mul i20 %tmp_5_cast, 1000" [fdtd-2d.cpp:212]   --->   Operation 255 'mul' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 256 [1/1] (1.06ns)   --->   "br label %.preheader11" [fdtd-2d.cpp:211]   --->   Operation 256 'br' <Predicate = true> <Delay = 1.06>

State 13 <SV = 8> <Delay = 1.56>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader11.preheader ]"   --->   Operation 257 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (1.29ns)   --->   "%exitcond4 = icmp eq i10 %j_1, -24" [fdtd-2d.cpp:211]   --->   Operation 258 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 259 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (1.41ns)   --->   "%j_5 = add i10 %j_1, 1" [fdtd-2d.cpp:211]   --->   Operation 260 'add' 'j_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %2" [fdtd-2d.cpp:211]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %j_1 to i20" [fdtd-2d.cpp:212]   --->   Operation 262 'zext' 'tmp_8_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (1.56ns)   --->   "%tmp_6 = add i20 %tmp_3, %tmp_8_cast" [fdtd-2d.cpp:212]   --->   Operation 263 'add' 'tmp_6' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (1.56ns)   --->   "%tmp_7 = add i20 %tmp_5, %tmp_8_cast" [fdtd-2d.cpp:212]   --->   Operation 264 'add' 'tmp_7' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (1.41ns)   --->   "%i_3 = add i10 %i, 1" [fdtd-2d.cpp:210]   --->   Operation 265 'add' 'i_3' <Predicate = (exitcond4)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader12" [fdtd-2d.cpp:210]   --->   Operation 266 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 1.33>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i20 %tmp_6 to i64" [fdtd-2d.cpp:212]   --->   Operation 267 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_27_cast" [fdtd-2d.cpp:212]   --->   Operation 268 'getelementptr' 'ey_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_27_cast" [fdtd-2d.cpp:212]   --->   Operation 269 'getelementptr' 'hz_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i20 %tmp_7 to i64" [fdtd-2d.cpp:212]   --->   Operation 270 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_28_cast" [fdtd-2d.cpp:212]   --->   Operation 271 'getelementptr' 'hz_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [4/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:212]   --->   Operation 272 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_14 : Operation 273 [4/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 273 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 15 <SV = 10> <Delay = 1.33>
ST_15 : Operation 274 [3/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:212]   --->   Operation 274 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_15 : Operation 275 [3/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 275 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 16 <SV = 11> <Delay = 1.33>
ST_16 : Operation 276 [2/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:212]   --->   Operation 276 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_16 : Operation 277 [2/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 277 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 17 <SV = 12> <Delay = 1.33>
ST_17 : Operation 278 [1/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:212]   --->   Operation 278 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_17 : Operation 279 [1/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 279 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 18 <SV = 13> <Delay = 2.12>
ST_18 : Operation 280 [14/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 280 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 2.12>
ST_19 : Operation 281 [13/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 281 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 2.12>
ST_20 : Operation 282 [12/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 282 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 2.12>
ST_21 : Operation 283 [11/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 283 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 2.12>
ST_22 : Operation 284 [10/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 284 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 2.12>
ST_23 : Operation 285 [9/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 285 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 2.12>
ST_24 : Operation 286 [8/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 286 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.12>
ST_25 : Operation 287 [7/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 287 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 2.12>
ST_26 : Operation 288 [6/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 288 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.12>
ST_27 : Operation 289 [5/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 289 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.12>
ST_28 : Operation 290 [4/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 290 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.12>
ST_29 : Operation 291 [3/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 291 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 2.12>
ST_30 : Operation 292 [2/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 292 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 2.12>
ST_31 : Operation 293 [1/14] (2.12ns)   --->   "%tmp_9 = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:212]   --->   Operation 293 'dsub' 'tmp_9' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 1.97>
ST_32 : Operation 294 [18/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 294 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 1.97>
ST_33 : Operation 295 [17/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 295 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 1.97>
ST_34 : Operation 296 [16/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 296 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 1.97>
ST_35 : Operation 297 [15/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 297 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 1.97>
ST_36 : Operation 298 [14/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 298 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 1.97>
ST_37 : Operation 299 [13/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 299 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 1.97>
ST_38 : Operation 300 [12/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 300 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 1.97>
ST_39 : Operation 301 [11/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 301 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 1.97>
ST_40 : Operation 302 [10/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 302 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 1.97>
ST_41 : Operation 303 [9/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 303 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 1.97>
ST_42 : Operation 304 [8/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 304 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 1.97>
ST_43 : Operation 305 [7/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 305 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 1.97>
ST_44 : Operation 306 [6/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 306 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 1.97>
ST_45 : Operation 307 [5/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 307 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 1.97>
ST_46 : Operation 308 [4/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 308 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_46 : Operation 309 [4/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 309 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 1.97>
ST_47 : Operation 310 [3/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 310 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_47 : Operation 311 [3/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 311 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 1.97>
ST_48 : Operation 312 [2/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 312 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_48 : Operation 313 [2/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 313 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 1.97>
ST_49 : Operation 314 [1/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 314 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_49 : Operation 315 [1/18] (1.97ns)   --->   "%tmp_s = fmul double %tmp_9, 5.000000e-01" [fdtd-2d.cpp:212]   --->   Operation 315 'dmul' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 2.12>
ST_50 : Operation 316 [14/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 316 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 2.12>
ST_51 : Operation 317 [13/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 317 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 2.12>
ST_52 : Operation 318 [12/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 318 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 2.12>
ST_53 : Operation 319 [11/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 319 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 2.12>
ST_54 : Operation 320 [10/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 320 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 2.12>
ST_55 : Operation 321 [9/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 321 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 2.12>
ST_56 : Operation 322 [8/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 322 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 2.12>
ST_57 : Operation 323 [7/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 323 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 2.12>
ST_58 : Operation 324 [6/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 324 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 2.12>
ST_59 : Operation 325 [5/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 325 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 2.12>
ST_60 : Operation 326 [4/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 326 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 2.12>
ST_61 : Operation 327 [3/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 327 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 2.12>
ST_62 : Operation 328 [2/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 328 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 2.12>
ST_63 : Operation 329 [1/14] (2.12ns)   --->   "%tmp_2 = fsub double %ey_load, %tmp_s" [fdtd-2d.cpp:212]   --->   Operation 329 'dsub' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 1.33>
ST_64 : Operation 330 [2/2] (1.33ns)   --->   "store double %tmp_2, double* %ey_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 330 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 65 <SV = 60> <Delay = 1.33>
ST_65 : Operation 331 [1/2] (1.33ns)   --->   "store double %tmp_2, double* %ey_addr_1, align 8" [fdtd-2d.cpp:212]   --->   Operation 331 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_65 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader11" [fdtd-2d.cpp:211]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 4> <Delay = 1.56>
ST_66 : Operation 333 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_5, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 333 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 334 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ %next_mul, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 334 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 335 [1/1] (1.56ns)   --->   "%next_mul = add i20 %phi_mul, 1000"   --->   Operation 335 'add' 'next_mul' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 336 [1/1] (1.29ns)   --->   "%exitcond3 = icmp eq i10 %i_1, -24" [fdtd-2d.cpp:214]   --->   Operation 336 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 337 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 338 [1/1] (1.41ns)   --->   "%i_5 = add i10 %i_1, 1" [fdtd-2d.cpp:214]   --->   Operation 338 'add' 'i_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.preheader, label %.preheader9.preheader" [fdtd-2d.cpp:214]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 340 [1/1] (1.06ns)   --->   "br label %.preheader9" [fdtd-2d.cpp:215]   --->   Operation 340 'br' <Predicate = (!exitcond3)> <Delay = 1.06>
ST_66 : Operation 341 [1/1] (1.06ns)   --->   "br label %.preheader8"   --->   Operation 341 'br' <Predicate = (exitcond3)> <Delay = 1.06>

State 67 <SV = 5> <Delay = 1.41>
ST_67 : Operation 342 [1/1] (0.00ns)   --->   "%j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader9.preheader ]"   --->   Operation 342 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 343 [1/1] (1.29ns)   --->   "%exitcond2 = icmp eq i10 %j_2, -24" [fdtd-2d.cpp:215]   --->   Operation 343 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 344 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 344 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.loopexit, label %4" [fdtd-2d.cpp:215]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 346 [1/1] (1.41ns)   --->   "%tmp_11 = add i10 %j_2, -1" [fdtd-2d.cpp:216]   --->   Operation 346 'add' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 347 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 68 <SV = 6> <Delay = 1.56>
ST_68 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %j_2 to i20" [fdtd-2d.cpp:216]   --->   Operation 348 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 349 [1/1] (1.56ns)   --->   "%tmp_10 = add i20 %phi_mul, %tmp_11_cast" [fdtd-2d.cpp:216]   --->   Operation 349 'add' 'tmp_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i10 %tmp_11 to i20" [fdtd-2d.cpp:216]   --->   Operation 350 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 351 [1/1] (1.56ns)   --->   "%tmp_12 = add i20 %phi_mul, %tmp_13_cast" [fdtd-2d.cpp:216]   --->   Operation 351 'add' 'tmp_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 352 [1/1] (1.41ns)   --->   "%j_6 = add i10 %j_2, 1" [fdtd-2d.cpp:215]   --->   Operation 352 'add' 'j_6' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 7> <Delay = 1.33>
ST_69 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i20 %tmp_10 to i64" [fdtd-2d.cpp:216]   --->   Operation 353 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 354 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_31_cast" [fdtd-2d.cpp:216]   --->   Operation 354 'getelementptr' 'ex_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 355 [1/1] (0.00ns)   --->   "%hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_31_cast" [fdtd-2d.cpp:216]   --->   Operation 355 'getelementptr' 'hz_addr_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 356 [4/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:216]   --->   Operation 356 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_69 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i20 %tmp_12 to i64" [fdtd-2d.cpp:216]   --->   Operation 357 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 358 [1/1] (0.00ns)   --->   "%hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_32_cast" [fdtd-2d.cpp:216]   --->   Operation 358 'getelementptr' 'hz_addr_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 359 [4/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:216]   --->   Operation 359 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 70 <SV = 8> <Delay = 1.33>
ST_70 : Operation 360 [3/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:216]   --->   Operation 360 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_70 : Operation 361 [3/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:216]   --->   Operation 361 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 71 <SV = 9> <Delay = 1.33>
ST_71 : Operation 362 [2/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:216]   --->   Operation 362 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_71 : Operation 363 [2/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:216]   --->   Operation 363 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 72 <SV = 10> <Delay = 1.33>
ST_72 : Operation 364 [1/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:216]   --->   Operation 364 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_72 : Operation 365 [1/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:216]   --->   Operation 365 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 73 <SV = 11> <Delay = 2.12>
ST_73 : Operation 366 [14/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 366 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 12> <Delay = 2.12>
ST_74 : Operation 367 [13/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 367 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 13> <Delay = 2.12>
ST_75 : Operation 368 [12/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 368 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 14> <Delay = 2.12>
ST_76 : Operation 369 [11/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 369 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 15> <Delay = 2.12>
ST_77 : Operation 370 [10/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 370 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 16> <Delay = 2.12>
ST_78 : Operation 371 [9/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 371 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 17> <Delay = 2.12>
ST_79 : Operation 372 [8/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 372 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 18> <Delay = 2.12>
ST_80 : Operation 373 [7/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 373 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 19> <Delay = 2.12>
ST_81 : Operation 374 [6/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 374 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 20> <Delay = 2.12>
ST_82 : Operation 375 [5/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 375 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 21> <Delay = 2.12>
ST_83 : Operation 376 [4/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 376 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 22> <Delay = 2.12>
ST_84 : Operation 377 [3/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 377 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 23> <Delay = 2.12>
ST_85 : Operation 378 [2/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 378 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 24> <Delay = 2.12>
ST_86 : Operation 379 [1/14] (2.12ns)   --->   "%tmp_13 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:216]   --->   Operation 379 'dsub' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 25> <Delay = 1.97>
ST_87 : Operation 380 [18/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 380 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 26> <Delay = 1.97>
ST_88 : Operation 381 [17/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 381 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 27> <Delay = 1.97>
ST_89 : Operation 382 [16/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 382 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 28> <Delay = 1.97>
ST_90 : Operation 383 [15/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 383 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 29> <Delay = 1.97>
ST_91 : Operation 384 [14/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 384 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 30> <Delay = 1.97>
ST_92 : Operation 385 [13/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 385 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 31> <Delay = 1.97>
ST_93 : Operation 386 [12/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 386 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 32> <Delay = 1.97>
ST_94 : Operation 387 [11/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 387 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 33> <Delay = 1.97>
ST_95 : Operation 388 [10/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 388 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 34> <Delay = 1.97>
ST_96 : Operation 389 [9/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 389 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 35> <Delay = 1.97>
ST_97 : Operation 390 [8/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 390 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 36> <Delay = 1.97>
ST_98 : Operation 391 [7/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 391 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 37> <Delay = 1.97>
ST_99 : Operation 392 [6/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 392 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 38> <Delay = 1.97>
ST_100 : Operation 393 [5/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 393 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 39> <Delay = 1.97>
ST_101 : Operation 394 [4/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:216]   --->   Operation 394 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_101 : Operation 395 [4/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 395 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 40> <Delay = 1.97>
ST_102 : Operation 396 [3/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:216]   --->   Operation 396 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_102 : Operation 397 [3/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 397 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 41> <Delay = 1.97>
ST_103 : Operation 398 [2/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:216]   --->   Operation 398 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_103 : Operation 399 [2/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 399 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 42> <Delay = 1.97>
ST_104 : Operation 400 [1/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:216]   --->   Operation 400 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_104 : Operation 401 [1/18] (1.97ns)   --->   "%tmp_14 = fmul double %tmp_13, 5.000000e-01" [fdtd-2d.cpp:216]   --->   Operation 401 'dmul' 'tmp_14' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 43> <Delay = 2.12>
ST_105 : Operation 402 [14/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 402 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 44> <Delay = 2.12>
ST_106 : Operation 403 [13/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 403 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 45> <Delay = 2.12>
ST_107 : Operation 404 [12/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 404 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 46> <Delay = 2.12>
ST_108 : Operation 405 [11/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 405 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 47> <Delay = 2.12>
ST_109 : Operation 406 [10/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 406 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 48> <Delay = 2.12>
ST_110 : Operation 407 [9/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 407 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 49> <Delay = 2.12>
ST_111 : Operation 408 [8/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 408 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 50> <Delay = 2.12>
ST_112 : Operation 409 [7/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 409 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 51> <Delay = 2.12>
ST_113 : Operation 410 [6/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 410 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 52> <Delay = 2.12>
ST_114 : Operation 411 [5/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 411 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 53> <Delay = 2.12>
ST_115 : Operation 412 [4/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 412 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 54> <Delay = 2.12>
ST_116 : Operation 413 [3/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 413 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 55> <Delay = 2.12>
ST_117 : Operation 414 [2/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 414 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 56> <Delay = 2.12>
ST_118 : Operation 415 [1/14] (2.12ns)   --->   "%tmp_15 = fsub double %ex_load, %tmp_14" [fdtd-2d.cpp:216]   --->   Operation 415 'dsub' 'tmp_15' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 57> <Delay = 1.33>
ST_119 : Operation 416 [2/2] (1.33ns)   --->   "store double %tmp_15, double* %ex_addr, align 8" [fdtd-2d.cpp:216]   --->   Operation 416 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 120 <SV = 58> <Delay = 1.33>
ST_120 : Operation 417 [1/2] (1.33ns)   --->   "store double %tmp_15, double* %ex_addr, align 8" [fdtd-2d.cpp:216]   --->   Operation 417 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_120 : Operation 418 [1/1] (0.00ns)   --->   "br label %.preheader9" [fdtd-2d.cpp:215]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 5> <Delay = 1.56>
ST_121 : Operation 419 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_4, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 419 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 420 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i20 [ %next_mul2, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 420 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 421 [1/1] (1.56ns)   --->   "%next_mul2 = add i20 %phi_mul1, 1000"   --->   Operation 421 'add' 'next_mul2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 422 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i_2, -25" [fdtd-2d.cpp:218]   --->   Operation 422 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 423 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 423 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 424 [1/1] (1.41ns)   --->   "%i_4 = add i10 %i_2, 1" [fdtd-2d.cpp:220]   --->   Operation 424 'add' 'i_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [fdtd-2d.cpp:218]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 426 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 426 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 122 <SV = 6> <Delay = 1.82>
ST_122 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %i_4 to i20" [fdtd-2d.cpp:220]   --->   Operation 427 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 428 [4/4] (1.82ns)   --->   "%tmp_8 = mul i20 %tmp_10_cast, 1000" [fdtd-2d.cpp:220]   --->   Operation 428 'mul' 'tmp_8' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 7> <Delay = 1.82>
ST_123 : Operation 429 [3/4] (1.82ns)   --->   "%tmp_8 = mul i20 %tmp_10_cast, 1000" [fdtd-2d.cpp:220]   --->   Operation 429 'mul' 'tmp_8' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 124 <SV = 8> <Delay = 1.82>
ST_124 : Operation 430 [2/4] (1.82ns)   --->   "%tmp_8 = mul i20 %tmp_10_cast, 1000" [fdtd-2d.cpp:220]   --->   Operation 430 'mul' 'tmp_8' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 125 <SV = 9> <Delay = 1.06>
ST_125 : Operation 431 [1/4] (0.00ns)   --->   "%tmp_8 = mul i20 %tmp_10_cast, 1000" [fdtd-2d.cpp:220]   --->   Operation 431 'mul' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 432 [1/1] (1.06ns)   --->   "br label %.preheader" [fdtd-2d.cpp:219]   --->   Operation 432 'br' <Predicate = true> <Delay = 1.06>

State 126 <SV = 10> <Delay = 1.41>
ST_126 : Operation 433 [1/1] (0.00ns)   --->   "%j_3 = phi i10 [ %j_7, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 433 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 434 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j_3, -25" [fdtd-2d.cpp:219]   --->   Operation 434 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 435 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 435 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 436 [1/1] (1.41ns)   --->   "%j_7 = add i10 %j_3, 1" [fdtd-2d.cpp:220]   --->   Operation 436 'add' 'j_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 437 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader8.loopexit, label %5" [fdtd-2d.cpp:219]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 438 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 438 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 127 <SV = 11> <Delay = 1.56>
ST_127 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i10 %j_3 to i20" [fdtd-2d.cpp:220]   --->   Operation 439 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 440 [1/1] (1.56ns)   --->   "%tmp_16 = add i20 %phi_mul1, %tmp_17_cast" [fdtd-2d.cpp:220]   --->   Operation 440 'add' 'tmp_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 441 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_8, %tmp_17_cast" [fdtd-2d.cpp:220]   --->   Operation 441 'add' 'tmp_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %j_7 to i20" [fdtd-2d.cpp:220]   --->   Operation 442 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 443 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %phi_mul1, %tmp_18_cast" [fdtd-2d.cpp:220]   --->   Operation 443 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 12> <Delay = 1.33>
ST_128 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i20 %tmp_16 to i64" [fdtd-2d.cpp:220]   --->   Operation 444 'zext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 445 [1/1] (0.00ns)   --->   "%ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_33_cast" [fdtd-2d.cpp:220]   --->   Operation 445 'getelementptr' 'ex_addr_2' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i20 %tmp_18 to i64" [fdtd-2d.cpp:220]   --->   Operation 446 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 447 [1/1] (0.00ns)   --->   "%ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_35_cast" [fdtd-2d.cpp:220]   --->   Operation 447 'getelementptr' 'ex_addr_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 448 [4/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:220]   --->   Operation 448 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_128 : Operation 449 [4/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 449 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 129 <SV = 13> <Delay = 1.33>
ST_129 : Operation 450 [3/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:220]   --->   Operation 450 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_129 : Operation 451 [3/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 451 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 130 <SV = 14> <Delay = 1.33>
ST_130 : Operation 452 [2/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:220]   --->   Operation 452 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_130 : Operation 453 [2/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 453 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 131 <SV = 15> <Delay = 1.33>
ST_131 : Operation 454 [1/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:220]   --->   Operation 454 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_131 : Operation 455 [1/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 455 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 132 <SV = 16> <Delay = 2.12>
ST_132 : Operation 456 [14/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 456 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 17> <Delay = 2.12>
ST_133 : Operation 457 [13/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 457 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 18> <Delay = 2.12>
ST_134 : Operation 458 [12/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 458 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 19> <Delay = 2.12>
ST_135 : Operation 459 [11/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 459 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 20> <Delay = 2.12>
ST_136 : Operation 460 [10/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 460 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 21> <Delay = 2.12>
ST_137 : Operation 461 [9/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 461 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 22> <Delay = 2.12>
ST_138 : Operation 462 [8/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 462 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 23> <Delay = 2.12>
ST_139 : Operation 463 [7/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 463 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 24> <Delay = 2.12>
ST_140 : Operation 464 [6/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 464 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 25> <Delay = 2.12>
ST_141 : Operation 465 [5/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 465 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 26> <Delay = 2.12>
ST_142 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i20 %tmp_17 to i64" [fdtd-2d.cpp:220]   --->   Operation 466 'zext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 467 [1/1] (0.00ns)   --->   "%ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_34_cast" [fdtd-2d.cpp:220]   --->   Operation 467 'getelementptr' 'ey_addr_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 468 [4/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 468 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 469 [4/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 469 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 143 <SV = 27> <Delay = 2.12>
ST_143 : Operation 470 [3/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 470 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 471 [3/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 471 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 144 <SV = 28> <Delay = 2.12>
ST_144 : Operation 472 [2/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 472 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 473 [2/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 473 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 145 <SV = 29> <Delay = 2.12>
ST_145 : Operation 474 [1/14] (2.12ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:220]   --->   Operation 474 'dsub' 'tmp_19' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 475 [1/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:220]   --->   Operation 475 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 146 <SV = 30> <Delay = 2.12>
ST_146 : Operation 476 [14/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 476 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 31> <Delay = 2.12>
ST_147 : Operation 477 [13/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 477 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 32> <Delay = 2.12>
ST_148 : Operation 478 [12/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 478 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 33> <Delay = 2.12>
ST_149 : Operation 479 [11/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 479 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 34> <Delay = 2.12>
ST_150 : Operation 480 [10/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 480 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 35> <Delay = 2.12>
ST_151 : Operation 481 [9/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 481 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 36> <Delay = 2.12>
ST_152 : Operation 482 [8/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 482 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 37> <Delay = 2.12>
ST_153 : Operation 483 [7/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 483 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 38> <Delay = 2.12>
ST_154 : Operation 484 [6/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 484 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 39> <Delay = 2.12>
ST_155 : Operation 485 [5/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 485 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 40> <Delay = 2.12>
ST_156 : Operation 486 [1/1] (0.00ns)   --->   "%ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_33_cast" [fdtd-2d.cpp:220]   --->   Operation 486 'getelementptr' 'ey_addr_3' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 487 [1/1] (0.00ns)   --->   "%hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_33_cast" [fdtd-2d.cpp:220]   --->   Operation 487 'getelementptr' 'hz_addr_4' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 488 [4/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 488 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 489 [4/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:220]   --->   Operation 489 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 157 <SV = 41> <Delay = 2.12>
ST_157 : Operation 490 [3/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 490 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 491 [3/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:220]   --->   Operation 491 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 158 <SV = 42> <Delay = 2.12>
ST_158 : Operation 492 [2/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 492 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 493 [2/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:220]   --->   Operation 493 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 159 <SV = 43> <Delay = 2.12>
ST_159 : Operation 494 [1/14] (2.12ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:220]   --->   Operation 494 'dadd' 'tmp_20' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 495 [1/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:220]   --->   Operation 495 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 160 <SV = 44> <Delay = 2.12>
ST_160 : Operation 496 [14/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 496 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 45> <Delay = 2.12>
ST_161 : Operation 497 [13/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 497 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 46> <Delay = 2.12>
ST_162 : Operation 498 [12/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 498 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 47> <Delay = 2.12>
ST_163 : Operation 499 [11/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 499 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 48> <Delay = 2.12>
ST_164 : Operation 500 [10/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 500 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 49> <Delay = 2.12>
ST_165 : Operation 501 [9/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 501 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 50> <Delay = 2.12>
ST_166 : Operation 502 [8/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 502 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 51> <Delay = 2.12>
ST_167 : Operation 503 [7/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 503 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 52> <Delay = 2.12>
ST_168 : Operation 504 [6/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 504 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 53> <Delay = 2.12>
ST_169 : Operation 505 [5/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 505 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 54> <Delay = 2.12>
ST_170 : Operation 506 [4/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 506 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 55> <Delay = 2.12>
ST_171 : Operation 507 [3/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 507 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 56> <Delay = 2.12>
ST_172 : Operation 508 [2/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 508 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 57> <Delay = 2.12>
ST_173 : Operation 509 [1/14] (2.12ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:220]   --->   Operation 509 'dsub' 'tmp_21' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 58> <Delay = 1.97>
ST_174 : Operation 510 [18/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 510 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 59> <Delay = 1.97>
ST_175 : Operation 511 [17/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 511 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 60> <Delay = 1.97>
ST_176 : Operation 512 [16/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 512 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 61> <Delay = 1.97>
ST_177 : Operation 513 [15/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 513 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 62> <Delay = 1.97>
ST_178 : Operation 514 [14/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 514 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 63> <Delay = 1.97>
ST_179 : Operation 515 [13/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 515 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 64> <Delay = 1.97>
ST_180 : Operation 516 [12/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 516 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 65> <Delay = 1.97>
ST_181 : Operation 517 [11/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 517 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 66> <Delay = 1.97>
ST_182 : Operation 518 [10/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 518 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 67> <Delay = 1.97>
ST_183 : Operation 519 [9/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 519 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 68> <Delay = 1.97>
ST_184 : Operation 520 [8/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 520 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 69> <Delay = 1.97>
ST_185 : Operation 521 [7/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 521 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 70> <Delay = 1.97>
ST_186 : Operation 522 [6/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 522 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 71> <Delay = 1.97>
ST_187 : Operation 523 [5/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 523 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 72> <Delay = 1.97>
ST_188 : Operation 524 [4/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:220]   --->   Operation 524 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_188 : Operation 525 [4/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 525 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 73> <Delay = 1.97>
ST_189 : Operation 526 [3/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:220]   --->   Operation 526 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_189 : Operation 527 [3/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 527 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 74> <Delay = 1.97>
ST_190 : Operation 528 [2/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:220]   --->   Operation 528 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_190 : Operation 529 [2/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 529 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 75> <Delay = 1.97>
ST_191 : Operation 530 [1/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:220]   --->   Operation 530 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_191 : Operation 531 [1/18] (1.97ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [fdtd-2d.cpp:220]   --->   Operation 531 'dmul' 'tmp_22' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 76> <Delay = 2.12>
ST_192 : Operation 532 [14/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 532 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 77> <Delay = 2.12>
ST_193 : Operation 533 [13/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 533 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 78> <Delay = 2.12>
ST_194 : Operation 534 [12/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 534 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 79> <Delay = 2.12>
ST_195 : Operation 535 [11/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 535 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 80> <Delay = 2.12>
ST_196 : Operation 536 [10/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 536 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 81> <Delay = 2.12>
ST_197 : Operation 537 [9/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 537 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 82> <Delay = 2.12>
ST_198 : Operation 538 [8/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 538 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 83> <Delay = 2.12>
ST_199 : Operation 539 [7/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 539 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 84> <Delay = 2.12>
ST_200 : Operation 540 [6/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 540 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 85> <Delay = 2.12>
ST_201 : Operation 541 [5/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 541 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 86> <Delay = 2.12>
ST_202 : Operation 542 [4/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 542 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 87> <Delay = 2.12>
ST_203 : Operation 543 [3/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 543 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 88> <Delay = 2.12>
ST_204 : Operation 544 [2/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 544 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 89> <Delay = 2.12>
ST_205 : Operation 545 [1/14] (2.12ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [fdtd-2d.cpp:220]   --->   Operation 545 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 90> <Delay = 1.33>
ST_206 : Operation 546 [2/2] (1.33ns)   --->   "store double %tmp_23, double* %hz_addr_4, align 8" [fdtd-2d.cpp:220]   --->   Operation 546 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 207 <SV = 91> <Delay = 1.33>
ST_207 : Operation 547 [1/2] (1.33ns)   --->   "store double %tmp_23, double* %hz_addr_4, align 8" [fdtd-2d.cpp:220]   --->   Operation 547 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_207 : Operation 548 [1/1] (0.00ns)   --->   "br label %.preheader" [fdtd-2d.cpp:219]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', fdtd-2d.cpp:205) [18]  (1.06 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', fdtd-2d.cpp:205) [18]  (0 ns)
	'add' operation ('t', fdtd-2d.cpp:205) [21]  (1.36 ns)

 <State 3>: 1.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:207) [28]  (0 ns)
	'add' operation ('j', fdtd-2d.cpp:207) [31]  (1.42 ns)

 <State 4>: 1.33ns
The critical path consists of the following:
	'load' operation ('p_fict_load', fdtd-2d.cpp:208) on array 'p_fict_s' [34]  (1.33 ns)

 <State 5>: 1.33ns
The critical path consists of the following:
	'load' operation ('p_fict_load', fdtd-2d.cpp:208) on array 'p_fict_s' [34]  (1.33 ns)

 <State 6>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('ey_addr', fdtd-2d.cpp:208) [36]  (0 ns)
	'store' operation (fdtd-2d.cpp:208) of variable 'p_fict_load', fdtd-2d.cpp:208 on array 'ey' [37]  (1.33 ns)

 <State 7>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:208) of variable 'p_fict_load', fdtd-2d.cpp:208 on array 'ey' [37]  (1.33 ns)

 <State 8>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fdtd-2d.cpp:210) [42]  (0 ns)
	'add' operation ('tmp_4', fdtd-2d.cpp:212) [49]  (1.42 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_3', fdtd-2d.cpp:212) [48]  (1.82 ns)

 <State 10>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_3', fdtd-2d.cpp:212) [48]  (1.82 ns)

 <State 11>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_3', fdtd-2d.cpp:212) [48]  (1.82 ns)

 <State 12>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:211) [54]  (1.06 ns)

 <State 13>: 1.56ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:211) [54]  (0 ns)
	'add' operation ('tmp_6', fdtd-2d.cpp:212) [61]  (1.56 ns)

 <State 14>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('hz_addr', fdtd-2d.cpp:212) [64]  (0 ns)
	'load' operation ('hz_load', fdtd-2d.cpp:212) on array 'hz' [69]  (1.33 ns)

 <State 15>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:212) on array 'hz' [69]  (1.33 ns)

 <State 16>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:212) on array 'hz' [69]  (1.33 ns)

 <State 17>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:212) on array 'hz' [69]  (1.33 ns)

 <State 18>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 19>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 20>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 21>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 22>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 23>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 24>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 25>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 26>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 27>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 28>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 29>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 30>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 31>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_9', fdtd-2d.cpp:212) [71]  (2.12 ns)

 <State 32>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 33>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 34>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 35>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 36>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 37>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 38>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 39>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 40>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 41>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 42>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 43>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 44>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 45>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 46>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 47>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 48>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 49>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', fdtd-2d.cpp:212) [72]  (1.98 ns)

 <State 50>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 51>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 52>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 53>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 54>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 55>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 56>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 57>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 58>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 59>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 60>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 61>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 62>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 63>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_2', fdtd-2d.cpp:212) [73]  (2.12 ns)

 <State 64>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:212) of variable 'tmp_2', fdtd-2d.cpp:212 on array 'ey' [74]  (1.33 ns)

 <State 65>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:212) of variable 'tmp_2', fdtd-2d.cpp:212 on array 'ey' [74]  (1.33 ns)

 <State 66>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [83]  (0 ns)
	'add' operation ('next_mul') [84]  (1.56 ns)

 <State 67>: 1.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:215) [92]  (0 ns)
	'add' operation ('tmp_11', fdtd-2d.cpp:216) [104]  (1.42 ns)

 <State 68>: 1.56ns
The critical path consists of the following:
	'add' operation ('tmp_10', fdtd-2d.cpp:216) [98]  (1.56 ns)

 <State 69>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('hz_addr_2', fdtd-2d.cpp:216) [101]  (0 ns)
	'load' operation ('hz_load_2', fdtd-2d.cpp:216) on array 'hz' [103]  (1.33 ns)

 <State 70>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:216) on array 'hz' [103]  (1.33 ns)

 <State 71>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:216) on array 'hz' [103]  (1.33 ns)

 <State 72>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:216) on array 'hz' [103]  (1.33 ns)

 <State 73>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 74>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 75>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 76>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 77>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 78>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 79>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 80>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 81>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 82>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 83>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 84>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 85>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 86>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_13', fdtd-2d.cpp:216) [110]  (2.12 ns)

 <State 87>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 88>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 89>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 90>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 91>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 92>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 93>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 94>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 95>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 96>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 97>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 98>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 99>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 100>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 101>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 102>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 103>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 104>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', fdtd-2d.cpp:216) [111]  (1.98 ns)

 <State 105>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 106>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 107>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 108>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 109>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 110>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 111>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 112>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 113>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 114>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 115>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 116>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 117>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 118>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_15', fdtd-2d.cpp:216) [112]  (2.12 ns)

 <State 119>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:216) of variable 'tmp_15', fdtd-2d.cpp:216 on array 'ex' [113]  (1.33 ns)

 <State 120>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:216) of variable 'tmp_15', fdtd-2d.cpp:216 on array 'ex' [113]  (1.33 ns)

 <State 121>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [122]  (0 ns)
	'add' operation ('next_mul2') [123]  (1.56 ns)

 <State 122>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_8', fdtd-2d.cpp:220) [130]  (1.82 ns)

 <State 123>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_8', fdtd-2d.cpp:220) [130]  (1.82 ns)

 <State 124>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_8', fdtd-2d.cpp:220) [130]  (1.82 ns)

 <State 125>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:220) [133]  (1.06 ns)

 <State 126>: 1.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:220) [133]  (0 ns)
	'add' operation ('j', fdtd-2d.cpp:220) [136]  (1.42 ns)

 <State 127>: 1.56ns
The critical path consists of the following:
	'add' operation ('tmp_16', fdtd-2d.cpp:220) [140]  (1.56 ns)

 <State 128>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('ex_addr_2', fdtd-2d.cpp:220) [142]  (0 ns)
	'load' operation ('ex_load_2', fdtd-2d.cpp:220) on array 'ex' [154]  (1.33 ns)

 <State 129>: 1.33ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:220) on array 'ex' [153]  (1.33 ns)

 <State 130>: 1.33ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:220) on array 'ex' [153]  (1.33 ns)

 <State 131>: 1.33ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:220) on array 'ex' [153]  (1.33 ns)

 <State 132>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 133>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 134>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 135>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 136>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 137>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 138>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 139>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 140>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 141>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 142>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 143>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 144>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 145>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:220) [155]  (2.12 ns)

 <State 146>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 147>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 148>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 149>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 150>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 151>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 152>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 153>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 154>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 155>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 156>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 157>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 158>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 159>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:220) [157]  (2.12 ns)

 <State 160>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 161>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 162>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 163>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 164>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 165>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 166>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 167>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 168>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 169>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 170>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 171>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 172>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 173>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', fdtd-2d.cpp:220) [159]  (2.12 ns)

 <State 174>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 175>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 176>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 177>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 178>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 179>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 180>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 181>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 182>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 183>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 184>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 185>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 186>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 187>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 188>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 189>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 190>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 191>: 1.98ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', fdtd-2d.cpp:220) [160]  (1.98 ns)

 <State 192>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 193>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 194>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 195>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 196>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 197>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 198>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 199>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 200>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 201>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 202>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 203>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 204>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 205>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:220) [161]  (2.12 ns)

 <State 206>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:220) of variable 'tmp_23', fdtd-2d.cpp:220 on array 'hz' [162]  (1.33 ns)

 <State 207>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:220) of variable 'tmp_23', fdtd-2d.cpp:220 on array 'hz' [162]  (1.33 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
