Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 15:11:49 2018
| Host         : Theory running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.393        0.000                      0                 1559        0.104        0.000                      0                 1559        4.020        0.000                       0                   631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.393        0.000                      0                 1073        0.131        0.000                      0                 1073        4.020        0.000                       0                   631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.682        0.000                      0                  486        0.104        0.000                      0                  486  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Vertical/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 1.998ns (20.882%)  route 7.570ns (79.118%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  VGA/VGA_SYNC/current_ver_pos_reg[10]/Q
                         net (fo=4, routed)           1.049     6.590    VGA/VGA_SYNC/current_ver_pos_reg__0[10]
    SLICE_X15Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.714 r  VGA/VGA_SYNC/scan_line_x_Q[9]_i_6/O
                         net (fo=1, routed)           0.403     7.118    VGA/VGA_SYNC/scan_line_x_Q[9]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.242 r  VGA/VGA_SYNC/scan_line_x_Q[9]_i_3/O
                         net (fo=45, routed)          0.705     7.946    VGA/VGA_SYNC/scan_line_x_Q[9]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.070 f  VGA/VGA_SYNC/scan_line_y_Q[7]_i_1/O
                         net (fo=75, routed)          0.878     8.948    VGA/VGA_SYNC/scan_line_y[3]
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.116     9.064 r  VGA/VGA_SYNC/i__i_1__0/O
                         net (fo=14, routed)          1.156    10.219    VGA/Border/current_ver_pos_reg[8]_2
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.354    10.573 r  VGA/Border/red[3]_i_100/O
                         net (fo=13, routed)          1.080    11.654    VGA/VGA_SYNC/current_hor_pos_reg[7]_1
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.982 r  VGA/VGA_SYNC/red[3]_i_98__0/O
                         net (fo=1, routed)           0.667    12.649    VGA/VGA_SYNC/red[3]_i_98__0_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.773 r  VGA/VGA_SYNC/red[3]_i_24__0/O
                         net (fo=1, routed)           0.940    13.713    VGA/VGA_SYNC/red[3]_i_24__0_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I4_O)        0.124    13.837 r  VGA/VGA_SYNC/red[3]_i_4__0/O
                         net (fo=1, routed)           0.693    14.529    VGA/VGA_SYNC/red[3]_i_4__0_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124    14.653 r  VGA/VGA_SYNC/red[3]_i_1__3/O
                         net (fo=1, routed)           0.000    14.653    VGA/Border/Vertical/p_0_in[0]
    SLICE_X11Y6          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.451    14.792    VGA/Border/Vertical/clk_IBUF_BUFG
    SLICE_X11Y6          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y6          FDPE (Setup_fdpe_C_D)        0.029    15.046    VGA/Border/Vertical/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo3/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.086ns (34.544%)  route 5.848ns (65.456%))
  Logic Levels:           11  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  VGA/VGA_SYNC/current_ver_pos_reg[10]/Q
                         net (fo=4, routed)           1.049     6.590    VGA/VGA_SYNC/current_ver_pos_reg__0[10]
    SLICE_X15Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.714 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_6/O
                         net (fo=1, routed)           0.403     7.118    VGA/VGA_SYNC/scan_line_x_Q[9]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.242 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_3/O
                         net (fo=45, routed)          0.397     7.638    VGA/VGA_SYNC/scan_line_x_Q[9]_i_3_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.762 f  VGA/VGA_SYNC/i__i_2/O
                         net (fo=156, routed)         0.520     8.283    VGA/VGA_SYNC/vga_blank
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.150     8.433 r  VGA/VGA_SYNC/scan_line_y_Q[0]_i_1/O
                         net (fo=17, routed)          0.957     9.390    VGA/VGA_SYNC/scan_line_y_Q_reg[1][0]
    SLICE_X8Y12          LUT2 (Prop_lut2_I0_O)        0.326     9.716 r  VGA/VGA_SYNC/red[3]_i_18__2/O
                         net (fo=1, routed)           0.000     9.716    VGA/CHANGE_Rectangle_Height_3/current_ver_pos_reg[0][0]
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.229 r  VGA/CHANGE_Rectangle_Height_3/red_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.229    VGA/CHANGE_Rectangle_Height_3/red_reg[3]_i_8_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.483 f  VGA/CHANGE_Rectangle_Height_3/red_reg[3]_i_7__0/CO[0]
                         net (fo=1, routed)           0.745    11.228    VGA/VGA_SYNC/current_val_reg[9]_0[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I2_O)        0.367    11.595 r  VGA/VGA_SYNC/red[3]_i_5/O
                         net (fo=2, routed)           0.465    12.060    VGA/VGA_SYNC/red[3]_i_5_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.184 r  VGA/VGA_SYNC/red[3]_i_2/O
                         net (fo=2, routed)           0.650    12.834    VGA/VGA_SYNC/red[3]_i_2_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I4_O)        0.150    12.984 r  VGA/VGA_SYNC/blue[3]_i_3__8/O
                         net (fo=1, routed)           0.660    13.645    VGA/VGA_SYNC/blue[3]_i_3__8_n_0
    SLICE_X9Y9           LUT4 (Prop_lut4_I2_O)        0.374    14.019 r  VGA/VGA_SYNC/blue[3]_i_1__1__0/O
                         net (fo=1, routed)           0.000    14.019    VGA/PlayerNo3/char_blue_reg[3]_1
    SLICE_X9Y9           FDRE                                         r  VGA/PlayerNo3/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.448    14.789    VGA/PlayerNo3/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  VGA/PlayerNo3/blue_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.047    15.061    VGA/PlayerNo3/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.974ns  (logic 1.975ns (33.057%)  route 3.999ns (66.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=500, routed)         2.421    10.885    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.156    11.041 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.630    11.671    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.355    12.026 r  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7/O
                         net (fo=4, routed)           0.948    12.974    GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7_n_0
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.509    14.850    GAME/CLK_DIVIDE/tenMinutesClock/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.291    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.974ns  (logic 1.975ns (33.057%)  route 3.999ns (66.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=500, routed)         2.421    10.885    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.156    11.041 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.630    11.671    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.355    12.026 r  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7/O
                         net (fo=4, routed)           0.948    12.974    GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7_n_0
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.509    14.850    GAME/CLK_DIVIDE/tenMinutesClock/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[1]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.291    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.974ns  (logic 1.975ns (33.057%)  route 3.999ns (66.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=500, routed)         2.421    10.885    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.156    11.041 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.630    11.671    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.355    12.026 r  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7/O
                         net (fo=4, routed)           0.948    12.974    GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7_n_0
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.509    14.850    GAME/CLK_DIVIDE/tenMinutesClock/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[2]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.291    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.974ns  (logic 1.975ns (33.057%)  route 3.999ns (66.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=500, routed)         2.421    10.885    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.156    11.041 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.630    11.671    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.355    12.026 r  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7/O
                         net (fo=4, routed)           0.948    12.974    GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7_n_0
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.509    14.850    GAME/CLK_DIVIDE/tenMinutesClock/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[3]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    14.291    GAME/CLK_DIVIDE/tenMinutesClock/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo3/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.410ns  (logic 2.906ns (45.330%)  route 3.504ns (54.670%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=500, routed)         2.197    10.661    VGA/VGA_SYNC/reset_IBUF
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.124    10.785 r  VGA/VGA_SYNC/geqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000    10.785    VGA/PlayerNo3/Rectangle/S[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.335 r  VGA/PlayerNo3/Rectangle/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.335    VGA/PlayerNo3/Rectangle/geqOp_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.606 f  VGA/PlayerNo3/Rectangle/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.698    12.304    VGA/VGA_SYNC/current_val_reg[9]_1[0]
    SLICE_X9Y9           LUT6 (Prop_lut6_I3_O)        0.373    12.677 r  VGA/VGA_SYNC/red[3]_i_3/O
                         net (fo=1, routed)           0.609    13.286    VGA/VGA_SYNC/red[3]_i_3_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  VGA/VGA_SYNC/red[3]_i_1__0__0/O
                         net (fo=1, routed)           0.000    13.410    VGA/PlayerNo3/char_blue_reg[3]_2
    SLICE_X10Y9          FDRE                                         r  VGA/PlayerNo3/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.449    14.790    VGA/PlayerNo3/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  VGA/PlayerNo3/red_reg[3]/C
                         clock pessimism              0.000    14.790    
                         clock uncertainty           -0.035    14.755    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.077    14.832    VGA/PlayerNo3/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.770ns (21.854%)  route 6.329ns (78.146%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=12, routed)          1.231     6.834    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.958 r  VGA/VGA_SYNC/scan_line_x_Q[4]_i_2/O
                         net (fo=10, routed)          0.519     7.477    VGA/VGA_SYNC/scan_line_x_Q[4]_i_2_n_0
    SLICE_X13Y12         LUT3 (Prop_lut3_I2_O)        0.118     7.595 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_4/O
                         net (fo=16, routed)          0.776     8.371    VGA/VGA_SYNC/scan_line_x_Q[9]_i_4_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.326     8.697 r  VGA/VGA_SYNC/scan_line_x_Q[8]_i_1/O
                         net (fo=25, routed)          0.874     9.571    VGA/VGA_SYNC/scan_line_x_Q_reg[8][4]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.124     9.695 f  VGA/VGA_SYNC/count[9]_i_8/O
                         net (fo=1, routed)           0.452    10.147    VGA/VGA_SYNC/count[9]_i_8_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.271 f  VGA/VGA_SYNC/count[9]_i_4/O
                         net (fo=12, routed)          1.216    11.487    VGA/Border/Horizontal/current_hor_pos_reg[1]
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.118    11.605 r  VGA/Border/Horizontal/draw_pulse[5]_i_2/O
                         net (fo=6, routed)           0.769    12.374    VGA/Border/Horizontal/draw_pulse[5]_i_2_n_0
    SLICE_X34Y20         LUT2 (Prop_lut2_I0_O)        0.318    12.692 r  VGA/Border/Horizontal/draw_pulse[0]_i_1/O
                         net (fo=1, routed)           0.492    13.184    VGA/Border/Horizontal/draw_pulse[0]_i_1_n_0
    SLICE_X33Y20         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.434    14.775    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X33Y20         FDCE (Setup_fdce_C_D)       -0.251    14.749    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo1/Player/Letter_A/blue_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 2.075ns (24.549%)  route 6.378ns (75.451%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  VGA/VGA_SYNC/current_ver_pos_reg[10]/Q
                         net (fo=4, routed)           1.049     6.590    VGA/VGA_SYNC/current_ver_pos_reg__0[10]
    SLICE_X15Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.714 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_6/O
                         net (fo=1, routed)           0.403     7.118    VGA/VGA_SYNC/scan_line_x_Q[9]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.242 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_3/O
                         net (fo=45, routed)          0.589     7.831    VGA/VGA_SYNC/scan_line_x_Q[9]_i_3_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  VGA/VGA_SYNC/scan_line_y_Q[6]_i_1/O
                         net (fo=183, routed)         1.139     9.094    VGA/VGA_SYNC/scan_line_y[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.150     9.244 f  VGA/VGA_SYNC/red[3]_i_5__2/O
                         net (fo=8, routed)           0.751     9.995    VGA/VGA_SYNC/red[3]_i_5__2_n_0
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.326    10.321 f  VGA/VGA_SYNC/blue[3]_i_8__16/O
                         net (fo=15, routed)          1.019    11.340    VGA/VGA_SYNC/blue[3]_i_8__16_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I2_O)        0.119    11.459 r  VGA/VGA_SYNC/blue[3]_i_10/O
                         net (fo=8, routed)           0.771    12.230    VGA/VGA_SYNC/blue[3]_i_10_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.326    12.556 r  VGA/VGA_SYNC/blue[3]_i_4__29/O
                         net (fo=3, routed)           0.656    13.212    VGA/VGA_SYNC_n_108
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.326    13.538 r  VGA/blue[3]_i_1__2/O
                         net (fo=1, routed)           0.000    13.538    VGA/PlayerNo1/Player/Letter_A/blue_reg[3]_0
    SLICE_X1Y3           FDPE                                         r  VGA/PlayerNo1/Player/Letter_A/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.519    14.860    VGA/PlayerNo1/Player/Letter_A/clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  VGA/PlayerNo1/Player/Letter_A/blue_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y3           FDPE (Setup_fdpe_C_D)        0.029    15.114    VGA/PlayerNo1/Player/Letter_A/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo1/Player/Letter_Y/blue_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.075ns (24.693%)  route 6.328ns (75.307%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  VGA/VGA_SYNC/current_ver_pos_reg[10]/Q
                         net (fo=4, routed)           1.049     6.590    VGA/VGA_SYNC/current_ver_pos_reg__0[10]
    SLICE_X15Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.714 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_6/O
                         net (fo=1, routed)           0.403     7.118    VGA/VGA_SYNC/scan_line_x_Q[9]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.242 f  VGA/VGA_SYNC/scan_line_x_Q[9]_i_3/O
                         net (fo=45, routed)          0.589     7.831    VGA/VGA_SYNC/scan_line_x_Q[9]_i_3_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  VGA/VGA_SYNC/scan_line_y_Q[6]_i_1/O
                         net (fo=183, routed)         1.139     9.094    VGA/VGA_SYNC/scan_line_y[2]
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.150     9.244 f  VGA/VGA_SYNC/red[3]_i_5__2/O
                         net (fo=8, routed)           0.751     9.995    VGA/VGA_SYNC/red[3]_i_5__2_n_0
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.326    10.321 f  VGA/VGA_SYNC/blue[3]_i_8__16/O
                         net (fo=15, routed)          1.019    11.340    VGA/VGA_SYNC/blue[3]_i_8__16_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I2_O)        0.119    11.459 r  VGA/VGA_SYNC/blue[3]_i_10/O
                         net (fo=8, routed)           0.771    12.230    VGA/VGA_SYNC/blue[3]_i_10_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.326    12.556 r  VGA/VGA_SYNC/blue[3]_i_4__29/O
                         net (fo=3, routed)           0.606    13.162    VGA/VGA_SYNC_n_108
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.326    13.488 r  VGA/blue[3]_i_1__3__0/O
                         net (fo=1, routed)           0.000    13.488    VGA/PlayerNo1/Player/Letter_Y/blue_reg[3]_0
    SLICE_X1Y3           FDPE                                         r  VGA/PlayerNo1/Player/Letter_Y/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.519    14.860    VGA/PlayerNo1/Player/Letter_Y/clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  VGA/PlayerNo1/Player/Letter_Y/blue_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y3           FDPE (Setup_fdpe_C_D)        0.031    15.116    VGA/PlayerNo1/Player/Letter_Y/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.594     1.477    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MAINFSM/Delayer/PRNGNumber_reg[11]/Q
                         net (fo=1, routed)           0.065     1.683    MAINFSM/Delayer/p_2_in[10]
    SLICE_X0Y8           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.865     1.992    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X0Y8           FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDPE (Hold_fdpe_C_D)         0.075     1.552    MAINFSM/Delayer/PRNGNumber_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.593     1.476    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y10          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  MAINFSM/Delayer/PRNGNumber_reg[7]/Q
                         net (fo=1, routed)           0.056     1.696    MAINFSM/Delayer/p_2_in[6]
    SLICE_X2Y10          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.060     1.536    MAINFSM/Delayer/PRNGNumber_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 AVERAGE/BCDConversion/current_CI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/bcd_out_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.587     1.470    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  AVERAGE/BCDConversion/current_CI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  AVERAGE/BCDConversion/current_CI_reg[0]/Q
                         net (fo=2, routed)           0.111     1.722    AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/current_CI[0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/bcd_out_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/bcd_out_i[0]_i_1__0_n_0
    SLICE_X2Y19          FDCE                                         r  AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/bcd_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.856     1.983    AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/bcd_out_i_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121     1.605    AVERAGE/BCDConversion/digits_mapping[1].digit_bcd/bcd_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.557     1.440    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y20          FDCE                                         r  AVERAGE/sumvalue3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  AVERAGE/sumvalue3_reg[6]/Q
                         net (fo=2, routed)           0.124     1.705    AVERAGE/averagevalue3_reg[10]_0[3]
    SLICE_X10Y20         FDCE                                         r  AVERAGE/averagevalue3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.825     1.952    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  AVERAGE/averagevalue3_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.060     1.534    AVERAGE/averagevalue3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AVERAGE/bcdaverageinput_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  AVERAGE/bcdaverageinput_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/bcdaverageinput_reg[8]/Q
                         net (fo=1, routed)           0.095     1.702    AVERAGE/BCDConversion/Q[8]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  AVERAGE/BCDConversion/current_binary[8]_i_1/O
                         net (fo=1, routed)           0.000     1.747    AVERAGE/BCDConversion/current_binary[8]_i_1_n_0
    SLICE_X4Y22          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.851     1.978    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[8]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.092     1.571    AVERAGE/BCDConversion/current_binary_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MAINFSM/button2counter/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.005%)  route 0.131ns (40.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.588     1.471    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MAINFSM/button2counter/current_count_reg[0]/Q
                         net (fo=8, routed)           0.131     1.743    MAINFSM/button2counter/current_count_reg_n_0_[0]
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.048     1.791 r  MAINFSM/button2counter/current_count[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.791    MAINFSM/button2counter/plusOp__0[3]
    SLICE_X6Y16          FDRE                                         r  MAINFSM/button2counter/current_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.857     1.984    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  MAINFSM/button2counter/current_count_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.131     1.615    MAINFSM/button2counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.174%)  route 0.124ns (46.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.557     1.440    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y20          FDCE                                         r  AVERAGE/sumvalue3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  AVERAGE/sumvalue3_reg[5]/Q
                         net (fo=2, routed)           0.124     1.705    AVERAGE/averagevalue3_reg[10]_0[2]
    SLICE_X10Y19         FDCE                                         r  AVERAGE/averagevalue3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.826     1.953    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  AVERAGE/averagevalue3_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.053     1.528    AVERAGE/averagevalue3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.557     1.440    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y20          FDCE                                         r  AVERAGE/sumvalue3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  AVERAGE/sumvalue3_reg[4]/Q
                         net (fo=2, routed)           0.127     1.708    AVERAGE/averagevalue3_reg[10]_0[1]
    SLICE_X9Y18          FDCE                                         r  AVERAGE/averagevalue3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.827     1.954    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  AVERAGE/averagevalue3_reg[1]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X9Y18          FDCE (Hold_fdce_C_D)         0.075     1.531    AVERAGE/averagevalue3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.556     1.439    AVERAGE/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  AVERAGE/sumvalue3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  AVERAGE/sumvalue3_reg[10]/Q
                         net (fo=2, routed)           0.124     1.704    AVERAGE/averagevalue3_reg[10]_0[7]
    SLICE_X10Y21         FDCE                                         r  AVERAGE/averagevalue3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.824     1.951    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  AVERAGE/averagevalue3_reg[7]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.053     1.526    AVERAGE/averagevalue3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.898%)  route 0.124ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.558     1.441    AVERAGE/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  AVERAGE/sumvalue1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  AVERAGE/sumvalue1_reg[3]/Q
                         net (fo=2, routed)           0.124     1.729    AVERAGE/D[0]
    SLICE_X10Y19         FDCE                                         r  AVERAGE/averagevalue1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.826     1.953    AVERAGE/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  AVERAGE/averagevalue1_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.075     1.550    AVERAGE/averagevalue1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y19    AVERAGE/BCDConversion/current_CI_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y20    AVERAGE/BCDConversion/current_binary_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y19    AVERAGE/sumvalue3_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y19    AVERAGE/sumvalue3_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y19    AVERAGE/sumvalue3_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y20    AVERAGE/sumvalue3_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y20    AVERAGE/sumvalue3_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y20    AVERAGE/sumvalue3_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y20    AVERAGE/sumvalue3_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y9     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y9     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y11    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y11    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y11    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y11    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y11   VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   VGA/DIVIDER/megaHzClock_25MHz/current_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   VGA/DIVIDER/megaHzClock_25MHz/i_zero_reg/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y9     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y9     MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y19    AVERAGE/sumvalue3_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y19    AVERAGE/sumvalue3_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y19    AVERAGE/sumvalue3_reg[3]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y20    AVERAGE/sumvalue3_reg[4]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y20    AVERAGE/sumvalue3_reg[5]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y20    AVERAGE/sumvalue3_reg[6]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y20    AVERAGE/sumvalue3_reg[7]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y22    AVERAGE/sumvalue4_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.741ns  (logic 1.464ns (21.714%)  route 5.277ns (78.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.277    13.741    SOUND/reset_IBUF
    SLICE_X12Y27         FDCE                                         f  SOUND/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.436    14.777    SOUND/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  SOUND/counter_reg[16]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.035    14.742    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.423    SOUND/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.741ns  (logic 1.464ns (21.714%)  route 5.277ns (78.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.277    13.741    SOUND/reset_IBUF
    SLICE_X12Y27         FDCE                                         f  SOUND/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.436    14.777    SOUND/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  SOUND/counter_reg[17]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.035    14.742    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.423    SOUND/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.741ns  (logic 1.464ns (21.714%)  route 5.277ns (78.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.277    13.741    SOUND/reset_IBUF
    SLICE_X12Y27         FDCE                                         f  SOUND/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.436    14.777    SOUND/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  SOUND/counter_reg[18]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.035    14.742    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.423    SOUND/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.741ns  (logic 1.464ns (21.714%)  route 5.277ns (78.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.277    13.741    SOUND/reset_IBUF
    SLICE_X12Y27         FDCE                                         f  SOUND/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.436    14.777    SOUND/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  SOUND/counter_reg[19]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.035    14.742    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.423    SOUND/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.600ns  (logic 1.464ns (22.177%)  route 5.137ns (77.823%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.137    13.600    SOUND/reset_IBUF
    SLICE_X12Y28         FDCE                                         f  SOUND/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.438    14.779    SOUND/clk_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  SOUND/counter_reg[20]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.035    14.744    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.425    SOUND/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.600ns  (logic 1.464ns (22.177%)  route 5.137ns (77.823%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.137    13.600    SOUND/reset_IBUF
    SLICE_X12Y28         FDCE                                         f  SOUND/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.438    14.779    SOUND/clk_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  SOUND/counter_reg[21]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.035    14.744    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.425    SOUND/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.600ns  (logic 1.464ns (22.177%)  route 5.137ns (77.823%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.137    13.600    SOUND/reset_IBUF
    SLICE_X12Y28         FDCE                                         f  SOUND/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.438    14.779    SOUND/clk_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  SOUND/counter_reg[22]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.035    14.744    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.425    SOUND/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.600ns  (logic 1.464ns (22.177%)  route 5.137ns (77.823%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         5.137    13.600    SOUND/reset_IBUF
    SLICE_X12Y28         FDCE                                         f  SOUND/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.438    14.779    SOUND/clk_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  SOUND/counter_reg[23]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.035    14.744    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.425    SOUND/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.450ns  (logic 1.464ns (22.696%)  route 4.986ns (77.304%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         4.986    13.450    SOUND/reset_IBUF
    SLICE_X12Y29         FDCE                                         f  SOUND/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.439    14.780    SOUND/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  SOUND/counter_reg[24]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.426    SOUND/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.450ns  (logic 1.464ns (22.696%)  route 4.986ns (77.304%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=500, routed)         4.986    13.450    SOUND/reset_IBUF
    SLICE_X12Y29         FDCE                                         f  SOUND/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.439    14.780    SOUND/clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  SOUND/counter_reg[25]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.426    SOUND/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.393ns (45.389%)  route 1.677ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.677     5.070    VGA/VGA_SYNC/reset_IBUF
    SLICE_X14Y14         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[0]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/VGA_SYNC/current_ver_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.393ns (45.389%)  route 1.677ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.677     5.070    VGA/VGA_SYNC/reset_IBUF
    SLICE_X14Y14         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/VGA_SYNC/current_ver_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.393ns (45.389%)  route 1.677ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.677     5.070    VGA/VGA_SYNC/reset_IBUF
    SLICE_X14Y14         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[6]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/VGA_SYNC/current_ver_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.393ns (45.389%)  route 1.677ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.677     5.070    VGA/VGA_SYNC/reset_IBUF
    SLICE_X14Y14         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[7]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/VGA_SYNC/current_ver_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.393ns (45.389%)  route 1.677ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.677     5.070    VGA/VGA_SYNC/reset_IBUF
    SLICE_X14Y14         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[8]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.155     4.966    VGA/VGA_SYNC/current_ver_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue1_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.393ns (45.161%)  route 1.692ns (54.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.692     5.085    AVERAGE/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  AVERAGE/sumvalue1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.555     5.076    AVERAGE/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  AVERAGE/sumvalue1_reg[10]/C
                         clock pessimism              0.000     5.076    
                         clock uncertainty            0.035     5.112    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.155     4.957    AVERAGE/sumvalue1_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue1_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.393ns (45.161%)  route 1.692ns (54.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.692     5.085    AVERAGE/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  AVERAGE/sumvalue1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.555     5.076    AVERAGE/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  AVERAGE/sumvalue1_reg[11]/C
                         clock pessimism              0.000     5.076    
                         clock uncertainty            0.035     5.112    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.155     4.957    AVERAGE/sumvalue1_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue1_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.393ns (45.161%)  route 1.692ns (54.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.692     5.085    AVERAGE/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  AVERAGE/sumvalue1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.555     5.076    AVERAGE/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  AVERAGE/sumvalue1_reg[8]/C
                         clock pessimism              0.000     5.076    
                         clock uncertainty            0.035     5.112    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.155     4.957    AVERAGE/sumvalue1_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue1_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.393ns (45.161%)  route 1.692ns (54.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.692     5.085    AVERAGE/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  AVERAGE/sumvalue1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.555     5.076    AVERAGE/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  AVERAGE/sumvalue1_reg[9]/C
                         clock pessimism              0.000     5.076    
                         clock uncertainty            0.035     5.112    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.155     4.957    AVERAGE/sumvalue1_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.393ns (45.389%)  route 1.677ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=500, routed)         1.677     5.070    VGA/VGA_SYNC/reset_IBUF
    SLICE_X15Y14         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.564     5.085    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[9]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.035     5.121    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.208     4.913    VGA/VGA_SYNC/current_ver_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.913    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.157    





