<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>FineSteeringMirror</design>
	<target_verilog>/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/Libero/synthesis/FineSteeringMirror.vm</target_verilog>
</SynplifyOutput>
