
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009222    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000084    0.000042    0.000042 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017555    0.039764    0.107391    0.107433 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.039764    0.000133    0.107566 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.005492    0.029214    0.109215    0.216781 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.029214    0.000057    0.216838 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.024754    0.235489    0.435943    0.652781 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net4 (net)
                      0.235489    0.000046    0.652827 ^ output4/A (sky130_fd_sc_hd__buf_1)
     1    0.000352    0.022483    0.096259    0.749086 ^ output4/X (sky130_fd_sc_hd__buf_1)
                                                         counter[0] (net)
                      0.022483    0.000001    0.749087 ^ counter[0] (out)
                                              0.749087   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -1.000000    9.000000   output external delay
                                              9.000000   data required time
---------------------------------------------------------------------------------------------
                                              9.000000   data required time
                                             -0.749087   data arrival time
---------------------------------------------------------------------------------------------
                                              8.250913   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
