INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/ip/instruction_memory/sim/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/imm_gen_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/mux_4_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
