// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (C) 2018-2020 Oplus. All rights reserved.
*/
&mdss_mdp {
	dsi_oppo19101samsung_amb655uv01_1080_2400_cmd: qcom,mdss_dsi_oppo19101samsung_amb655uv01_1080_2400_cmd {
		qcom,mdss-dsi-panel-name = "samsung amb655uv01 amoled fhd+ panel with DSC";
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-color-order = "rgb_swap_rgb";
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;

		qcom,dsi-ctrl-num = <0>;
		qcom,dsi-phy-num = <0>;
		qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";

		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-lane-map = "lane_map_0123";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-wr-mem-start = <0x2c>;
		qcom,mdss-dsi-wr-mem-continue = <0x3c>;
		qcom,mdss-dsi-panel-hdr-enabled;
		qcom,mdss-dsi-panel-hdr-color-primaries = <15000 15500 34000
			16000 13250 34500 7500 3000>;
		qcom,mdss-dsi-panel-peak-brightness = <4300000>;
		qcom,mdss-dsi-panel-blackness-level = <1023>;
		qcom,mdss-pan-physical-width-dimension = <68>;
		qcom,mdss-pan-physical-height-dimension = <152>;
		qcom,esd-check-enabled;
		qcom,mdss-dsi-panel-status-check-mode = "reg_read";
		qcom,mdss-dsi-panel-status-command = [
						06 01 00 01 05 00 02 EA 00
						06 01 00 01 05 00 02 EE 00
						06 01 00 01 05 00 02 0A 00
						];
		qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-panel-status-value = <
						0x00 0x00 0x9C
						0x00 0x80 0x9C
						0x80 0x00 0x9C
						0x80 0x80 0x9C
						>;
		qcom,mdss-dsi-panel-status-read-length = <1 1 1>;

		qcom,mdss-dsi-display-timings {
			timing@0{
				qcom,mdss-dsi-panel-clockrate = <652800000>;
				qcom,mdss-mdp-transfer-time-us = <14000>;
				qcom,mdss-dsi-panel-width = <1080>;
				qcom,mdss-dsi-panel-height = <2400>;
				qcom,mdss-dsi-h-front-porch = <8>;
				qcom,mdss-dsi-h-back-porch = <8>;
				qcom,mdss-dsi-h-pulse-width = <24>;
				qcom,mdss-dsi-h-sync-skew = <0>;
				qcom,mdss-dsi-v-back-porch = <6>;
				qcom,mdss-dsi-v-front-porch = <8>;
				qcom,mdss-dsi-v-pulse-width = <4>;
				qcom,mdss-dsi-panel-framerate = <60>;
				qcom,mdss-dsi-panel-phy-timings = [00 22 05 09 25 23 09 09 06 03 04 00];
				qcom,display-topology = <1 1 1>;
				qcom,default-topology-index = <0>;
				qcom,mdss-dsi-on-command = [
					39 01 00 00 00 00 03 9f 5A 5A
					15 01 00 00 00 00 02 9D 01
					39 01 00 00 00 00 59 9E 11 00 00 89 30 80 09 60 04 38 00 30 02 1C 02 1C 02 00 02 52 00 20 04 23 00 07 00 0F 02 8E 02 1F 18 00 10 F0 03 0C 20 00 06 0B 0B 33 0E 1C 2A 38 46 54 62 69 70 77 79 7B 7D 7E 01 02 01 00 09 40 09 BE 19 FC 19 FA 19 F8 1A 38 1A 78 1A B6 2A B6 2A F4 2A F4 4B 34 63 74
					05 01 00 00 14 00 01 11
					/* TE ON */
					15 01 00 00 00 00 02 35 00
					39 01 00 00 00 00 03 9F A5 A5
					/* CASET/PASET Setting */
					39 01 00 00 00 00 05 2A 00 00 04 37
					39 01 00 00 00 00 05 2B 00 00 09 5F
					/* TSP SYNC ON */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 05
					39 01 00 00 00 00 04 D7 07 02 40
					39 01 00 00 00 00 03 F0 A5 A5
					/* Driver-IC Initial Code */
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 03 F1 5A 5A
					39 01 00 00 00 00 04 E5 13 E8 FC
					39 01 00 00 00 00 02 ED 97
					39 01 00 00 00 00 02 B0 1A
					39 01 00 00 00 00 02 F9 20
					39 01 00 00 00 00 03 F1 A5 A5
					39 01 00 00 00 00 03 F0 A5 A5
					/* Dimming Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 06
					15 01 00 00 00 00 02 B7 00
					15 01 00 00 00 00 02 B0 05
					15 01 00 00 00 00 02 B7 13
					39 01 00 00 00 00 03 F0 A5 A5
					/* ACL Mode */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 55 00
					39 01 00 00 00 00 03 F0 A5 A5
					/* SEED LP ON */
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 29 BD
					   00 FF FF 09 15 00 73 18
					   00 00 09 15 43 92 00 44
					   44 00 09 15 43 92 00 22
					   22 09 15 43 92 00 11 11
					   00 09 15 43 92 00 00 00
					39 01 00 00 00 00 03 F0 A5 A5
					/* LP Disable */
					15 01 00 00 00 00 02 8B 00
					/* SEED CRC Setting */
					39 01 00 00 00 00 03 81 31 02
					39 01 00 00 00 00 03 F0 5A 5A
					/* SEED CRC P3 */
					15 01 00 00 00 00 02 B0 2B
					39 01 00 00 00 00 16 B1 E4 05 00 07 E0 01 0C 02 F0 18 FA E3 FB 0A DF F9 F5 01 FF FF FF
					/* SEED CRC ON */
					15 01 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
					/*FB_Delay*/
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 3B
					39 01 00 00 00 00 02 F5 25
					39 01 00 00 00 00 03 F0 A5 A5
					/* 11bit Dimming Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 01
					15 01 00 00 00 00 02 B7 3F
					39 01 00 00 00 00 03 F0 A5 A5
					/* 60hz Transition */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 60 00
					39 01 00 00 00 00 03 F0 A5 A5
					/* T2M Clk Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 F5 85
					15 01 00 00 00 00 02 B0 01
					15 01 00 00 00 00 02 F5 77
					15 01 00 00 00 00 02 B0 03
					39 01 00 00 00 00 05 F5 10 40 10 40
					39 01 00 00 00 00 03 F0 A5 A5
					/* Normal mode */
					15 01 00 00 6E 00 02 53 20
				];
				qcom,mdss-dsi-post-on-backlight = [
					/* T2M Clk Fixed Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 F5 87
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 9F 5A 5A
					05 01 00 00 00 00 01 29
					05 01 00 00 00 00 01 13
					39 01 00 00 00 00 03 9F A5 A5
				];
				qcom,mdss-dsi-timing-switch-command = [
					/* 60hz Transition */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 60 00
					39 01 00 00 10 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-off-command = [
					39 01 00 00 00 00 03 9F 5A 5A
					05 01 00 00 14 00 01 29
					05 01 00 00 14 00 01 28
					05 01 00 00 00 00 01 10
					39 01 00 00 96 00 03 9F A5 A5
				];
				qcom,mdss-dsi-lp1-command = [
					39 01 00 00 00 00 03 9F 5A 5A
					15 01 00 00 25 00 01 28
					39 01 00 00 00 00 03 9F A5 A5
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 60 00
					39 01 00 00 00 00 02 53 23
					39 01 00 00 00 00 02 B0 32
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 07
					39 01 00 00 00 00 02 F4 5B
					39 01 00 00 00 00 03 F0 A5 A5
					];
				qcom,mdss-dsi-nolp-command = [
					/* 60hz Transition */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 60 00
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 f0 5a 5a
					15 01 00 00 00 00 02 53 20
					15 01 00 00 00 00 02 b0 32
					39 01 00 00 00 00 03 f0 a5 a5
					39 01 00 00 00 00 03 9F 5A 5A
					15 01 00 00 00 00 01 13
					15 01 00 00 00 00 01 29
					39 01 00 00 00 00 03 9F A5 A5
					];
				qcom,mdss-dsi-aod-hbm-on-command = [
					/* HBM Mode ON */
					39 01 00 00 00 00 02 53 E0
					/* 0xE0 Normal transition */
					39 01 00 00 00 00 03 51 0F 60
				];
				qcom,mdss-dsi-aod-hbm-off-command = [
					15 01 00 00 00 00 02 53 23
					39 01 00 00 00 00 03 51 00 01
				];
				qcom,mdss-dsi-hbm-on-command = [
					15 01 00 00 00 00 02 53 E0
					39 01 00 00 22 00 03 51 0F 60
				];
				qcom,mdss-dsi-hbm-off-command = [
					39 01 00 00 10 00 02 53 20
				];
				qcom,mdss-dsi-normal-hbm-on-command = [
					15 01 00 00 00 00 02 53 E0
					39 01 00 00 00 00 03 51 0F 60
				];
				qcom,mdss-dsi-aod-high-mode-command = [
					/* AOD 50nit */
					15 01 00 00 00 00 02 53 22
				];
				qcom,mdss-dsi-aod-low-mode-command = [
					/* AOD 10nit */
					15 01 00 00 00 00 02 53 23
				];
				qcom,mdss-dsi-seed-off-command = [
					/* TCS OFF */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B2 83
					39 01 00 00 00 00 03 F0 A5 A5
					/* CRC OFF */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B1 01
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-seed-0-command = [
					/* SEED CRC Setting */
					39 01 00 00 00 00 03 81 31 02
					39 01 00 00 00 00 03 F0 5A 5A
					/* SEED CRC P3 */
					15 01 00 00 00 00 02 B0 2B
					39 01 00 00 00 00 16 B1 E4 05 00 07 E0 01 0C 02 F0 18 FA E3 FB 0A DF F9 F5 01 FF FF FF
					/* SEED CRC ON */
					15 01 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-seed-1-command = [
					/* SEED CRC Setting */
					39 00 00 00 00 00 03 81 31 00
					39 00 00 00 00 00 03 F0 5A 5A
					/* SEED CRC SRGB RGB */
					15 00 00 00 00 00 02 B0 01
					39 00 00 00 00 00 16 B1 B2 0D 04 37 D5 13 0C 02 C8 49 F3 DC D1 14 CA EB EA 18 FF FF FF
					/* SEED CRC ON */
					15 00 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-seed-2-command = [
					/* SEED CRC Setting */
					39 01 00 00 00 00 03 81 31 02
					39 01 00 00 00 00 03 F0 5A 5A
					/* SEED CRC P3 */
					15 01 00 00 00 00 02 B0 2B
					39 01 00 00 00 00 16 B1 E4 05 00 07 E0 01 0C 02 F0 18 FA E3 FB 0A DF F9 F5 01 FF FF FF
					/* SEED CRC ON */
					15 01 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-loading-effect-1-command = [
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 01
					39 01 00 00 00 00 02 C8 A3 56 37
					39 01 00 00 00 00 03 F0 A5 A5

				];
				qcom,mdss-dsi-loading-effect-2-command = [
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 01
					39 01 00 00 00 00 02 92 83 56 37
					39 01 00 00 00 00 03 F0 A5 A5

				];
				qcom,mdss-dsi-loading-effect-off-command = [
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 01
					39 01 00 00 00 00 02 92 83 56 37
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-osc-clk-mode0-command = [
					/* 139.6Mhz */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 C4
					15 01 00 00 00 00 02 B0 04
					39 01 00 00 00 00 06 F8 41 45 22 2C 2C
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 CC
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-osc-clk-mode1-command = [
					/* 136.3Mhz */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 C4
					15 01 00 00 00 00 02 B0 04
					39 01 00 00 00 00 06 F8 41 69 22 5B 5B
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 CC
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-aod-hbm-on-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-aod-hbm-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-0-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-1-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-2-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-loading-effect-1-command-state	= "dsi_hs_mode";
				qcom,mdss-dsi-loading-effect-2-command-state	= "dsi_hs_mode";
				qcom,mdss-dsi-loading-effect-off-command-state	= "dsi_hs_mode";
				qcom,compression-mode = "dsc";
				qcom,mdss-dsc-slice-height = <48>;
				qcom,mdss-dsc-slice-width = <540>;
				qcom,mdss-dsc-slice-per-pkt = <2>;
				qcom,mdss-dsc-bit-per-component = <8>;
				qcom,mdss-dsc-bit-per-pixel = <8>;
				qcom,mdss-dsc-block-prediction-enable;
			};

			timing@1{
				qcom,mdss-dsi-panel-clockrate = <652800000>;
				qcom,mdss-mdp-transfer-time-us = <9000>;
				qcom,mdss-dsi-panel-width = <1080>;
				qcom,mdss-dsi-panel-height = <2400>;
				qcom,mdss-dsi-h-front-porch = <8>;
				qcom,mdss-dsi-h-back-porch = <8>;
				qcom,mdss-dsi-h-pulse-width = <24>;
				qcom,mdss-dsi-h-sync-skew = <0>;
				qcom,mdss-dsi-v-back-porch = <6>;
				qcom,mdss-dsi-v-front-porch = <8>;
				qcom,mdss-dsi-v-pulse-width = <4>;
				qcom,mdss-dsi-panel-framerate = <90>;
				qcom,mdss-dsi-panel-phy-timings = [00 22 05 09 25 23 09 09 06 03 04 00];
				qcom,display-topology = <1 1 1>;
				qcom,default-topology-index = <0>;
				qcom,mdss-dsi-on-command = [
					39 01 00 00 00 00 03 9f 5A 5A
					15 01 00 00 00 00 02 9D 01
					39 01 00 00 00 00 59 9E 11 00 00 89 30 80 09 60 04 38 00 30 02 1C 02 1C 02 00 02 52 00 20 04 23 00 07 00 0F 02 8E 02 1F 18 00 10 F0 03 0C 20 00 06 0B 0B 33 0E 1C 2A 38 46 54 62 69 70 77 79 7B 7D 7E 01 02 01 00 09 40 09 BE 19 FC 19 FA 19 F8 1A 38 1A 78 1A B6 2A B6 2A F4 2A F4 4B 34 63 74
					05 01 00 00 14 00 01 11
					/* TE ON */
					15 01 00 00 00 00 02 35 00
					39 01 00 00 00 00 03 9F A5 A5
					/* CASET/PASET Setting */
					39 01 00 00 00 00 05 2A 00 00 04 37
					39 01 00 00 00 00 05 2B 00 00 09 5F
					/* TSP SYNC ON */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 05
					39 01 00 00 00 00 04 D7 07 02 40
					39 01 00 00 00 00 03 F0 A5 A5
					/* Driver-IC Initial Code */
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 03 F1 5A 5A
					39 01 00 00 00 00 04 E5 13 E8 FC
					39 01 00 00 00 00 02 ED 97
					39 01 00 00 00 00 02 B0 1A
					39 01 00 00 00 00 02 F9 20
					39 01 00 00 00 00 03 F1 A5 A5
					39 01 00 00 00 00 03 F0 A5 A5
					/* Dimming Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 06
					15 01 00 00 00 00 02 B7 00
					15 01 00 00 00 00 02 B0 05
					15 01 00 00 00 00 02 B7 13
					39 01 00 00 00 00 03 F0 A5 A5
					/* ACL Mode */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 55 00
					39 01 00 00 00 00 03 F0 A5 A5
					/* SEED LP ON */
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 29 BD
					   00 FF FF 09 15 00 73 18
					   00 00 09 15 43 92 00 44
					   44 00 09 15 43 92 00 22
					   22 09 15 43 92 00 11 11
					   00 09 15 43 92 00 00 00
					39 01 00 00 00 00 03 F0 A5 A5
					/* LP Disable */
					15 01 00 00 00 00 02 8B 00
					/* SEED CRC Setting */
					39 01 00 00 00 00 03 81 31 02
					39 01 00 00 00 00 03 F0 5A 5A
					/* SEED CRC P3 */
					15 01 00 00 00 00 02 B0 2B
					39 01 00 00 00 00 16 B1 E4 05 00 07 E0 01 0C 02 F0 18 FA E3 FB 0A DF F9 F5 01 FF FF FF
					/* SEED CRC ON */
					15 01 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
					/*FB_Delay*/
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 3B
					39 01 00 00 00 00 02 F5 25
					39 01 00 00 00 00 03 F0 A5 A5
					/* 11bit Dimming Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 01
					15 01 00 00 00 00 02 B7 3F
					39 01 00 00 00 00 03 F0 A5 A5
					/* 90hz Transition */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 60 10
					39 01 00 00 00 00 03 F0 A5 A5
					/* T2M Clk Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 F5 85
					15 01 00 00 00 00 02 B0 01
					15 01 00 00 00 00 02 F5 77
					15 01 00 00 00 00 02 B0 03
					39 01 00 00 00 00 05 F5 10 40 10 40
					39 01 00 00 00 00 03 F0 A5 A5
					/* Normal mode */
					15 01 00 00 6E 00 02 53 20
				];
				qcom,mdss-dsi-post-on-backlight = [
					/* T2M Clk Fixed Setting */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 F5 87
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 9F 5A 5A
					05 01 00 00 00 00 01 29
					05 01 00 00 00 00 01 13
					39 01 00 00 00 00 03 9F A5 A5
				];
				qcom,mdss-dsi-timing-switch-command = [
					/* 90hz Transition */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 60 10
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-off-command = [
					39 01 00 00 00 00 03 9F 5A 5A
					05 01 00 00 14 00 01 29
					05 01 00 00 14 00 01 28
					05 01 00 00 00 00 01 10
					39 01 00 00 96 00 03 9F A5 A5
				];
				qcom,mdss-dsi-lp1-command = [
					39 01 00 00 00 00 03 9F 5A 5A
					15 01 00 00 25 00 01 28
					39 01 00 00 00 00 03 9F A5 A5
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 60 00
					39 01 00 00 00 00 02 53 23
					39 01 00 00 00 00 02 B0 32
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 07
					39 01 00 00 00 00 02 F4 5B
					39 01 00 00 00 00 03 F0 A5 A5
					];
				qcom,mdss-dsi-nolp-command = [
					/* 90hz Transition */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 60 10
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 53 20
					39 01 00 00 00 00 02 B0 32
					39 01 00 00 00 00 03 F0 A5 A5
					39 01 00 00 00 00 03 9F 5A 5A
					15 01 00 00 00 00 01 13
					15 01 00 00 00 00 01 29
					39 01 00 00 00 00 03 9F A5 A5
					];
				qcom,mdss-dsi-aod-hbm-on-command = [
					/* HBM Mode ON */
					39 01 00 00 00 00 02 53 E0
					/* 0xE0 Normal transition */
					39 01 00 00 00 00 03 51 0F 60
				];
				qcom,mdss-dsi-aod-hbm-off-command = [
					15 01 00 00 00 00 02 53 23
					39 01 00 00 00 00 03 51 00 01
				];
				qcom,mdss-dsi-hbm-on-command = [
					15 01 00 00 00 00 02 53 E0
					39 01 00 00 22 00 03 51 0F 60
				];
				qcom,mdss-dsi-hbm-off-command = [
					39 01 00 00 0C 00 02 53 20
				];
				qcom,mdss-dsi-normal-hbm-on-command = [
					15 01 00 00 00 00 02 53 E0
					39 01 00 00 00 00 03 51 0F 60
				];
				qcom,mdss-dsi-aod-high-mode-command = [
					/* AOD 50nit */
					15 01 00 00 00 00 02 53 22
				];
				qcom,mdss-dsi-aod-low-mode-command = [
					/* AOD 10nit */
					15 01 00 00 00 00 02 53 23
				];
				qcom,mdss-dsi-seed-off-command = [
					/* TCS OFF */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B2 83
					39 01 00 00 00 00 03 F0 A5 A5
					/* CRC OFF */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B1 01
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-seed-0-command = [
					/* SEED CRC Setting */
					39 01 00 00 00 00 03 81 31 02
					39 01 00 00 00 00 03 F0 5A 5A
					/* SEED CRC P3 */
					15 01 00 00 00 00 02 B0 2B
					39 01 00 00 00 00 16 B1 E4 05 00 07 E0 01 0C 02 F0 18 FA E3 FB 0A DF F9 F5 01 FF FF FF
					/* SEED CRC ON */
					15 01 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-seed-1-command = [
					/* SEED CRC Setting */
					39 00 00 00 00 00 03 81 31 00
					39 00 00 00 00 00 03 F0 5A 5A
					/* SEED CRC SRGB RGB */
					15 00 00 00 00 00 02 B0 01
					39 00 00 00 00 00 16 B1 B2 0D 04 37 D5 13 0C 02 C8 49 F3 DC D1 14 CA EB EA 18 FF FF FF
					/* SEED CRC ON */
					15 00 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-seed-2-command = [
					/* SEED CRC Setting */
					39 01 00 00 00 00 03 81 31 02
					39 01 00 00 00 00 03 F0 5A 5A
					/* SEED CRC P3 */
					15 01 00 00 00 00 02 B0 2B
					39 01 00 00 00 00 16 B1 E4 05 00 07 E0 01 0C 02 F0 18 FA E3 FB 0A DF F9 F5 01 FF FF FF
					/* SEED CRC ON */
					15 01 00 00 00 00 02 B1 00
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-loading-effect-1-command = [
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 01
					39 01 00 00 00 00 02 C8 A3 56 37
					39 01 00 00 00 00 03 F0 A5 A5

				];
				qcom,mdss-dsi-loading-effect-2-command = [
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 01
					39 01 00 00 00 00 02 92 83 56 37
					39 01 00 00 00 00 03 F0 A5 A5

				];
				qcom,mdss-dsi-loading-effect-off-command = [
					39 01 00 00 00 00 03 F0 5A 5A
					39 01 00 00 00 00 02 B0 01
					39 01 00 00 00 00 02 92 83 56 37
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-osc-clk-mode0-command = [
					/* 139.6Mhz */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 C4
					15 01 00 00 00 00 02 B0 04
					39 01 00 00 00 00 06 F8 41 45 22 2C 2C
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 CC
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-osc-clk-mode1-command = [
					/* 136.3Mhz */
					39 01 00 00 00 00 03 F0 5A 5A
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 C4
					15 01 00 00 00 00 02 B0 04
					39 01 00 00 00 00 06 F8 41 69 22 5B 5B
					15 01 00 00 00 00 02 B0 02
					15 01 00 00 00 00 02 F8 CC
					39 01 00 00 00 00 03 F0 A5 A5
				];
				qcom,mdss-dsi-aod-hbm-on-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-aod-hbm-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-0-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-1-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-seed-2-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-loading-effect-1-command-state	= "dsi_hs_mode";
				qcom,mdss-dsi-loading-effect-2-command-state	= "dsi_hs_mode";
				qcom,mdss-dsi-loading-effect-off-command-state	= "dsi_hs_mode";
				qcom,compression-mode = "dsc";
				qcom,mdss-dsc-slice-height = <48>;
				qcom,mdss-dsc-slice-width = <540>;
				qcom,mdss-dsc-slice-per-pkt = <2>;
				qcom,mdss-dsc-bit-per-component = <8>;
				qcom,mdss-dsc-bit-per-pixel = <8>;
				qcom,mdss-dsc-block-prediction-enable;
			};
		};
	};
};

&dsi_oppo19101samsung_amb655uv01_1080_2400_cmd {
	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
	qcom,mdss-dsi-bl-min-level = <1>;
	qcom,mdss-dsi-bl-normal-max-level = <2047>;
	qcom,mdss-dsi-bl-max-level = <2047>;
	qcom,mdss-brightness-max-level = <2047>;
	qcom,mdss-brightness-normal-max-level = <2047>;
	qcom,mdss-brightness-default-level = <400>;
	qcom,platform-te-gpio = <&tlmm 66 0>;
	qcom,platform-reset-gpio = <&tlmm 75 0>;
	oplus,mdss-dsi-vendor-name = "AMB655UV01";
	oplus,mdss-dsi-manufacture = "samsung1024";

	oplus,dsi-fod-brightness = <0 0xff>,
				<2 0xf1>,
				<4 236>,
				<6 235>,
				<8 234>,
				<12 233>,
				<20 228>,
				<40 219>,
				<60 211>,
				<90 203>,
				<140 191>,
				<200 179>,
				<300 168>,
				<454 149>,
				<600 133>,
				<800 115>,
				<1000 103>,
				<1200 87>,
				<1600 64>,
				<2047 43>,
				<2047 43>;

	qcom,ulps-enabled;
	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
				"src_byte_clk0", "src_pixel_clk0",
				"shadow_byte_clk0", "shadow_pixel_clk0";
	qcom,mdss-dsi-t-clk-post = <0x0E>;
	qcom,mdss-dsi-t-clk-pre = <0x35>;
	qcom,mdss-dsi-display-timings {
		timing@0{
			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07
				06 04 02 04 00 16 16];

			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
		};
		timing@1{
			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07
				06 04 02 04 00 16 16];

			qcom,display-topology = <2 2 1>;
			qcom,default-topology-index = <0>;
		};
	};
};

&dsi_oppo19101samsung_amb655uv01_1080_2400_cmd {
	qcom,platform-iris-reset-gpio = <&tlmm 84 0>;
	/*qcom,platform-analog-bypass-gpio = <&tlmm 144 0>;
	qcom,platform-analog-bypass-status-gpio = <&tlmm 145 0>;
	qcom,platform-iris-vdd-gpio = <&tlmm 110 0>;*/
};
