#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ce599d2a1c0 .scope module, "ffd" "ffd" 2 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
o0x74408c9cf018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce599d55420_0 .net "carga", 0 0, o0x74408c9cf018;  0 drivers
o0x74408c9cf048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce599d37330_0 .net "clk", 0 0, o0x74408c9cf048;  0 drivers
o0x74408c9cf078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce599d78300_0 .net "d", 0 0, o0x74408c9cf078;  0 drivers
v0x5ce599d783a0_0 .var "q", 0 0;
o0x74408c9cf0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce599d78460_0 .net "reset", 0 0, o0x74408c9cf0d8;  0 drivers
E_0x5ce599d325b0 .event posedge, v0x5ce599d78460_0, v0x5ce599d37330_0;
S_0x5ce599d22800 .scope module, "microc_tb" "microc_tb" 3 2;
 .timescale -9 -11;
v0x5ce599d7da00_0 .var "Op", 2 0;
v0x5ce599d7dae0_0 .net "Opcode", 5 0, L_0x5ce599d8faf0;  1 drivers
v0x5ce599d7dba0_0 .var "clk", 0 0;
v0x5ce599d7dc40_0 .var "reset", 0 0;
v0x5ce599d7dce0_0 .var "s_inc", 0 0;
v0x5ce599d7de20_0 .var "s_inm", 0 0;
v0x5ce599d7df10_0 .var "we3", 0 0;
v0x5ce599d7e000_0 .var "wez", 0 0;
v0x5ce599d7e0a0_0 .net "z", 0 0, v0x5ce599d78b40_0;  1 drivers
S_0x5ce599d569b0 .scope module, "micro" "microc" 3 11, 4 1 0, S_0x5ce599d22800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x5ce599d7ca50_0 .net "Op", 2 0, v0x5ce599d7da00_0;  1 drivers
v0x5ce599d7cb40_0 .net "Opcode", 5 0, L_0x5ce599d8faf0;  alias, 1 drivers
v0x5ce599d7cc00_0 .net "alu_out", 7 0, v0x5ce599d78a60_0;  1 drivers
v0x5ce599d7cd20_0 .net "clk", 0 0, v0x5ce599d7dba0_0;  1 drivers
v0x5ce599d7cdc0_0 .net "dir_salto", 9 0, L_0x5ce599d7e140;  1 drivers
v0x5ce599d7cef0_0 .net "instruccion", 15 0, L_0x5ce599d7e450;  1 drivers
v0x5ce599d7cfb0_0 .net "pc_in", 9 0, L_0x5ce599d8f640;  1 drivers
v0x5ce599d7d0a0_0 .net "pc_out", 9 0, v0x5ce599d7aa60_0;  1 drivers
v0x5ce599d7d160_0 .net "rd1", 7 0, L_0x5ce599d8ea30;  1 drivers
v0x5ce599d7d220_0 .net "rd2", 7 0, L_0x5ce599d8f140;  1 drivers
v0x5ce599d7d330_0 .net "reset", 0 0, v0x5ce599d7dc40_0;  1 drivers
v0x5ce599d7d3d0_0 .net "s_inc", 0 0, v0x5ce599d7dce0_0;  1 drivers
v0x5ce599d7d470_0 .net "s_inm", 0 0, v0x5ce599d7de20_0;  1 drivers
v0x5ce599d7d510_0 .net "sum_out", 9 0, L_0x5ce599d8f530;  1 drivers
v0x5ce599d7d600_0 .net "wd3", 7 0, L_0x5ce599d8f810;  1 drivers
v0x5ce599d7d6f0_0 .net "we3", 0 0, v0x5ce599d7df10_0;  1 drivers
v0x5ce599d7d790_0 .net "wez", 0 0, v0x5ce599d7e000_0;  1 drivers
v0x5ce599d7d830_0 .net "z", 0 0, v0x5ce599d78b40_0;  alias, 1 drivers
L_0x5ce599d7e140 .part L_0x5ce599d7e450, 0, 10;
L_0x5ce599d8f290 .part L_0x5ce599d7e450, 0, 4;
L_0x5ce599d8f3c0 .part L_0x5ce599d7e450, 8, 4;
L_0x5ce599d8f460 .part L_0x5ce599d7e450, 4, 4;
L_0x5ce599d8f770 .part L_0x5ce599d7e450, 0, 10;
L_0x5ce599d8f8b0 .part L_0x5ce599d7e450, 4, 8;
L_0x5ce599d8faf0 .part L_0x5ce599d7e450, 10, 6;
S_0x5ce599d223c0 .scope module, "ALU" "alu" 4 15, 5 1 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x5ce599d787c0_0 .net "A", 7 0, L_0x5ce599d8ea30;  alias, 1 drivers
v0x5ce599d788c0_0 .net "B", 7 0, L_0x5ce599d8f140;  alias, 1 drivers
v0x5ce599d789a0_0 .net "Op", 2 0, v0x5ce599d7da00_0;  alias, 1 drivers
v0x5ce599d78a60_0 .var "S", 7 0;
v0x5ce599d78b40_0 .var "zero", 0 0;
E_0x5ce599d32a20 .event anyedge, v0x5ce599d789a0_0, v0x5ce599d788c0_0, v0x5ce599d787c0_0;
S_0x5ce599d78cf0 .scope module, "Banco_reg" "regfile" 4 13, 2 4 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x5ce599d79030 .array "R", 15 0, 7 0;
v0x5ce599d79110_0 .net "RA1", 3 0, L_0x5ce599d8f290;  1 drivers
v0x5ce599d791f0_0 .net "RA2", 3 0, L_0x5ce599d8f3c0;  1 drivers
v0x5ce599d792b0_0 .net "RD1", 7 0, L_0x5ce599d8ea30;  alias, 1 drivers
v0x5ce599d79370_0 .net "RD2", 7 0, L_0x5ce599d8f140;  alias, 1 drivers
v0x5ce599d79460_0 .net "WA3", 3 0, L_0x5ce599d8f460;  1 drivers
v0x5ce599d79520_0 .net "WD3", 7 0, L_0x5ce599d8f810;  alias, 1 drivers
v0x5ce599d79600_0 .net *"_ivl_0", 31 0, L_0x5ce599d7e510;  1 drivers
v0x5ce599d796e0_0 .net *"_ivl_10", 5 0, L_0x5ce599d8e820;  1 drivers
L_0x74408c9860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ce599d797c0_0 .net *"_ivl_13", 1 0, L_0x74408c9860f0;  1 drivers
L_0x74408c986138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ce599d798a0_0 .net/2u *"_ivl_14", 7 0, L_0x74408c986138;  1 drivers
v0x5ce599d79980_0 .net *"_ivl_18", 31 0, L_0x5ce599d8ebc0;  1 drivers
L_0x74408c986180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce599d79a60_0 .net *"_ivl_21", 27 0, L_0x74408c986180;  1 drivers
L_0x74408c9861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce599d79b40_0 .net/2u *"_ivl_22", 31 0, L_0x74408c9861c8;  1 drivers
v0x5ce599d79c20_0 .net *"_ivl_24", 0 0, L_0x5ce599d8ecf0;  1 drivers
v0x5ce599d79ce0_0 .net *"_ivl_26", 7 0, L_0x5ce599d8ee30;  1 drivers
v0x5ce599d79dc0_0 .net *"_ivl_28", 5 0, L_0x5ce599d8ef20;  1 drivers
L_0x74408c986060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce599d79ea0_0 .net *"_ivl_3", 27 0, L_0x74408c986060;  1 drivers
L_0x74408c986210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ce599d79f80_0 .net *"_ivl_31", 1 0, L_0x74408c986210;  1 drivers
L_0x74408c986258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ce599d7a060_0 .net/2u *"_ivl_32", 7 0, L_0x74408c986258;  1 drivers
L_0x74408c9860a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce599d7a140_0 .net/2u *"_ivl_4", 31 0, L_0x74408c9860a8;  1 drivers
v0x5ce599d7a220_0 .net *"_ivl_6", 0 0, L_0x5ce599d8e610;  1 drivers
v0x5ce599d7a2e0_0 .net *"_ivl_8", 7 0, L_0x5ce599d8e780;  1 drivers
v0x5ce599d7a3c0_0 .net "clk", 0 0, v0x5ce599d7dba0_0;  alias, 1 drivers
v0x5ce599d7a480_0 .net "we3", 0 0, v0x5ce599d7df10_0;  alias, 1 drivers
E_0x5ce599cf9a70 .event posedge, v0x5ce599d7a3c0_0;
L_0x5ce599d7e510 .concat [ 4 28 0 0], L_0x5ce599d8f290, L_0x74408c986060;
L_0x5ce599d8e610 .cmp/ne 32, L_0x5ce599d7e510, L_0x74408c9860a8;
L_0x5ce599d8e780 .array/port v0x5ce599d79030, L_0x5ce599d8e820;
L_0x5ce599d8e820 .concat [ 4 2 0 0], L_0x5ce599d8f290, L_0x74408c9860f0;
L_0x5ce599d8ea30 .functor MUXZ 8, L_0x74408c986138, L_0x5ce599d8e780, L_0x5ce599d8e610, C4<>;
L_0x5ce599d8ebc0 .concat [ 4 28 0 0], L_0x5ce599d8f3c0, L_0x74408c986180;
L_0x5ce599d8ecf0 .cmp/ne 32, L_0x5ce599d8ebc0, L_0x74408c9861c8;
L_0x5ce599d8ee30 .array/port v0x5ce599d79030, L_0x5ce599d8ef20;
L_0x5ce599d8ef20 .concat [ 4 2 0 0], L_0x5ce599d8f3c0, L_0x74408c986210;
L_0x5ce599d8f140 .functor MUXZ 8, L_0x74408c986258, L_0x5ce599d8ee30, L_0x5ce599d8ecf0, C4<>;
S_0x5ce599d7a640 .scope module, "PC" "registro" 4 11, 2 35 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x5ce599d7a7d0 .param/l "WIDTH" 0 2 35, +C4<00000000000000000000000000001010>;
v0x5ce599d7a960_0 .net "D", 9 0, L_0x5ce599d8f640;  alias, 1 drivers
v0x5ce599d7aa60_0 .var "Q", 9 0;
v0x5ce599d7ab40_0 .net "clk", 0 0, v0x5ce599d7dba0_0;  alias, 1 drivers
v0x5ce599d7ac40_0 .net "reset", 0 0, v0x5ce599d7dc40_0;  alias, 1 drivers
E_0x5ce599cf9dd0 .event posedge, v0x5ce599d7ac40_0, v0x5ce599d7a3c0_0;
S_0x5ce599d7ad70 .scope module, "memoria" "memprog" 4 9, 6 3 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x5ce599d7e450 .functor BUFZ 16, L_0x5ce599d7e230, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ce599d7afc0_0 .net "Address", 9 0, v0x5ce599d7aa60_0;  alias, 1 drivers
v0x5ce599d7b0a0_0 .net "Data", 15 0, L_0x5ce599d7e450;  alias, 1 drivers
v0x5ce599d7b160 .array "Mem", 1023 0, 15 0;
v0x5ce599d7b230_0 .net *"_ivl_0", 15 0, L_0x5ce599d7e230;  1 drivers
v0x5ce599d7b310_0 .net *"_ivl_2", 11 0, L_0x5ce599d7e2d0;  1 drivers
L_0x74408c986018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ce599d7b440_0 .net *"_ivl_5", 1 0, L_0x74408c986018;  1 drivers
v0x5ce599d7b520_0 .net "clk", 0 0, v0x5ce599d7dba0_0;  alias, 1 drivers
L_0x5ce599d7e230 .array/port v0x5ce599d7b160, L_0x5ce599d7e2d0;
L_0x5ce599d7e2d0 .concat [ 10 2 0 0], v0x5ce599d7aa60_0, L_0x74408c986018;
S_0x5ce599d7b690 .scope module, "mux1" "mux2" 4 20, 2 46 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5ce599d7b8c0 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
v0x5ce599d7b9d0_0 .net "D0", 9 0, L_0x5ce599d8f530;  alias, 1 drivers
v0x5ce599d7bab0_0 .net "D1", 9 0, L_0x5ce599d8f770;  1 drivers
v0x5ce599d7bb90_0 .net "Y", 9 0, L_0x5ce599d8f640;  alias, 1 drivers
v0x5ce599d7bc60_0 .net "s", 0 0, v0x5ce599d7dce0_0;  alias, 1 drivers
L_0x5ce599d8f640 .functor MUXZ 10, L_0x5ce599d8f530, L_0x5ce599d8f770, v0x5ce599d7dce0_0, C4<>;
S_0x5ce599d7bdb0 .scope module, "mux3" "mux2" 4 23, 2 46 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5ce599d7bf90 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001000>;
v0x5ce599d7c0d0_0 .net "D0", 7 0, v0x5ce599d78a60_0;  alias, 1 drivers
v0x5ce599d7c1e0_0 .net "D1", 7 0, L_0x5ce599d8f8b0;  1 drivers
v0x5ce599d7c2a0_0 .net "Y", 7 0, L_0x5ce599d8f810;  alias, 1 drivers
v0x5ce599d7c3a0_0 .net "s", 0 0, v0x5ce599d7de20_0;  alias, 1 drivers
L_0x5ce599d8f810 .functor MUXZ 8, v0x5ce599d78a60_0, L_0x5ce599d8f8b0, v0x5ce599d7de20_0, C4<>;
S_0x5ce599d7c4f0 .scope module, "sumador" "sum" 4 17, 2 28 0, S_0x5ce599d569b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x5ce599d7c740_0 .net "A", 9 0, v0x5ce599d7aa60_0;  alias, 1 drivers
L_0x74408c9862a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5ce599d7c870_0 .net "B", 9 0, L_0x74408c9862a0;  1 drivers
v0x5ce599d7c950_0 .net "Y", 9 0, L_0x5ce599d8f530;  alias, 1 drivers
L_0x5ce599d8f530 .arith/sum 10, v0x5ce599d7aa60_0, L_0x74408c9862a0;
    .scope S_0x5ce599d2a1c0;
T_0 ;
    %wait E_0x5ce599d325b0;
    %load/vec4 v0x5ce599d78460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce599d783a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ce599d55420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5ce599d78300_0;
    %assign/vec4 v0x5ce599d783a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ce599d7ad70;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x5ce599d7b160 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5ce599d7a640;
T_2 ;
    %wait E_0x5ce599cf9dd0;
    %load/vec4 v0x5ce599d7ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5ce599d7aa60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ce599d7a960_0;
    %assign/vec4 v0x5ce599d7aa60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ce599d78cf0;
T_3 ;
    %vpi_call 2 14 "$readmemb", "regfile.dat", v0x5ce599d79030 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5ce599d78cf0;
T_4 ;
    %wait E_0x5ce599cf9a70;
    %load/vec4 v0x5ce599d7a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5ce599d79520_0;
    %load/vec4 v0x5ce599d79460_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ce599d79030, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ce599d223c0;
T_5 ;
    %wait E_0x5ce599d32a20;
    %load/vec4 v0x5ce599d789a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5ce599d787c0_0;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5ce599d787c0_0;
    %inv;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5ce599d787c0_0;
    %load/vec4 v0x5ce599d788c0_0;
    %add;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5ce599d787c0_0;
    %load/vec4 v0x5ce599d788c0_0;
    %sub;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5ce599d787c0_0;
    %load/vec4 v0x5ce599d788c0_0;
    %and;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5ce599d787c0_0;
    %load/vec4 v0x5ce599d788c0_0;
    %or;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5ce599d787c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5ce599d788c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5ce599d78a60_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ce599d78a60_0;
    %or/r;
    %inv;
    %store/vec4 v0x5ce599d78b40_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ce599d22800;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dba0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dba0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ce599d22800;
T_7 ;
    %vpi_call 3 25 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ce599d22800 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dc40_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dc40_0, 0, 1;
    %delay 2500, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7df10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ce599d7da00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce599d7e000_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 3 169 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "componentes.v";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "memprog.v";
