
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 9e6632c4, clang 9.0.0 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/niklas/hack/litex/notbuildenv/build/gateware/top.v
Parsing Verilog input from `/home/niklas/hack/litex/notbuildenv/build/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing ATTRMAP pass (move or copy attributes).
Changed attribute on top.sys_ps_clk: keep="true" -> keep=1
Changed attribute on top.sys_clk: keep="true" -> keep=1
Changed attribute on top.clk12: keep="true" -> keep=1

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Analyzing design hierarchy..
Top module:  \top

3.2.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4612$1245'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4598$1238'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4584$1231'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4570$1224'.
Found and cleaned up 8 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3317$991'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3309$990'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3301$989'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3293$988'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3285$987'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3277$986'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3269$985'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3261$984'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3253$983'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3245$982'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3237$981'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3229$980'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3221$979'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3213$978'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3205$977'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3197$976'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3189$962'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3181$961'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3173$960'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3165$946'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3157$945'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3149$944'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3141$930'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3133$929'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3125$928'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3117$914'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3109$913'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3101$912'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
Cleaned up 39 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 58 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3427$1022 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3410$1015 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3393$1008 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3376$1001 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3359$994 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3342$993 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3325$992 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3084$911 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3067$910 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3050$909 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3033$908 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3016$907 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2999$906 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2982$905 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2965$904 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2948$903 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2931$902 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2914$901 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2897$900 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2880$899 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2863$898 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2846$897 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2829$896 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2812$895 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2795$894 in module top.
Marked 4 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2400$521 in module top.
Marked 2 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517 in module top.
Marked 4 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2270$510 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2257$498 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2237$497 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350 in module top.
Marked 5 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1905$153 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1872$140 in module top.
Marked 5 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1749$122 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1716$109 in module top.
Marked 5 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1593$91 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1560$78 in module top.
Marked 5 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1437$60 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1404$47 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28 in module top.
Marked 1 switch rules as full_case in process $proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25 in module top.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 95 redundant assignments.
Promoted 497 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1113$1714'.
  Set init value: \vns_array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1112$1713'.
  Set init value: \vns_array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1111$1712'.
  Set init value: \vns_array_muxed2 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1110$1711'.
  Set init value: \vns_array_muxed1 = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1109$1710'.
  Set init value: \vns_array_muxed0 = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1108$1709'.
  Set init value: \vns_rhs_array_muxed39 = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1107$1708'.
  Set init value: \vns_rhs_array_muxed38 = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1106$1707'.
  Set init value: \vns_rhs_array_muxed37 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1105$1706'.
  Set init value: \vns_rhs_array_muxed36 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1104$1705'.
  Set init value: \vns_rhs_array_muxed35 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1103$1704'.
  Set init value: \vns_rhs_array_muxed34 = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1102$1703'.
  Set init value: \vns_rhs_array_muxed33 = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1101$1702'.
  Set init value: \vns_rhs_array_muxed32 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1100$1701'.
  Set init value: \vns_rhs_array_muxed31 = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1099$1700'.
  Set init value: \vns_rhs_array_muxed30 = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1098$1699'.
  Set init value: \vns_rhs_array_muxed29 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1097$1698'.
  Set init value: \vns_rhs_array_muxed28 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1096$1697'.
  Set init value: \vns_rhs_array_muxed27 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1095$1696'.
  Set init value: \vns_rhs_array_muxed26 = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1094$1695'.
  Set init value: \vns_rhs_array_muxed25 = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1093$1694'.
  Set init value: \vns_rhs_array_muxed24 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1092$1693'.
  Set init value: \vns_rhs_array_muxed23 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1091$1692'.
  Set init value: \vns_rhs_array_muxed22 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1090$1691'.
  Set init value: \vns_rhs_array_muxed21 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1089$1690'.
  Set init value: \vns_rhs_array_muxed20 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1088$1689'.
  Set init value: \vns_rhs_array_muxed19 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1087$1688'.
  Set init value: \vns_rhs_array_muxed18 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1086$1687'.
  Set init value: \vns_rhs_array_muxed17 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1085$1686'.
  Set init value: \vns_rhs_array_muxed16 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1084$1685'.
  Set init value: \vns_rhs_array_muxed15 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1083$1684'.
  Set init value: \vns_rhs_array_muxed14 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1082$1683'.
  Set init value: \vns_rhs_array_muxed13 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1081$1682'.
  Set init value: \vns_rhs_array_muxed12 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1080$1681'.
  Set init value: \vns_t_array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1079$1680'.
  Set init value: \vns_t_array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1078$1679'.
  Set init value: \vns_t_array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1077$1678'.
  Set init value: \vns_rhs_array_muxed11 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1076$1677'.
  Set init value: \vns_rhs_array_muxed10 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1075$1676'.
  Set init value: \vns_rhs_array_muxed9 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1074$1675'.
  Set init value: \vns_rhs_array_muxed8 = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1073$1674'.
  Set init value: \vns_rhs_array_muxed7 = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1072$1673'.
  Set init value: \vns_rhs_array_muxed6 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1071$1672'.
  Set init value: \vns_t_array_muxed2 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1070$1671'.
  Set init value: \vns_t_array_muxed1 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1069$1670'.
  Set init value: \vns_t_array_muxed0 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1068$1669'.
  Set init value: \vns_rhs_array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1067$1668'.
  Set init value: \vns_rhs_array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1066$1667'.
  Set init value: \vns_rhs_array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1065$1666'.
  Set init value: \vns_rhs_array_muxed2 = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1064$1665'.
  Set init value: \vns_rhs_array_muxed1 = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1063$1664'.
  Set init value: \vns_rhs_array_muxed0 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1045$1663'.
  Set init value: \vns_basesoc_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:980$1662'.
  Set init value: \vns_basesoc_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:963$1661'.
  Set init value: \vns_basesoc_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:922$1660'.
  Set init value: \vns_basesoc_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:885$1659'.
  Set init value: \vns_basesoc_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:881$1658'.
  Set init value: \vns_basesoc_count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:878$1657'.
  Set init value: \vns_basesoc_error = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:877$1656'.
  Set init value: \vns_basesoc_slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:876$1655'.
  Set init value: \vns_basesoc_slave_sel = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:869$1654'.
  Set init value: \vns_basesoc_shared_ack = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:865$1653'.
  Set init value: \vns_basesoc_shared_dat_r = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:860$1652'.
  Set init value: \vns_uartwishbonebridge_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:859$1651'.
  Set init value: \vns_uartwishbonebridge_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:858$1650'.
  Set init value: \vns_litedramwishbone2native_next_state = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:857$1649'.
  Set init value: \vns_litedramwishbone2native_state = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:856$1648'.
  Set init value: \vns_cache_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:855$1647'.
  Set init value: \vns_cache_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:854$1646'.
  Set init value: \vns_new_master_rdata_valid4 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:853$1645'.
  Set init value: \vns_new_master_rdata_valid3 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:852$1644'.
  Set init value: \vns_new_master_rdata_valid2 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:851$1643'.
  Set init value: \vns_new_master_rdata_valid1 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:850$1642'.
  Set init value: \vns_new_master_rdata_valid0 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:849$1641'.
  Set init value: \vns_new_master_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:844$1636'.
  Set init value: \vns_wbank = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:843$1635'.
  Set init value: \vns_rbank = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:830$1634'.
  Set init value: \vns_multiplexer_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:829$1633'.
  Set init value: \vns_multiplexer_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:828$1632'.
  Set init value: \vns_bankmachine3_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:827$1631'.
  Set init value: \vns_bankmachine3_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:826$1630'.
  Set init value: \vns_bankmachine2_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:825$1629'.
  Set init value: \vns_bankmachine2_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:824$1628'.
  Set init value: \vns_bankmachine1_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:823$1627'.
  Set init value: \vns_bankmachine1_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:822$1626'.
  Set init value: \vns_bankmachine0_next_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:821$1625'.
  Set init value: \vns_bankmachine0_state = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:820$1624'.
  Set init value: \vns_refresher_next_state = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:819$1623'.
  Set init value: \vns_refresher_state = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:818$1622'.
  Set init value: \vns_wb2csr_next_state = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:817$1621'.
  Set init value: \vns_wb2csr_state = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:816$1620'.
  Set init value: \soc_uart_bridge_is_ongoing = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:815$1619'.
  Set init value: \soc_uart_bridge_count = 21'100100100111110000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:811$1618'.
  Set init value: \soc_uart_bridge_tx_data_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:810$1617'.
  Set init value: \soc_uart_bridge_rx_data_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:809$1616'.
  Set init value: \soc_uart_bridge_data = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:808$1615'.
  Set init value: \soc_uart_bridge_address_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:807$1614'.
  Set init value: \soc_uart_bridge_address = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:806$1613'.
  Set init value: \soc_uart_bridge_length_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:805$1612'.
  Set init value: \soc_uart_bridge_length = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:804$1611'.
  Set init value: \soc_uart_bridge_cmd_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:803$1610'.
  Set init value: \soc_uart_bridge_cmd = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:802$1609'.
  Set init value: \soc_uart_bridge_word_counter_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:801$1608'.
  Set init value: \soc_uart_bridge_word_counter_reset = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:800$1607'.
  Set init value: \soc_uart_bridge_word_counter = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:799$1606'.
  Set init value: \soc_uart_bridge_byte_counter_ce = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:798$1605'.
  Set init value: \soc_uart_bridge_byte_counter_reset = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:797$1604'.
  Set init value: \soc_uart_bridge_byte_counter = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:793$1601'.
  Set init value: \soc_uart_bridge_wishbone_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:791$1600'.
  Set init value: \soc_uart_bridge_wishbone_stb = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:790$1599'.
  Set init value: \soc_uart_bridge_wishbone_cyc = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:785$1598'.
  Set init value: \soc_uart_bridge_rx_busy = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:784$1597'.
  Set init value: \soc_uart_bridge_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:783$1596'.
  Set init value: \soc_uart_bridge_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:782$1595'.
  Set init value: \soc_uart_bridge_rx_r = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:780$1594'.
  Set init value: \soc_uart_bridge_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:779$1593'.
  Set init value: \soc_uart_bridge_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:778$1592'.
  Set init value: \soc_uart_bridge_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:776$1591'.
  Set init value: \soc_uart_bridge_source_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:775$1590'.
  Set init value: \soc_uart_bridge_tx_busy = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:774$1589'.
  Set init value: \soc_uart_bridge_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:773$1588'.
  Set init value: \soc_uart_bridge_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:772$1587'.
  Set init value: \soc_uart_bridge_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:771$1586'.
  Set init value: \soc_uart_bridge_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:770$1585'.
  Set init value: \soc_uart_bridge_sink_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:768$1584'.
  Set init value: \soc_uart_bridge_sink_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:767$1583'.
  Set init value: \soc_uart_bridge_sink_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:765$1581'.
  Set init value: \soc_cache_word_inc = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:764$1580'.
  Set init value: \soc_cache_word_clr = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:763$1579'.
  Set init value: \soc_cache_tag_di_dirty = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:758$1578'.
  Set init value: \soc_cache_tag_port_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:755$1577'.
  Set init value: \soc_cache_write_from_slave = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:754$1576'.
  Set init value: \soc_cache_data_port_dat_w = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:753$1575'.
  Set init value: \soc_cache_data_port_we = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:750$1574'.
  Set init value: \soc_cache = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:749$1573'.
  Set init value: \soc_interface_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:748$1572'.
  Set init value: \soc_interface_ack = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:747$1571'.
  Set init value: \soc_interface_stb = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:746$1570'.
  Set init value: \soc_interface_cyc = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:743$1569'.
  Set init value: \soc_interface_dat_w = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:729$1568'.
  Set init value: \soc_port_rdata_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:724$1567'.
  Set init value: \soc_port_wdata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:722$1566'.
  Set init value: \soc_port_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:720$1565'.
  Set init value: \soc_port_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:718$1564'.
  Set init value: \soc_sdram_time1 = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:716$1563'.
  Set init value: \soc_sdram_en1 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:715$1562'.
  Set init value: \soc_sdram_time0 = 5'00000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:713$1561'.
  Set init value: \soc_sdram_en0 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:710$1560'.
  Set init value: \soc_sdram_twtrcon_count = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:709$1559'.
  Set init value: \soc_sdram_twtrcon_ready = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:707$1558'.
  Set init value: \soc_sdram_tccdcon_count = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:706$1557'.
  Set init value: \soc_sdram_tccdcon_ready = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:698$1552'.
  Set init value: \soc_sdram_steerer_sel = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:694$1549'.
  Set init value: \soc_sdram_choose_req_grant = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:692$1548'.
  Set init value: \soc_sdram_choose_req_valids = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:688$1547'.
  Set init value: \soc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:687$1546'.
  Set init value: \soc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:686$1545'.
  Set init value: \soc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:683$1544'.
  Set init value: \soc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:681$1543'.
  Set init value: \soc_sdram_choose_req_want_activates = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:679$1542'.
  Set init value: \soc_sdram_choose_req_want_writes = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:678$1541'.
  Set init value: \soc_sdram_choose_req_want_reads = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:676$1540'.
  Set init value: \soc_sdram_choose_cmd_grant = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:674$1539'.
  Set init value: \soc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:670$1538'.
  Set init value: \soc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:669$1537'.
  Set init value: \soc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:668$1536'.
  Set init value: \soc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:653$1528'.
  Set init value: \soc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:652$1527'.
  Set init value: \soc_sdram_bankmachine3_twtpcon_ready = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:650$1526'.
  Set init value: \soc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:649$1525'.
  Set init value: \soc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:648$1524'.
  Set init value: \soc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:646$1523'.
  Set init value: \soc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:645$1522'.
  Set init value: \soc_sdram_bankmachine3_row = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:644$1521'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_last_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:643$1520'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_first_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:642$1519'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_valid_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:639$1518'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:638$1517'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:613$1516'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:612$1515'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:611$1514'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:609$1512'.
  Set init value: \soc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:590$1509'.
  Set init value: \soc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:589$1508'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:588$1507'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:587$1506'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:586$1505'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:585$1504'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:584$1503'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:582$1502'.
  Set init value: \soc_sdram_bankmachine3_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:581$1501'.
  Set init value: \soc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:580$1500'.
  Set init value: \soc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:579$1499'.
  Set init value: \soc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:577$1498'.
  Set init value: \soc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:576$1497'.
  Set init value: \soc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:566$1494'.
  Set init value: \soc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:565$1493'.
  Set init value: \soc_sdram_bankmachine2_twtpcon_ready = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:563$1492'.
  Set init value: \soc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:562$1491'.
  Set init value: \soc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:561$1490'.
  Set init value: \soc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:559$1489'.
  Set init value: \soc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:558$1488'.
  Set init value: \soc_sdram_bankmachine2_row = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:557$1487'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_last_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:556$1486'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_first_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:555$1485'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_valid_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:552$1484'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:551$1483'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:526$1482'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:525$1481'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:524$1480'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:522$1478'.
  Set init value: \soc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:503$1475'.
  Set init value: \soc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:502$1474'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:501$1473'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:500$1472'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:499$1471'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:498$1470'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:497$1469'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:495$1468'.
  Set init value: \soc_sdram_bankmachine2_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:494$1467'.
  Set init value: \soc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:493$1466'.
  Set init value: \soc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:492$1465'.
  Set init value: \soc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:490$1464'.
  Set init value: \soc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:489$1463'.
  Set init value: \soc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:479$1460'.
  Set init value: \soc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:478$1459'.
  Set init value: \soc_sdram_bankmachine1_twtpcon_ready = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:476$1458'.
  Set init value: \soc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:475$1457'.
  Set init value: \soc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:474$1456'.
  Set init value: \soc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:472$1455'.
  Set init value: \soc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:471$1454'.
  Set init value: \soc_sdram_bankmachine1_row = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:470$1453'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_last_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:469$1452'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_first_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:468$1451'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_valid_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:465$1450'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:464$1449'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:439$1448'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:438$1447'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:437$1446'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:435$1444'.
  Set init value: \soc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:416$1441'.
  Set init value: \soc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:415$1440'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:414$1439'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:413$1438'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:412$1437'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:411$1436'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:410$1435'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:408$1434'.
  Set init value: \soc_sdram_bankmachine1_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:407$1433'.
  Set init value: \soc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:406$1432'.
  Set init value: \soc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:405$1431'.
  Set init value: \soc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:403$1430'.
  Set init value: \soc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:402$1429'.
  Set init value: \soc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:392$1426'.
  Set init value: \soc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:391$1425'.
  Set init value: \soc_sdram_bankmachine0_twtpcon_ready = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:389$1424'.
  Set init value: \soc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:388$1423'.
  Set init value: \soc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:387$1422'.
  Set init value: \soc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:385$1421'.
  Set init value: \soc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:384$1420'.
  Set init value: \soc_sdram_bankmachine0_row = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:383$1419'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_last_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:382$1418'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_first_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:381$1417'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_valid_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:378$1416'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:377$1415'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:352$1414'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:351$1413'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:350$1412'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:348$1410'.
  Set init value: \soc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:329$1407'.
  Set init value: \soc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:328$1406'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:327$1405'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:326$1404'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:325$1403'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:324$1402'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:323$1401'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:321$1400'.
  Set init value: \soc_sdram_bankmachine0_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:320$1399'.
  Set init value: \soc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:319$1398'.
  Set init value: \soc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:318$1397'.
  Set init value: \soc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:316$1396'.
  Set init value: \soc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:315$1395'.
  Set init value: \soc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:309$1394'.
  Set init value: \soc_sdram_sequencer_count = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:308$1393'.
  Set init value: \soc_sdram_sequencer_counter = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:307$1392'.
  Set init value: \soc_sdram_sequencer_done1 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:304$1391'.
  Set init value: \soc_sdram_sequencer_start0 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:303$1390'.
  Set init value: \soc_sdram_postponer_count = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:302$1389'.
  Set init value: \soc_sdram_postponer_req_o = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:300$1388'.
  Set init value: \soc_sdram_timer_count1 = 7'1011101
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:292$1385'.
  Set init value: \soc_sdram_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:291$1384'.
  Set init value: \soc_sdram_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:290$1383'.
  Set init value: \soc_sdram_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:289$1382'.
  Set init value: \soc_sdram_cmd_payload_ba = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:288$1381'.
  Set init value: \soc_sdram_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:287$1380'.
  Set init value: \soc_sdram_cmd_last = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:286$1379'.
  Set init value: \soc_sdram_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:285$1378'.
  Set init value: \soc_sdram_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:282$1377'.
  Set init value: \soc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:280$1376'.
  Set init value: \soc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:274$1374'.
  Set init value: \soc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:273$1373'.
  Set init value: \soc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:272$1372'.
  Set init value: \soc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:271$1371'.
  Set init value: \soc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:270$1370'.
  Set init value: \soc_sdram_dfi_p0_bank = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:269$1369'.
  Set init value: \soc_sdram_dfi_p0_address = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:267$1368'.
  Set init value: \soc_sdram_interface_wdata_we = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:266$1367'.
  Set init value: \soc_sdram_interface_wdata = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:236$1366'.
  Set init value: \soc_sdram_status = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:235$1365'.
  Set init value: \soc_sdram_wrdata_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:234$1364'.
  Set init value: \soc_sdram_wrdata_storage = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:233$1363'.
  Set init value: \soc_sdram_baddress_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:232$1362'.
  Set init value: \soc_sdram_baddress_storage = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:231$1361'.
  Set init value: \soc_sdram_address_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:230$1360'.
  Set init value: \soc_sdram_address_storage = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:225$1358'.
  Set init value: \soc_sdram_command_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:224$1357'.
  Set init value: \soc_sdram_command_storage = 6'000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:223$1356'.
  Set init value: \soc_sdram_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:222$1355'.
  Set init value: \soc_sdram_storage = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:219$1354'.
  Set init value: \soc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:218$1353'.
  Set init value: \soc_sdram_master_p0_wrdata_mask = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:217$1352'.
  Set init value: \soc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:216$1351'.
  Set init value: \soc_sdram_master_p0_wrdata = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:215$1350'.
  Set init value: \soc_sdram_master_p0_act_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:214$1349'.
  Set init value: \soc_sdram_master_p0_reset_n = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:213$1348'.
  Set init value: \soc_sdram_master_p0_odt = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:212$1347'.
  Set init value: \soc_sdram_master_p0_cke = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:211$1346'.
  Set init value: \soc_sdram_master_p0_we_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:210$1345'.
  Set init value: \soc_sdram_master_p0_ras_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:209$1344'.
  Set init value: \soc_sdram_master_p0_cs_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:208$1343'.
  Set init value: \soc_sdram_master_p0_cas_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:207$1342'.
  Set init value: \soc_sdram_master_p0_bank = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:206$1341'.
  Set init value: \soc_sdram_master_p0_address = 13'0000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:205$1340'.
  Set init value: \soc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:204$1339'.
  Set init value: \soc_sdram_slave_p0_rddata = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:189$1338'.
  Set init value: \soc_sdram_inti_p0_rddata_valid = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:188$1337'.
  Set init value: \soc_sdram_inti_p0_rddata = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:179$1335'.
  Set init value: \soc_sdram_inti_p0_we_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:178$1334'.
  Set init value: \soc_sdram_inti_p0_ras_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:177$1333'.
  Set init value: \soc_sdram_inti_p0_cs_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:176$1332'.
  Set init value: \soc_sdram_inti_p0_cas_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:173$1331'.
  Set init value: \soc_rddata_en = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:172$1330'.
  Set init value: \soc_wrdata_en = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:171$1329'.
  Set init value: \soc_dq_in = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:168$1328'.
  Set init value: \soc_dq_o = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:166$1327'.
  Set init value: \soc_dfi_p0_rddata = 16'0000000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:151$1326'.
  Set init value: \soc_counter = 8'00000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:150$1325'.
  Set init value: \soc_miso = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:149$1324'.
  Set init value: \soc_i = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:148$1323'.
  Set init value: \soc_sr = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:147$1322'.
  Set init value: \soc_clk = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:146$1321'.
  Set init value: \soc_cs_n = 1'1
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:145$1320'.
  Set init value: \soc_bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:144$1319'.
  Set init value: \soc_bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:142$1318'.
  Set init value: \soc_miso_status = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:141$1317'.
  Set init value: \soc_bitbang_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:140$1316'.
  Set init value: \soc_bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:135$1314'.
  Set init value: \soc_bus_ack = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:128$1313'.
  Set init value: \soc_crg_reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:117$1310'.
  Set init value: \soc_interface0_wb_sdram_ack = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:106$1308'.
  Set init value: \soc_basesoc_bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:97$1307'.
  Set init value: \soc_basesoc_we = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:96$1306'.
  Set init value: \soc_basesoc_adr = 14'00000000000000
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:95$1305'.
  Set init value: \soc_basesoc_timer0_value = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:94$1304'.
  Set init value: \soc_basesoc_timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:93$1303'.
  Set init value: \soc_basesoc_timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:84$1302'.
  Set init value: \soc_basesoc_timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:83$1301'.
  Set init value: \soc_basesoc_timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:81$1300'.
  Set init value: \soc_basesoc_timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:77$1299'.
  Set init value: \soc_basesoc_timer0_value_status = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:76$1298'.
  Set init value: \soc_basesoc_timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:75$1297'.
  Set init value: \soc_basesoc_timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:74$1296'.
  Set init value: \soc_basesoc_timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:73$1295'.
  Set init value: \soc_basesoc_timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:72$1294'.
  Set init value: \soc_basesoc_timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:71$1293'.
  Set init value: \soc_basesoc_timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:70$1292'.
  Set init value: \soc_basesoc_timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:69$1291'.
  Set init value: \soc_basesoc_timer0_load_storage = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:68$1290'.
  Set init value: \soc_basesoc_uart_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:67$1289'.
  Set init value: \soc_basesoc_uart_storage = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:66$1288'.
  Set init value: \soc_basesoc_uart_pending_w = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:62$1287'.
  Set init value: \soc_basesoc_uart_status_w = 2'00
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:58$1286'.
  Set init value: \soc_basesoc_uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:57$1285'.
  Set init value: \soc_basesoc_uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:55$1283'.
  Set init value: \soc_basesoc_uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:53$1282'.
  Set init value: \soc_basesoc_uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:52$1281'.
  Set init value: \soc_basesoc_uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:50$1280'.
  Set init value: \soc_basesoc_uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:39$1278'.
  Set init value: \soc_basesoc_ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:34$1277'.
  Set init value: \soc_basesoc_ctrl_re = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:33$1276'.
  Set init value: \soc_basesoc_ctrl_storage = 305419896
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1118$1718'.
  Set init value: \vns_regs1 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1117$1717'.
  Set init value: \vns_regs0 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1115$1716'.
  Set init value: \vns_array_muxed6 = 1'0
Found init rule in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1114$1715'.
  Set init value: \vns_array_muxed5 = 1'0

3.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1113$1714'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1112$1713'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1111$1712'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1110$1711'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1109$1710'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1108$1709'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1107$1708'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1106$1707'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1105$1706'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1104$1705'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1103$1704'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1102$1703'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1101$1702'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1100$1701'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1099$1700'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1098$1699'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1097$1698'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1096$1697'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1095$1696'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1094$1695'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1093$1694'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1092$1693'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1091$1692'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1090$1691'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1089$1690'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1088$1689'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1087$1688'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1086$1687'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1085$1686'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1084$1685'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1083$1684'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1082$1683'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1081$1682'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1080$1681'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1079$1680'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1078$1679'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1077$1678'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1076$1677'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1075$1676'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1074$1675'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1073$1674'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1072$1673'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1071$1672'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1070$1671'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1069$1670'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1068$1669'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1067$1668'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1066$1667'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1065$1666'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1064$1665'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1063$1664'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1045$1663'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:980$1662'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:963$1661'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:922$1660'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:885$1659'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:881$1658'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:878$1657'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:877$1656'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:876$1655'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:869$1654'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:865$1653'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:860$1652'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:859$1651'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:858$1650'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:857$1649'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:856$1648'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:855$1647'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:854$1646'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:853$1645'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:852$1644'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:851$1643'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:850$1642'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:849$1641'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:848$1640'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:847$1639'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:846$1638'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:845$1637'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:844$1636'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:843$1635'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:830$1634'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:829$1633'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:828$1632'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:827$1631'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:826$1630'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:825$1629'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:824$1628'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:823$1627'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:822$1626'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:821$1625'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:820$1624'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:819$1623'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:818$1622'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:817$1621'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:816$1620'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:815$1619'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:811$1618'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:810$1617'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:809$1616'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:808$1615'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:807$1614'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:806$1613'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:805$1612'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:804$1611'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:803$1610'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:802$1609'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:801$1608'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:800$1607'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:799$1606'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:798$1605'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:797$1604'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:795$1603'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:794$1602'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:793$1601'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:791$1600'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:790$1599'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:785$1598'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:784$1597'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:783$1596'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:782$1595'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:780$1594'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:779$1593'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:778$1592'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:776$1591'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:775$1590'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:774$1589'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:773$1588'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:772$1587'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:771$1586'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:770$1585'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:768$1584'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:767$1583'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:766$1582'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:765$1581'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:764$1580'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:763$1579'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:758$1578'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:755$1577'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:754$1576'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:753$1575'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:750$1574'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:749$1573'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:748$1572'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:747$1571'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:746$1570'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:743$1569'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:729$1568'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:724$1567'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:722$1566'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:720$1565'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:718$1564'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:716$1563'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:715$1562'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:713$1561'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:710$1560'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:709$1559'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:707$1558'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:706$1557'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:704$1556'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:702$1555'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:700$1554'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:699$1553'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:698$1552'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:697$1551'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:696$1550'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:694$1549'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:692$1548'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:688$1547'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:687$1546'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:686$1545'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:683$1544'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:681$1543'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:679$1542'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:678$1541'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:676$1540'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:674$1539'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:670$1538'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:669$1537'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:668$1536'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:665$1535'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:663$1534'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:662$1533'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:661$1532'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:660$1531'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:657$1530'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:655$1529'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:653$1528'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:652$1527'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:650$1526'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:649$1525'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:648$1524'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:646$1523'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:645$1522'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:644$1521'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:643$1520'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:642$1519'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:639$1518'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:638$1517'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:613$1516'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:612$1515'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:611$1514'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:610$1513'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:609$1512'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:594$1511'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:593$1510'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:590$1509'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:589$1508'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:588$1507'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:587$1506'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:586$1505'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:585$1504'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:584$1503'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:582$1502'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:581$1501'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:580$1500'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:579$1499'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:577$1498'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:576$1497'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:570$1496'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:568$1495'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:566$1494'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:565$1493'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:563$1492'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:562$1491'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:561$1490'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:559$1489'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:558$1488'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:557$1487'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:556$1486'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:555$1485'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:552$1484'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:551$1483'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:526$1482'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:525$1481'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:524$1480'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:523$1479'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:522$1478'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:507$1477'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:506$1476'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:503$1475'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:502$1474'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:501$1473'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:500$1472'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:499$1471'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:498$1470'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:497$1469'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:495$1468'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:494$1467'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:493$1466'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:492$1465'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:490$1464'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:489$1463'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:483$1462'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:481$1461'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:479$1460'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:478$1459'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:476$1458'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:475$1457'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:474$1456'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:472$1455'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:471$1454'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:470$1453'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:469$1452'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:468$1451'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:465$1450'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:464$1449'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:439$1448'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:438$1447'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:437$1446'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:436$1445'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:435$1444'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:420$1443'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:419$1442'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:416$1441'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:415$1440'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:414$1439'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:413$1438'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:412$1437'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:411$1436'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:410$1435'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:408$1434'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:407$1433'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:406$1432'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:405$1431'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:403$1430'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:402$1429'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:396$1428'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:394$1427'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:392$1426'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:391$1425'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:389$1424'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:388$1423'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:387$1422'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:385$1421'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:384$1420'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:383$1419'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:382$1418'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:381$1417'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:378$1416'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:377$1415'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:352$1414'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:351$1413'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:350$1412'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:349$1411'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:348$1410'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:333$1409'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:332$1408'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:329$1407'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:328$1406'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:327$1405'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:326$1404'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:325$1403'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:324$1402'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:323$1401'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:321$1400'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:320$1399'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:319$1398'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:318$1397'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:316$1396'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:315$1395'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:309$1394'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:308$1393'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:307$1392'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:304$1391'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:303$1390'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:302$1389'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:300$1388'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:294$1387'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:293$1386'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:292$1385'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:291$1384'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:290$1383'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:289$1382'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:288$1381'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:287$1380'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:286$1379'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:285$1378'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:282$1377'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:280$1376'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:278$1375'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:274$1374'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:273$1373'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:272$1372'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:271$1371'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:270$1370'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:269$1369'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:267$1368'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:266$1367'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:236$1366'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:235$1365'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:234$1364'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:233$1363'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:232$1362'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:231$1361'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:230$1360'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:229$1359'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:225$1358'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:224$1357'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:223$1356'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:222$1355'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:219$1354'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:218$1353'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:217$1352'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:216$1351'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:215$1350'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:214$1349'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:213$1348'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:212$1347'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:211$1346'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:210$1345'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:209$1344'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:208$1343'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:207$1342'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:206$1341'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:205$1340'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:204$1339'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:189$1338'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:188$1337'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:183$1336'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:179$1335'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:178$1334'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:177$1333'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:176$1332'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:173$1331'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:172$1330'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:171$1329'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:168$1328'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:166$1327'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:151$1326'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:150$1325'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:149$1324'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:148$1323'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:147$1322'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:146$1321'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:145$1320'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:144$1319'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:142$1318'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:141$1317'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:140$1316'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:139$1315'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:135$1314'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:128$1313'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:125$1312'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:121$1311'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:117$1310'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:110$1309'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:106$1308'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:97$1307'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:96$1306'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:95$1305'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:94$1304'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:93$1303'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:84$1302'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:83$1301'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:81$1300'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:77$1299'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:76$1298'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:75$1297'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:74$1296'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:73$1295'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:72$1294'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:71$1293'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:70$1292'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:69$1291'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:68$1290'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:67$1289'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:66$1288'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:62$1287'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:58$1286'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:57$1285'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:56$1284'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:55$1283'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:53$1282'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:52$1281'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:50$1280'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:43$1279'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:39$1278'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:34$1277'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:33$1276'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:32$1275'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
     1/3: $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264
     2/3: $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_DATA[19:0]$1263
     3/3: $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_ADDR[10:0]$1262
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
     1/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250
     2/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_DATA[31:0]$1249
     3/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_ADDR[10:0]$1248
     4/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253
     5/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_DATA[31:0]$1252
     6/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_ADDR[10:0]$1251
     7/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256
     8/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_DATA[31:0]$1255
     9/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_ADDR[10:0]$1254
    10/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259
    11/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_DATA[31:0]$1258
    12/12: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_ADDR[10:0]$1257
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1118$1718'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
     1/3: $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243
     2/3: $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_DATA[24:0]$1242
     3/3: $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_ADDR[2:0]$1241
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1117$1717'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
     1/3: $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236
     2/3: $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_DATA[24:0]$1235
     3/3: $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_ADDR[2:0]$1234
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1115$1716'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
     1/3: $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229
     2/3: $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_DATA[24:0]$1228
     3/3: $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_ADDR[2:0]$1227
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1114$1715'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
     1/3: $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222
     2/3: $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_DATA[24:0]$1221
     3/3: $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_ADDR[2:0]$1220
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4558$1218'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
     1/193: $0\soc_uart_bridge_uart_clk_rxen[0:0]
     2/193: $0\soc_uart_bridge_phase_accumulator_rx[31:0]
     3/193: $0\soc_uart_bridge_phase_accumulator_tx[31:0]
     4/193: $0\soc_basesoc_timer0_load_storage[31:0] [31:24]
     5/193: $0\soc_basesoc_timer0_reload_storage[31:0] [15:8]
     6/193: $0\soc_basesoc_timer0_reload_storage[31:0] [23:16]
     7/193: $0\soc_basesoc_ctrl_storage[31:0] [31:24]
     8/193: $0\soc_basesoc_timer0_load_storage[31:0] [15:8]
     9/193: $0\soc_basesoc_timer0_load_storage[31:0] [23:16]
    10/193: $0\soc_sdram_address_storage[12:0] [12:8]
    11/193: $0\soc_sr[31:0] [31:24]
    12/193: $0\soc_basesoc_timer0_reload_storage[31:0] [7:0]
    13/193: $0\soc_basesoc_ctrl_storage[31:0] [15:8]
    14/193: $0\soc_basesoc_ctrl_storage[31:0] [23:16]
    15/193: $0\soc_sdram_wrdata_storage[15:0] [15:8]
    16/193: $0\soc_sdram_timer_count1[6:0]
    17/193: $0\sdram_dm[1:0]
    18/193: $0\soc_sr[31:0] [23:8]
    19/193: $0\soc_basesoc_timer0_reload_storage[31:0] [31:24]
    20/193: $0\soc_sr[31:0] [7:0]
    21/193: $0\soc_basesoc_timer0_value[31:0]
    22/193: $0\soc_basesoc_uart_re[0:0]
    23/193: $0\vns_basesoc_interface4_bank_bus_dat_r[7:0]
    24/193: $0\soc_basesoc_timer0_eventmanager_re[0:0]
    25/193: $0\soc_basesoc_timer0_update_value_re[0:0]
    26/193: $0\soc_basesoc_timer0_en_re[0:0]
    27/193: $0\soc_basesoc_timer0_reload_re[0:0]
    28/193: $0\soc_basesoc_timer0_load_re[0:0]
    29/193: $0\vns_basesoc_interface3_bank_bus_dat_r[7:0]
    30/193: $0\soc_bitbang_en_re[0:0]
    31/193: $0\soc_bitbang_re[0:0]
    32/193: $0\vns_basesoc_interface2_bank_bus_dat_r[7:0]
    33/193: $0\soc_sdram_wrdata_re[0:0]
    34/193: $0\soc_sdram_baddress_re[0:0]
    35/193: $0\soc_sdram_address_re[0:0]
    36/193: $0\soc_sdram_command_re[0:0]
    37/193: $0\soc_sdram_re[0:0]
    38/193: $0\vns_basesoc_interface1_bank_bus_dat_r[7:0]
    39/193: $0\soc_basesoc_ctrl_re[0:0]
    40/193: $0\vns_basesoc_interface0_bank_bus_dat_r[7:0]
    41/193: $0\vns_basesoc_slave_sel_r[2:0]
    42/193: $0\vns_uartwishbonebridge_state[2:0]
    43/193: $0\soc_uart_bridge_rx_r[0:0]
    44/193: $0\soc_uart_bridge_source_valid[0:0]
    45/193: $0\soc_uart_bridge_sink_ready[0:0]
    46/193: $0\vns_litedramwishbone2native_state[1:0]
    47/193: $0\vns_cache_state[2:0]
    48/193: $0\vns_new_master_rdata_valid4[0:0]
    49/193: $0\vns_new_master_rdata_valid3[0:0]
    50/193: $0\vns_new_master_rdata_valid2[0:0]
    51/193: $0\vns_new_master_rdata_valid1[0:0]
    52/193: $0\vns_new_master_rdata_valid0[0:0]
    53/193: $0\vns_new_master_wdata_ready[0:0]
    54/193: $0\vns_multiplexer_state[2:0]
    55/193: $0\soc_sdram_dfi_p0_wrdata_en[0:0]
    56/193: $0\soc_sdram_dfi_p0_rddata_en[0:0]
    57/193: $0\soc_sdram_dfi_p0_we_n[0:0]
    58/193: $0\soc_sdram_dfi_p0_ras_n[0:0]
    59/193: $0\soc_sdram_dfi_p0_cas_n[0:0]
    60/193: $0\soc_sdram_dfi_p0_address[12:0]
    61/193: $0\soc_sdram_dfi_p0_bank[1:0]
    62/193: $0\soc_sdram_dfi_p0_cs_n[0:0]
    63/193: $0\vns_bankmachine3_state[2:0]
    64/193: $0\vns_bankmachine2_state[2:0]
    65/193: $0\vns_bankmachine1_state[2:0]
    66/193: $0\vns_bankmachine0_state[2:0]
    67/193: $0\vns_refresher_state[1:0]
    68/193: $0\soc_sdram_sequencer_done1[0:0]
    69/193: $0\soc_sdram_cmd_payload_we[0:0]
    70/193: $0\soc_sdram_cmd_payload_ras[0:0]
    71/193: $0\soc_sdram_cmd_payload_cas[0:0]
    72/193: $0\soc_sdram_cmd_payload_ba[1:0]
    73/193: $0\soc_sdram_cmd_payload_a[12:0]
    74/193: $0\soc_sdram_postponer_req_o[0:0]
    75/193: $0\soc_rddata_en[3:0]
    76/193: $0\soc_wrdata_en[0:0]
    77/193: $0\soc_dfi_p0_rddata[15:0]
    78/193: $0\soc_dq_o[15:0]
    79/193: $0\sdram_cs_n[0:0]
    80/193: $0\sdram_cke[0:0]
    81/193: $0\sdram_we_n[0:0]
    82/193: $0\sdram_ras_n[0:0]
    83/193: $0\sdram_cas_n[0:0]
    84/193: $0\sdram_ba[1:0]
    85/193: $0\sdram_a[12:0]
    86/193: $0\vns_wb2csr_state[0:0]
    87/193: $0\soc_basesoc_timer0_zero_old_trigger[0:0]
    88/193: $0\soc_basesoc_uart_rx_old_trigger[0:0]
    89/193: $0\soc_basesoc_uart_tx_old_trigger[0:0]
    90/193: $0\vns_basesoc_count[19:0]
    91/193: $0\vns_wbank[1:0]
    92/193: $0\vns_rbank[1:0]
    93/193: $0\soc_uart_bridge_count[20:0]
    94/193: $0\soc_uart_bridge_data[31:0]
    95/193: $0\soc_uart_bridge_address[31:0]
    96/193: $0\soc_uart_bridge_length[7:0]
    97/193: $0\soc_uart_bridge_cmd[7:0]
    98/193: $0\soc_uart_bridge_word_counter[2:0]
    99/193: $0\soc_uart_bridge_byte_counter[2:0]
   100/193: $0\soc_uart_bridge_rx_busy[0:0]
   101/193: $0\soc_uart_bridge_rx_bitcount[3:0]
   102/193: $0\soc_uart_bridge_rx_reg[7:0]
   103/193: $0\soc_uart_bridge_source_payload_data[7:0]
   104/193: $0\soc_uart_bridge_tx_busy[0:0]
   105/193: $0\soc_uart_bridge_tx_bitcount[3:0]
   106/193: $0\soc_uart_bridge_tx_reg[7:0]
   107/193: $0\soc_cache[0:0]
   108/193: $0\soc_sdram_time1[3:0]
   109/193: $0\soc_sdram_time0[4:0]
   110/193: $0\soc_sdram_twtrcon_count[2:0]
   111/193: $0\soc_sdram_twtrcon_ready[0:0]
   112/193: $0\soc_sdram_tccdcon_count[0:0]
   113/193: $0\soc_sdram_tccdcon_ready[0:0]
   114/193: $0\soc_sdram_choose_req_grant[1:0]
   115/193: $0\soc_sdram_choose_cmd_grant[1:0]
   116/193: $0\soc_sdram_bankmachine3_twtpcon_count[1:0]
   117/193: $0\soc_sdram_bankmachine3_twtpcon_ready[0:0]
   118/193: $0\soc_sdram_bankmachine3_row_opened[0:0]
   119/193: $0\soc_sdram_bankmachine3_row[12:0]
   120/193: $0\soc_sdram_bankmachine3_cmd_buffer_last_n[0:0]
   121/193: $0\soc_sdram_bankmachine3_cmd_buffer_first_n[0:0]
   122/193: $0\soc_sdram_bankmachine3_cmd_buffer_valid_n[0:0]
   123/193: $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0]
   124/193: $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_we[0:0]
   125/193: $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0]
   126/193: $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0]
   127/193: $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0]
   128/193: $0\soc_sdram_bankmachine2_twtpcon_count[1:0]
   129/193: $0\soc_sdram_bankmachine2_twtpcon_ready[0:0]
   130/193: $0\soc_sdram_bankmachine2_row_opened[0:0]
   131/193: $0\soc_sdram_bankmachine2_row[12:0]
   132/193: $0\soc_sdram_bankmachine2_cmd_buffer_last_n[0:0]
   133/193: $0\soc_sdram_bankmachine2_cmd_buffer_first_n[0:0]
   134/193: $0\soc_sdram_bankmachine2_cmd_buffer_valid_n[0:0]
   135/193: $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0]
   136/193: $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_we[0:0]
   137/193: $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0]
   138/193: $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0]
   139/193: $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0]
   140/193: $0\soc_sdram_bankmachine1_twtpcon_count[1:0]
   141/193: $0\soc_sdram_bankmachine1_twtpcon_ready[0:0]
   142/193: $0\soc_sdram_bankmachine1_row_opened[0:0]
   143/193: $0\soc_sdram_bankmachine1_row[12:0]
   144/193: $0\soc_sdram_bankmachine1_cmd_buffer_last_n[0:0]
   145/193: $0\soc_sdram_bankmachine1_cmd_buffer_first_n[0:0]
   146/193: $0\soc_sdram_bankmachine1_cmd_buffer_valid_n[0:0]
   147/193: $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0]
   148/193: $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_we[0:0]
   149/193: $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0]
   150/193: $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0]
   151/193: $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0]
   152/193: $0\soc_sdram_bankmachine0_twtpcon_count[1:0]
   153/193: $0\soc_sdram_bankmachine0_twtpcon_ready[0:0]
   154/193: $0\soc_sdram_bankmachine0_row_opened[0:0]
   155/193: $0\soc_sdram_bankmachine0_row[12:0]
   156/193: $0\soc_sdram_bankmachine0_cmd_buffer_last_n[0:0]
   157/193: $0\soc_sdram_bankmachine0_cmd_buffer_first_n[0:0]
   158/193: $0\soc_sdram_bankmachine0_cmd_buffer_valid_n[0:0]
   159/193: $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0]
   160/193: $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_we[0:0]
   161/193: $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0]
   162/193: $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0]
   163/193: $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0]
   164/193: $0\soc_sdram_sequencer_count[0:0]
   165/193: $0\soc_sdram_sequencer_counter[1:0]
   166/193: $0\soc_sdram_postponer_count[0:0]
   167/193: $0\soc_sdram_status[15:0]
   168/193: $0\soc_sdram_address_storage[12:0] [7:0]
   169/193: $0\soc_sdram_baddress_storage[1:0]
   170/193: $0\soc_basesoc_ctrl_storage[31:0] [7:0]
   171/193: $0\soc_sdram_command_storage[5:0]
   172/193: $0\soc_sdram_storage[3:0]
   173/193: $0\soc_counter[7:0]
   174/193: $0\soc_miso[0:0]
   175/193: $0\soc_i[0:0]
   176/193: $0\soc_clk[0:0]
   177/193: $0\soc_cs_n[0:0]
   178/193: $0\soc_bitbang_en_storage[0:0]
   179/193: $0\soc_bitbang_storage[3:0]
   180/193: $0\soc_bus_ack[0:0]
   181/193: $0\soc_basesoc_timer0_eventmanager_storage[0:0]
   182/193: $0\soc_basesoc_timer0_zero_pending[0:0]
   183/193: $0\soc_basesoc_timer0_value_status[31:0]
   184/193: $0\soc_basesoc_timer0_update_value_storage[0:0]
   185/193: $0\soc_basesoc_timer0_en_storage[0:0]
   186/193: $0\soc_basesoc_timer0_load_storage[31:0] [7:0]
   187/193: $0\soc_sdram_wrdata_storage[15:0] [7:0]
   188/193: $0\soc_basesoc_uart_storage[1:0]
   189/193: $0\soc_basesoc_uart_rx_pending[0:0]
   190/193: $0\soc_basesoc_uart_tx_pending[0:0]
   191/193: $0\soc_basesoc_ctrl_bus_errors[31:0]
   192/193: $0\soc_uart_bridge_uart_clk_txen[0:0]
   193/193: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3446$1029'.
     1/1: $0\soc_crg_reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3427$1022'.
     1/1: $0\vns_array_muxed6[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3410$1015'.
     1/1: $0\vns_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3393$1008'.
     1/1: $0\vns_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3376$1001'.
     1/1: $0\vns_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3359$994'.
     1/1: $0\vns_array_muxed2[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3342$993'.
     1/1: $0\vns_array_muxed1[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3325$992'.
     1/1: $0\vns_array_muxed0[1:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3317$991'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3309$990'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3301$989'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3293$988'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3285$987'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3277$986'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3269$985'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3261$984'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3253$983'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3245$982'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3237$981'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3229$980'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3221$979'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3213$978'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3205$977'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3197$976'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3189$962'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3181$961'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3173$960'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3165$946'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3157$945'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3149$944'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3141$930'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3133$929'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3125$928'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3117$914'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3109$913'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3101$912'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3084$911'.
     1/1: $0\vns_t_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3067$910'.
     1/1: $0\vns_t_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3050$909'.
     1/1: $0\vns_t_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3033$908'.
     1/1: $0\vns_rhs_array_muxed11[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3016$907'.
     1/1: $0\vns_rhs_array_muxed10[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2999$906'.
     1/1: $0\vns_rhs_array_muxed9[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2982$905'.
     1/1: $0\vns_rhs_array_muxed8[1:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2965$904'.
     1/1: $0\vns_rhs_array_muxed7[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2948$903'.
     1/1: $0\vns_rhs_array_muxed6[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2931$902'.
     1/1: $0\vns_t_array_muxed2[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2914$901'.
     1/1: $0\vns_t_array_muxed1[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2897$900'.
     1/1: $0\vns_t_array_muxed0[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2880$899'.
     1/1: $0\vns_rhs_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2863$898'.
     1/1: $0\vns_rhs_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2846$897'.
     1/1: $0\vns_rhs_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2829$896'.
     1/1: $0\vns_rhs_array_muxed2[1:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2812$895'.
     1/1: $0\vns_rhs_array_muxed1[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2795$894'.
     1/1: $0\vns_rhs_array_muxed0[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2578$561'.
     1/3: $0\vns_basesoc_shared_dat_r[31:0]
     2/3: $0\vns_basesoc_shared_ack[0:0]
     3/3: $0\vns_basesoc_error[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2546$549'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
     1/15: $0\vns_uartwishbonebridge_next_state[2:0]
     2/15: $0\soc_uart_bridge_word_counter_ce[0:0]
     3/15: $0\soc_uart_bridge_sink_valid[0:0]
     4/15: $0\soc_uart_bridge_is_ongoing[0:0]
     5/15: $0\soc_uart_bridge_byte_counter_ce[0:0]
     6/15: $0\soc_uart_bridge_tx_data_ce[0:0]
     7/15: $0\soc_uart_bridge_byte_counter_reset[0:0]
     8/15: $0\soc_uart_bridge_rx_data_ce[0:0]
     9/15: $0\soc_uart_bridge_address_ce[0:0]
    10/15: $0\soc_uart_bridge_wishbone_we[0:0]
    11/15: $0\soc_uart_bridge_length_ce[0:0]
    12/15: $0\soc_uart_bridge_wishbone_stb[0:0]
    13/15: $0\soc_uart_bridge_cmd_ce[0:0]
    14/15: $0\soc_uart_bridge_wishbone_cyc[0:0]
    15/15: $0\soc_uart_bridge_word_counter_reset[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2400$521'.
     1/1: $0\soc_uart_bridge_sink_payload_data[7:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
     1/6: $0\vns_litedramwishbone2native_next_state[1:0]
     2/6: $0\soc_port_wdata_valid[0:0]
     3/6: $0\soc_port_cmd_payload_we[0:0]
     4/6: $0\soc_port_rdata_ready[0:0]
     5/6: $0\soc_interface_ack[0:0]
     6/6: $0\soc_port_cmd_valid[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
     1/10: $0\vns_cache_next_state[2:0]
     2/10: $0\soc_interface0_wb_sdram_ack[0:0]
     3/10: $0\soc_interface_we[0:0]
     4/10: $0\soc_interface_stb[0:0]
     5/10: $0\soc_cache_tag_port_we[0:0]
     6/10: $0\soc_interface_cyc[0:0]
     7/10: $0\soc_cache_write_from_slave[0:0]
     8/10: $0\soc_cache_word_inc[0:0]
     9/10: $0\soc_cache_word_clr[0:0]
    10/10: $0\soc_cache_tag_di_dirty[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2270$510'.
     1/1: $0\soc_interface_dat_w[15:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2257$498'.
     1/2: $0\soc_cache_data_port_dat_w[31:0]
     2/2: $0\soc_cache_data_port_we[3:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2237$497'.
     1/2: $0\soc_sdram_interface_wdata_we[1:0]
     2/2: $0\soc_sdram_interface_wdata[15:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
     1/8: $0\vns_multiplexer_next_state[2:0]
     2/8: $0\soc_sdram_choose_req_cmd_ready[0:0]
     3/8: $0\soc_sdram_choose_req_want_writes[0:0]
     4/8: $0\soc_sdram_choose_req_want_reads[0:0]
     5/8: $0\soc_sdram_en1[0:0]
     6/8: $0\soc_sdram_steerer_sel[1:0]
     7/8: $0\soc_sdram_cmd_ready[0:0]
     8/8: $0\soc_sdram_en0[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2125$341'.
     1/1: $0\soc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2116$334'.
     1/1: $0\soc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2107$327'.
     1/1: $0\soc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2098$320'.
     1/1: $0\soc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2092$319'.
     1/1: $0\soc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2086$318'.
     1/1: $0\soc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2080$317'.
     1/1: $0\soc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2066$264'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2059$261'.
     1/1: $0\soc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2053$260'.
     1/1: $0\soc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2047$259'.
     1/1: $0\soc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2033$206'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
     1/14: $0\vns_bankmachine3_next_state[2:0]
     2/14: $0\soc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\soc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
     4/14: $0\soc_sdram_bankmachine3_cmd_payload_we[0:0]
     5/14: $0\soc_sdram_bankmachine3_cmd_payload_ras[0:0]
     6/14: $0\soc_sdram_bankmachine3_cmd_payload_cas[0:0]
     7/14: $0\soc_sdram_bankmachine3_cmd_valid[0:0]
     8/14: $0\soc_sdram_bankmachine3_refresh_gnt[0:0]
     9/14: $0\soc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
    10/14: $0\soc_sdram_bankmachine3_req_rdata_valid[0:0]
    11/14: $0\soc_sdram_bankmachine3_req_wdata_ready[0:0]
    12/14: $0\soc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    13/14: $0\soc_sdram_bankmachine3_row_close[0:0]
    14/14: $0\soc_sdram_bankmachine3_cmd_payload_is_read[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1905$153'.
     1/1: $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1883$149'.
     1/1: $0\soc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1872$140'.
     1/1: $0\soc_sdram_bankmachine3_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
     1/14: $0\vns_bankmachine2_next_state[2:0]
     2/14: $0\soc_sdram_bankmachine2_cmd_valid[0:0]
     3/14: $0\soc_sdram_bankmachine2_refresh_gnt[0:0]
     4/14: $0\soc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     5/14: $0\soc_sdram_bankmachine2_req_rdata_valid[0:0]
     6/14: $0\soc_sdram_bankmachine2_req_wdata_ready[0:0]
     7/14: $0\soc_sdram_bankmachine2_cmd_payload_is_write[0:0]
     8/14: $0\soc_sdram_bankmachine2_row_close[0:0]
     9/14: $0\soc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    10/14: $0\soc_sdram_bankmachine2_row_open[0:0]
    11/14: $0\soc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    12/14: $0\soc_sdram_bankmachine2_cmd_payload_we[0:0]
    13/14: $0\soc_sdram_bankmachine2_cmd_payload_ras[0:0]
    14/14: $0\soc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1749$122'.
     1/1: $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1727$118'.
     1/1: $0\soc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1716$109'.
     1/1: $0\soc_sdram_bankmachine2_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
     1/14: $0\vns_bankmachine1_next_state[2:0]
     2/14: $0\soc_sdram_bankmachine1_req_rdata_valid[0:0]
     3/14: $0\soc_sdram_bankmachine1_cmd_payload_is_read[0:0]
     4/14: $0\soc_sdram_bankmachine1_req_wdata_ready[0:0]
     5/14: $0\soc_sdram_bankmachine1_cmd_payload_is_write[0:0]
     6/14: $0\soc_sdram_bankmachine1_row_close[0:0]
     7/14: $0\soc_sdram_bankmachine1_row_open[0:0]
     8/14: $0\soc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
     9/14: $0\soc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\soc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\soc_sdram_bankmachine1_cmd_payload_cas[0:0]
    12/14: $0\soc_sdram_bankmachine1_cmd_valid[0:0]
    13/14: $0\soc_sdram_bankmachine1_refresh_gnt[0:0]
    14/14: $0\soc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1593$91'.
     1/1: $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1571$87'.
     1/1: $0\soc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1560$78'.
     1/1: $0\soc_sdram_bankmachine1_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
     1/14: $0\vns_bankmachine0_next_state[2:0]
     2/14: $0\soc_sdram_bankmachine0_cmd_payload_ras[0:0]
     3/14: $0\soc_sdram_bankmachine0_cmd_payload_cas[0:0]
     4/14: $0\soc_sdram_bankmachine0_cmd_valid[0:0]
     5/14: $0\soc_sdram_bankmachine0_refresh_gnt[0:0]
     6/14: $0\soc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     7/14: $0\soc_sdram_bankmachine0_req_rdata_valid[0:0]
     8/14: $0\soc_sdram_bankmachine0_req_wdata_ready[0:0]
     9/14: $0\soc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    10/14: $0\soc_sdram_bankmachine0_row_close[0:0]
    11/14: $0\soc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    12/14: $0\soc_sdram_bankmachine0_row_open[0:0]
    13/14: $0\soc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\soc_sdram_bankmachine0_cmd_payload_we[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1437$60'.
     1/1: $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1415$56'.
     1/1: $0\soc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1404$47'.
     1/1: $0\soc_sdram_bankmachine0_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
     1/4: $0\vns_refresher_next_state[1:0]
     2/4: $0\soc_sdram_sequencer_start0[0:0]
     3/4: $0\soc_sdram_cmd_last[0:0]
     4/4: $0\soc_sdram_cmd_valid[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
     1/4: $0\soc_sdram_inti_p0_ras_n[0:0]
     2/4: $0\soc_sdram_inti_p0_cas_n[0:0]
     3/4: $0\soc_sdram_inti_p0_we_n[0:0]
     4/4: $0\soc_sdram_inti_p0_cs_n[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
     1/18: $0\soc_sdram_master_p0_rddata_en[0:0]
     2/18: $0\soc_sdram_master_p0_wrdata_mask[1:0]
     3/18: $0\soc_sdram_master_p0_wrdata_en[0:0]
     4/18: $0\soc_sdram_master_p0_wrdata[15:0]
     5/18: $0\soc_sdram_master_p0_act_n[0:0]
     6/18: $0\soc_sdram_master_p0_reset_n[0:0]
     7/18: $0\soc_sdram_master_p0_odt[0:0]
     8/18: $0\soc_sdram_master_p0_cke[0:0]
     9/18: $0\soc_sdram_master_p0_we_n[0:0]
    10/18: $0\soc_sdram_master_p0_ras_n[0:0]
    11/18: $0\soc_sdram_master_p0_cs_n[0:0]
    12/18: $0\soc_sdram_master_p0_cas_n[0:0]
    13/18: $0\soc_sdram_master_p0_bank[1:0]
    14/18: $0\soc_sdram_master_p0_address[12:0]
    15/18: $0\soc_sdram_inti_p0_rddata_valid[0:0]
    16/18: $0\soc_sdram_inti_p0_rddata[15:0]
    17/18: $0\soc_sdram_slave_p0_rddata_valid[0:0]
    18/18: $0\soc_sdram_slave_p0_rddata[15:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\soc_miso_status[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
     1/4: $0\vns_wb2csr_next_state[0:0]
     2/4: $0\soc_basesoc_adr[13:0]
     3/4: $0\soc_basesoc_bus_wishbone_ack[0:0]
     4/4: $0\soc_basesoc_we[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1153$22'.
     1/1: $0\soc_basesoc_timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1143$17'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1137$15'.
     1/1: $0\soc_basesoc_uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1132$14'.
Creating decoders for process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1126$12'.
     1/1: $0\soc_basesoc_uart_tx_clear[0:0]

3.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\vns_locked3' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:848$1640'.
No latch inferred for signal `\top.\vns_locked2' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:847$1639'.
No latch inferred for signal `\top.\vns_locked1' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:846$1638'.
No latch inferred for signal `\top.\vns_locked0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:845$1637'.
No latch inferred for signal `\top.\soc_uart_bridge_wishbone_bte' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:795$1603'.
No latch inferred for signal `\top.\soc_uart_bridge_wishbone_cti' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:794$1602'.
No latch inferred for signal `\top.\soc_uart_bridge_storage' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:766$1582'.
No latch inferred for signal `\top.\soc_sdram_tfawcon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:704$1556'.
No latch inferred for signal `\top.\soc_sdram_trrdcon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:702$1555'.
No latch inferred for signal `\top.\soc_sdram_steerer1' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:700$1554'.
No latch inferred for signal `\top.\soc_sdram_steerer0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:699$1553'.
No latch inferred for signal `\top.\soc_sdram_nop_ba' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:697$1551'.
No latch inferred for signal `\top.\soc_sdram_nop_a' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:696$1550'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:665$1535'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_want_activates' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:663$1534'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_want_cmds' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:662$1533'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_want_writes' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:661$1532'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_want_reads' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:660$1531'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_trascon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:657$1530'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_trccon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:655$1529'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:610$1513'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:594$1511'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:593$1510'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_trascon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:570$1496'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_trccon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:568$1495'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:523$1479'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:507$1477'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:506$1476'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_trascon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:483$1462'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_trccon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:481$1461'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:436$1445'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:420$1443'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:419$1442'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_trascon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:396$1428'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_trccon_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:394$1427'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:349$1411'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:333$1409'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:332$1408'.
No latch inferred for signal `\top.\soc_sdram_cmd_payload_is_write' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:294$1387'.
No latch inferred for signal `\top.\soc_sdram_cmd_payload_is_read' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:293$1386'.
No latch inferred for signal `\top.\soc_sdram_dfi_p0_act_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:278$1375'.
No latch inferred for signal `\top.\soc_sdram_command_issue_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:229$1359'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_act_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:183$1336'.
No latch inferred for signal `\top.\soc_bus_err' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:139$1315'.
No latch inferred for signal `\top.\soc_crg_reset' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:125$1312'.
No latch inferred for signal `\top.\soc_interface0_wb_sdram_err' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:121$1311'.
No latch inferred for signal `\top.\soc_basesoc_bus_wishbone_err' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:110$1309'.
No latch inferred for signal `\top.\soc_basesoc_uart_rx_trigger' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:56$1284'.
No latch inferred for signal `\top.\soc_basesoc_uart_rxtx_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:43$1279'.
No latch inferred for signal `\top.\soc_basesoc_ctrl_reset_reset_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:32$1275'.
No latch inferred for signal `\top.\vns_array_muxed6' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3427$1022'.
No latch inferred for signal `\top.\vns_array_muxed5' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3410$1015'.
No latch inferred for signal `\top.\vns_array_muxed4' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3393$1008'.
No latch inferred for signal `\top.\vns_array_muxed3' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3376$1001'.
No latch inferred for signal `\top.\vns_array_muxed2' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3359$994'.
No latch inferred for signal `\top.\vns_array_muxed1' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3342$993'.
No latch inferred for signal `\top.\vns_array_muxed0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3325$992'.
No latch inferred for signal `\top.\vns_rhs_array_muxed39' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3317$991'.
No latch inferred for signal `\top.\vns_rhs_array_muxed38' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3309$990'.
No latch inferred for signal `\top.\vns_rhs_array_muxed37' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3301$989'.
No latch inferred for signal `\top.\vns_rhs_array_muxed36' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3293$988'.
No latch inferred for signal `\top.\vns_rhs_array_muxed35' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3285$987'.
No latch inferred for signal `\top.\vns_rhs_array_muxed34' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3277$986'.
No latch inferred for signal `\top.\vns_rhs_array_muxed33' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3269$985'.
No latch inferred for signal `\top.\vns_rhs_array_muxed32' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3261$984'.
No latch inferred for signal `\top.\vns_rhs_array_muxed31' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3253$983'.
No latch inferred for signal `\top.\vns_rhs_array_muxed30' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3245$982'.
No latch inferred for signal `\top.\vns_rhs_array_muxed29' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3237$981'.
No latch inferred for signal `\top.\vns_rhs_array_muxed28' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3229$980'.
No latch inferred for signal `\top.\vns_rhs_array_muxed27' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3221$979'.
No latch inferred for signal `\top.\vns_rhs_array_muxed26' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3213$978'.
No latch inferred for signal `\top.\vns_rhs_array_muxed25' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3205$977'.
No latch inferred for signal `\top.\vns_rhs_array_muxed24' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3197$976'.
No latch inferred for signal `\top.\vns_rhs_array_muxed23' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3189$962'.
No latch inferred for signal `\top.\vns_rhs_array_muxed22' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3181$961'.
No latch inferred for signal `\top.\vns_rhs_array_muxed21' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3173$960'.
No latch inferred for signal `\top.\vns_rhs_array_muxed20' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3165$946'.
No latch inferred for signal `\top.\vns_rhs_array_muxed19' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3157$945'.
No latch inferred for signal `\top.\vns_rhs_array_muxed18' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3149$944'.
No latch inferred for signal `\top.\vns_rhs_array_muxed17' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3141$930'.
No latch inferred for signal `\top.\vns_rhs_array_muxed16' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3133$929'.
No latch inferred for signal `\top.\vns_rhs_array_muxed15' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3125$928'.
No latch inferred for signal `\top.\vns_rhs_array_muxed14' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3117$914'.
No latch inferred for signal `\top.\vns_rhs_array_muxed13' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3109$913'.
No latch inferred for signal `\top.\vns_rhs_array_muxed12' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3101$912'.
No latch inferred for signal `\top.\vns_t_array_muxed5' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3084$911'.
No latch inferred for signal `\top.\vns_t_array_muxed4' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3067$910'.
No latch inferred for signal `\top.\vns_t_array_muxed3' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3050$909'.
No latch inferred for signal `\top.\vns_rhs_array_muxed11' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3033$908'.
No latch inferred for signal `\top.\vns_rhs_array_muxed10' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3016$907'.
No latch inferred for signal `\top.\vns_rhs_array_muxed9' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2999$906'.
No latch inferred for signal `\top.\vns_rhs_array_muxed8' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2982$905'.
No latch inferred for signal `\top.\vns_rhs_array_muxed7' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2965$904'.
No latch inferred for signal `\top.\vns_rhs_array_muxed6' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2948$903'.
No latch inferred for signal `\top.\vns_t_array_muxed2' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2931$902'.
No latch inferred for signal `\top.\vns_t_array_muxed1' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2914$901'.
No latch inferred for signal `\top.\vns_t_array_muxed0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2897$900'.
No latch inferred for signal `\top.\vns_rhs_array_muxed5' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2880$899'.
No latch inferred for signal `\top.\vns_rhs_array_muxed4' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2863$898'.
No latch inferred for signal `\top.\vns_rhs_array_muxed3' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2846$897'.
No latch inferred for signal `\top.\vns_rhs_array_muxed2' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2829$896'.
No latch inferred for signal `\top.\vns_rhs_array_muxed1' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2812$895'.
No latch inferred for signal `\top.\vns_rhs_array_muxed0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2795$894'.
No latch inferred for signal `\top.\vns_basesoc_shared_dat_r' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2578$561'.
No latch inferred for signal `\top.\vns_basesoc_shared_ack' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2578$561'.
No latch inferred for signal `\top.\vns_basesoc_error' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2578$561'.
No latch inferred for signal `\top.\vns_basesoc_slave_sel' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2546$549'.
No latch inferred for signal `\top.\soc_uart_bridge_sink_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_wishbone_cyc' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_wishbone_stb' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_wishbone_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_byte_counter_reset' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_byte_counter_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_word_counter_reset' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_word_counter_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_cmd_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_length_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_address_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_rx_data_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_tx_data_ce' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_is_ongoing' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\vns_uartwishbonebridge_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
No latch inferred for signal `\top.\soc_uart_bridge_sink_payload_data' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2400$521'.
No latch inferred for signal `\top.\soc_port_cmd_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
No latch inferred for signal `\top.\soc_port_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
No latch inferred for signal `\top.\soc_port_wdata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
No latch inferred for signal `\top.\soc_port_rdata_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
No latch inferred for signal `\top.\soc_interface_ack' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
No latch inferred for signal `\top.\vns_litedramwishbone2native_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
No latch inferred for signal `\top.\soc_interface0_wb_sdram_ack' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_interface_cyc' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_interface_stb' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_interface_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_cache_write_from_slave' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_cache_tag_port_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_cache_tag_di_dirty' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_cache_word_clr' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_cache_word_inc' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\vns_cache_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
No latch inferred for signal `\top.\soc_interface_dat_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2270$510'.
No latch inferred for signal `\top.\soc_cache_data_port_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2257$498'.
No latch inferred for signal `\top.\soc_cache_data_port_dat_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2257$498'.
No latch inferred for signal `\top.\soc_sdram_interface_wdata' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2237$497'.
No latch inferred for signal `\top.\soc_sdram_interface_wdata_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2237$497'.
No latch inferred for signal `\top.\soc_sdram_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_choose_req_want_reads' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_choose_req_want_writes' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_choose_req_want_activates' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_choose_req_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_steerer_sel' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_en0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_en1' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\vns_multiplexer_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2125$341'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2116$334'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2107$327'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2098$320'.
No latch inferred for signal `\top.\soc_sdram_choose_req_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2092$319'.
No latch inferred for signal `\top.\soc_sdram_choose_req_cmd_payload_ras' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2086$318'.
No latch inferred for signal `\top.\soc_sdram_choose_req_cmd_payload_cas' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2080$317'.
No latch inferred for signal `\top.\soc_sdram_choose_req_valids' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2066$264'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2059$261'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_cmd_payload_ras' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2053$260'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_cmd_payload_cas' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2047$259'.
No latch inferred for signal `\top.\soc_sdram_choose_cmd_valids' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2033$206'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_req_wdata_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_req_rdata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_refresh_gnt' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_cas' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_ras' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_is_read' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_is_write' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_row_open' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_row_close' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_row_col_n_addr_sel' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\vns_bankmachine3_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1905$153'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_auto_precharge' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1883$149'.
No latch inferred for signal `\top.\soc_sdram_bankmachine3_cmd_payload_a' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1872$140'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_req_wdata_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_req_rdata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_refresh_gnt' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_cas' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_ras' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_is_read' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_is_write' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_row_open' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_row_close' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_row_col_n_addr_sel' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\vns_bankmachine2_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1749$122'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_auto_precharge' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1727$118'.
No latch inferred for signal `\top.\soc_sdram_bankmachine2_cmd_payload_a' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1716$109'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_req_wdata_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_req_rdata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_refresh_gnt' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_cas' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_ras' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_is_read' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_is_write' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_row_open' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_row_close' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_row_col_n_addr_sel' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\vns_bankmachine1_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1593$91'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_auto_precharge' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1571$87'.
No latch inferred for signal `\top.\soc_sdram_bankmachine1_cmd_payload_a' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1560$78'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_req_wdata_ready' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_req_rdata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_refresh_gnt' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_cas' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_ras' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_is_read' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_is_write' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_row_open' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_row_close' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_row_col_n_addr_sel' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\vns_bankmachine0_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1437$60'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_auto_precharge' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1415$56'.
No latch inferred for signal `\top.\soc_sdram_bankmachine0_cmd_payload_a' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1404$47'.
No latch inferred for signal `\top.\soc_sdram_cmd_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
No latch inferred for signal `\top.\soc_sdram_cmd_last' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
No latch inferred for signal `\top.\soc_sdram_sequencer_start0' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
No latch inferred for signal `\top.\vns_refresher_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_cas_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_cs_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_ras_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_we_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_rddata' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_inti_p0_rddata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_slave_p0_rddata' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_slave_p0_rddata_valid' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_address' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_bank' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_cas_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_cs_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_ras_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_we_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_cke' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_odt' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_reset_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_act_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_wrdata' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_wrdata_en' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_wrdata_mask' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\soc_sdram_master_p0_rddata_en' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
No latch inferred for signal `\top.\soc_miso_status' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
No latch inferred for signal `\top.\soc_basesoc_adr' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
No latch inferred for signal `\top.\soc_basesoc_we' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
No latch inferred for signal `\top.\soc_basesoc_bus_wishbone_ack' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
No latch inferred for signal `\top.\vns_wb2csr_next_state' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
No latch inferred for signal `\top.\soc_basesoc_timer0_zero_clear' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1153$22'.
No latch inferred for signal `\top.\soc_basesoc_uart_pending_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1143$17'.
No latch inferred for signal `\top.\soc_basesoc_uart_rx_clear' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1137$15'.
No latch inferred for signal `\top.\soc_basesoc_uart_status_w' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1132$14'.
No latch inferred for signal `\top.\soc_basesoc_uart_tx_clear' from process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1126$12'.

3.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr_1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `\top.$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `\top.$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `\top.$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_ADDR' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_DATA' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `\top.\soc_dq_in' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4558$1218'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `\top.\sdram_a' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `\top.\sdram_we_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `\top.\sdram_ras_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `\top.\sdram_cas_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `\top.\sdram_cs_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `\top.\sdram_cke' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `\top.\sdram_ba' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `\top.\sdram_dm' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_ctrl_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4573' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_ctrl_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4574' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_ctrl_bus_errors' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4575' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_uart_tx_pending' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4576' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_uart_tx_old_trigger' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4577' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_uart_rx_pending' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4578' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_uart_rx_old_trigger' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4579' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_uart_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4580' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_uart_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4581' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_load_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4582' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_load_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4583' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_reload_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4584' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_reload_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4585' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_en_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4586' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_en_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4587' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_update_value_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4588' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_update_value_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4589' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_value_status' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4590' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_zero_pending' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4591' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_zero_old_trigger' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4592' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_eventmanager_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_eventmanager_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `\top.\soc_basesoc_timer0_value' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `\top.\soc_bus_ack' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `\top.\soc_bitbang_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `\top.\soc_bitbang_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `\top.\soc_bitbang_en_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `\top.\soc_bitbang_en_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `\top.\soc_cs_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `\top.\soc_clk' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `\top.\soc_sr' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `\top.\soc_i' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `\top.\soc_miso' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `\top.\soc_counter' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `\top.\soc_dfi_p0_rddata' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `\top.\soc_dq_o' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `\top.\soc_wrdata_en' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `\top.\soc_rddata_en' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `\top.\soc_sdram_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `\top.\soc_sdram_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `\top.\soc_sdram_command_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `\top.\soc_sdram_command_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `\top.\soc_sdram_address_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `\top.\soc_sdram_address_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `\top.\soc_sdram_baddress_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `\top.\soc_sdram_baddress_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `\top.\soc_sdram_wrdata_storage' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `\top.\soc_sdram_wrdata_re' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `\top.\soc_sdram_status' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_address' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_bank' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_cas_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_cs_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_ras_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_we_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_wrdata_en' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `\top.\soc_sdram_dfi_p0_rddata_en' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `\top.\soc_sdram_cmd_payload_a' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `\top.\soc_sdram_cmd_payload_ba' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `\top.\soc_sdram_cmd_payload_cas' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `\top.\soc_sdram_cmd_payload_ras' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `\top.\soc_sdram_cmd_payload_we' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `\top.\soc_sdram_timer_count1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `\top.\soc_sdram_postponer_req_o' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `\top.\soc_sdram_postponer_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `\top.\soc_sdram_sequencer_done1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `\top.\soc_sdram_sequencer_counter' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `\top.\soc_sdram_sequencer_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_level' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_source_payload_we' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_valid_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_first_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_cmd_buffer_last_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_row' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_row_opened' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_twtpcon_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine0_twtpcon_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_level' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_source_payload_we' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_valid_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_first_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_cmd_buffer_last_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_row' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_row_opened' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_twtpcon_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine1_twtpcon_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_level' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_source_payload_we' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_valid_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_first_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_cmd_buffer_last_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_row' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_row_opened' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_twtpcon_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine2_twtpcon_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_level' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_source_payload_we' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_valid_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_first_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_cmd_buffer_last_n' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_row' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_row_opened' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_twtpcon_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `\top.\soc_sdram_bankmachine3_twtpcon_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `\top.\soc_sdram_choose_cmd_grant' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `\top.\soc_sdram_choose_req_grant' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\top.\soc_sdram_tccdcon_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\top.\soc_sdram_tccdcon_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\top.\soc_sdram_twtrcon_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\top.\soc_sdram_twtrcon_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\top.\soc_sdram_time0' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\top.\soc_sdram_time1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\top.\soc_cache' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_sink_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_uart_clk_txen' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_phase_accumulator_tx' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_tx_reg' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_tx_bitcount' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_tx_busy' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_source_valid' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_source_payload_data' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_uart_clk_rxen' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_phase_accumulator_rx' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_rx_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_rx_reg' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_rx_bitcount' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_rx_busy' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_byte_counter' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_word_counter' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_cmd' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_length' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_address' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_data' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\top.\soc_uart_bridge_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\top.\vns_wb2csr_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\top.\vns_refresher_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\top.\vns_bankmachine0_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\top.\vns_bankmachine1_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\top.\vns_bankmachine2_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\top.\vns_bankmachine3_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\top.\vns_multiplexer_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\top.\vns_rbank' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\top.\vns_wbank' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\top.\vns_new_master_wdata_ready' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\top.\vns_new_master_rdata_valid0' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\top.\vns_new_master_rdata_valid1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\top.\vns_new_master_rdata_valid2' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\top.\vns_new_master_rdata_valid3' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\top.\vns_new_master_rdata_valid4' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\top.\vns_cache_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\top.\vns_litedramwishbone2native_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\top.\vns_uartwishbonebridge_state' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_slave_sel_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_count' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_interface0_bank_bus_dat_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_interface1_bank_bus_dat_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_interface2_bank_bus_dat_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_interface3_bank_bus_dat_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\top.\vns_basesoc_interface4_bank_bus_dat_r' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\top.\vns_regs0' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\top.\vns_regs1' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\top.\soc_crg_reset_delay' using process `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3446$1029'.
  created $dff cell `$procdff$4746' with positive edge clock.

3.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1113$1714'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1112$1713'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1111$1712'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1110$1711'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1109$1710'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1108$1709'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1107$1708'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1106$1707'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1105$1706'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1104$1705'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1103$1704'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1102$1703'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1101$1702'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1100$1701'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1099$1700'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1098$1699'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1097$1698'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1096$1697'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1095$1696'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1094$1695'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1093$1694'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1092$1693'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1091$1692'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1090$1691'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1089$1690'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1088$1689'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1087$1688'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1086$1687'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1085$1686'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1084$1685'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1083$1684'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1082$1683'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1081$1682'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1080$1681'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1079$1680'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1078$1679'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1077$1678'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1076$1677'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1075$1676'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1074$1675'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1073$1674'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1072$1673'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1071$1672'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1070$1671'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1069$1670'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1068$1669'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1067$1668'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1066$1667'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1065$1666'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1064$1665'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1063$1664'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1045$1663'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:980$1662'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:963$1661'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:922$1660'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:885$1659'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:881$1658'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:878$1657'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:877$1656'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:876$1655'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:869$1654'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:865$1653'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:860$1652'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:859$1651'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:858$1650'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:857$1649'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:856$1648'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:855$1647'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:854$1646'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:853$1645'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:852$1644'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:851$1643'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:850$1642'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:849$1641'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:848$1640'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:847$1639'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:846$1638'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:845$1637'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:844$1636'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:843$1635'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:830$1634'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:829$1633'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:828$1632'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:827$1631'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:826$1630'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:825$1629'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:824$1628'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:823$1627'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:822$1626'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:821$1625'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:820$1624'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:819$1623'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:818$1622'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:817$1621'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:816$1620'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:815$1619'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:811$1618'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:810$1617'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:809$1616'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:808$1615'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:807$1614'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:806$1613'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:805$1612'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:804$1611'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:803$1610'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:802$1609'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:801$1608'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:800$1607'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:799$1606'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:798$1605'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:797$1604'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:795$1603'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:794$1602'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:793$1601'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:791$1600'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:790$1599'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:785$1598'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:784$1597'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:783$1596'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:782$1595'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:780$1594'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:779$1593'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:778$1592'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:776$1591'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:775$1590'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:774$1589'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:773$1588'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:772$1587'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:771$1586'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:770$1585'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:768$1584'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:767$1583'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:766$1582'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:765$1581'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:764$1580'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:763$1579'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:758$1578'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:755$1577'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:754$1576'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:753$1575'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:750$1574'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:749$1573'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:748$1572'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:747$1571'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:746$1570'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:743$1569'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:729$1568'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:724$1567'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:722$1566'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:720$1565'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:718$1564'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:716$1563'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:715$1562'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:713$1561'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:710$1560'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:709$1559'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:707$1558'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:706$1557'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:704$1556'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:702$1555'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:700$1554'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:699$1553'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:698$1552'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:697$1551'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:696$1550'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:694$1549'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:692$1548'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:688$1547'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:687$1546'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:686$1545'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:683$1544'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:681$1543'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:679$1542'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:678$1541'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:676$1540'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:674$1539'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:670$1538'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:669$1537'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:668$1536'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:665$1535'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:663$1534'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:662$1533'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:661$1532'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:660$1531'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:657$1530'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:655$1529'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:653$1528'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:652$1527'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:650$1526'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:649$1525'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:648$1524'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:646$1523'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:645$1522'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:644$1521'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:643$1520'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:642$1519'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:639$1518'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:638$1517'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:613$1516'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:612$1515'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:611$1514'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:610$1513'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:609$1512'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:594$1511'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:593$1510'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:590$1509'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:589$1508'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:588$1507'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:587$1506'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:586$1505'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:585$1504'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:584$1503'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:582$1502'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:581$1501'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:580$1500'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:579$1499'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:577$1498'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:576$1497'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:570$1496'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:568$1495'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:566$1494'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:565$1493'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:563$1492'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:562$1491'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:561$1490'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:559$1489'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:558$1488'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:557$1487'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:556$1486'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:555$1485'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:552$1484'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:551$1483'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:526$1482'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:525$1481'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:524$1480'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:523$1479'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:522$1478'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:507$1477'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:506$1476'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:503$1475'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:502$1474'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:501$1473'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:500$1472'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:499$1471'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:498$1470'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:497$1469'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:495$1468'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:494$1467'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:493$1466'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:492$1465'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:490$1464'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:489$1463'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:483$1462'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:481$1461'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:479$1460'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:478$1459'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:476$1458'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:475$1457'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:474$1456'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:472$1455'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:471$1454'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:470$1453'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:469$1452'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:468$1451'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:465$1450'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:464$1449'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:439$1448'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:438$1447'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:437$1446'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:436$1445'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:435$1444'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:420$1443'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:419$1442'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:416$1441'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:415$1440'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:414$1439'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:413$1438'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:412$1437'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:411$1436'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:410$1435'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:408$1434'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:407$1433'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:406$1432'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:405$1431'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:403$1430'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:402$1429'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:396$1428'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:394$1427'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:392$1426'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:391$1425'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:389$1424'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:388$1423'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:387$1422'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:385$1421'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:384$1420'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:383$1419'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:382$1418'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:381$1417'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:378$1416'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:377$1415'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:352$1414'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:351$1413'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:350$1412'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:349$1411'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:348$1410'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:333$1409'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:332$1408'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:329$1407'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:328$1406'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:327$1405'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:326$1404'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:325$1403'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:324$1402'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:323$1401'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:321$1400'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:320$1399'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:319$1398'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:318$1397'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:316$1396'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:315$1395'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:309$1394'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:308$1393'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:307$1392'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:304$1391'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:303$1390'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:302$1389'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:300$1388'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:294$1387'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:293$1386'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:292$1385'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:291$1384'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:290$1383'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:289$1382'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:288$1381'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:287$1380'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:286$1379'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:285$1378'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:282$1377'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:280$1376'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:278$1375'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:274$1374'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:273$1373'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:272$1372'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:271$1371'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:270$1370'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:269$1369'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:267$1368'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:266$1367'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:236$1366'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:235$1365'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:234$1364'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:233$1363'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:232$1362'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:231$1361'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:230$1360'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:229$1359'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:225$1358'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:224$1357'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:223$1356'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:222$1355'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:219$1354'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:218$1353'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:217$1352'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:216$1351'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:215$1350'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:214$1349'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:213$1348'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:212$1347'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:211$1346'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:210$1345'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:209$1344'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:208$1343'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:207$1342'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:206$1341'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:205$1340'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:204$1339'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:189$1338'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:188$1337'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:183$1336'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:179$1335'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:178$1334'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:177$1333'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:176$1332'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:173$1331'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:172$1330'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:171$1329'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:168$1328'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:166$1327'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:151$1326'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:150$1325'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:149$1324'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:148$1323'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:147$1322'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:146$1321'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:145$1320'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:144$1319'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:142$1318'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:141$1317'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:140$1316'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:139$1315'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:135$1314'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:128$1313'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:125$1312'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:121$1311'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:117$1310'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:110$1309'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:106$1308'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:97$1307'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:96$1306'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:95$1305'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:94$1304'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:93$1303'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:84$1302'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:83$1301'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:81$1300'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:77$1299'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:76$1298'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:75$1297'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:74$1296'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:73$1295'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:72$1294'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:71$1293'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:70$1292'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:69$1291'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:68$1290'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:67$1289'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:66$1288'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:62$1287'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:58$1286'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:57$1285'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:56$1284'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:55$1283'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:53$1282'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:52$1281'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:50$1280'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:43$1279'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:39$1278'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:34$1277'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:33$1276'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:32$1275'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4636$1261'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4620$1247'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1118$1718'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4606$1240'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1117$1717'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4592$1233'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1115$1716'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4578$1226'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1114$1715'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4564$1219'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4558$1218'.
Found and cleaned up 197 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3455$1032'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3446$1029'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3446$1029'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3427$1022'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3427$1022'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3410$1015'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3410$1015'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3393$1008'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3393$1008'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3376$1001'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3376$1001'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3359$994'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3359$994'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3342$993'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3342$993'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3325$992'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3325$992'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3317$991'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3309$990'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3301$989'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3293$988'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3285$987'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3277$986'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3269$985'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3261$984'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3253$983'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3245$982'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3237$981'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3229$980'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3221$979'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3213$978'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3205$977'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3197$976'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3189$962'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3181$961'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3173$960'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3165$946'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3157$945'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3149$944'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3141$930'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3133$929'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3125$928'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3117$914'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3109$913'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3101$912'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3084$911'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3084$911'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3067$910'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3067$910'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3050$909'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3050$909'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3033$908'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3033$908'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3016$907'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3016$907'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2999$906'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2999$906'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2982$905'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2982$905'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2965$904'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2965$904'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2948$903'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2948$903'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2931$902'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2931$902'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2914$901'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2914$901'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2897$900'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2897$900'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2880$899'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2880$899'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2863$898'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2863$898'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2846$897'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2846$897'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2829$896'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2829$896'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2812$895'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2812$895'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2795$894'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2795$894'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2578$561'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2578$561'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2546$549'.
Found and cleaned up 16 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2419$527'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2400$521'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2400$521'.
Found and cleaned up 5 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2359$517'.
Found and cleaned up 9 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2288$511'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2270$510'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2270$510'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2257$498'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2257$498'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2237$497'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2237$497'.
Found and cleaned up 9 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2138$350'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2125$341'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2125$341'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2116$334'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2116$334'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2107$327'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2107$327'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2098$320'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2098$320'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2092$319'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2092$319'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2086$318'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2086$318'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2080$317'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2080$317'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2066$264'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2059$261'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2059$261'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2053$260'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2053$260'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2047$259'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2047$259'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2033$206'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1926$163'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1905$153'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1905$153'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1883$149'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1883$149'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1872$140'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1872$140'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1770$132'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1749$122'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1749$122'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1727$118'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1727$118'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1716$109'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1716$109'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1614$101'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1593$91'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1593$91'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1571$87'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1571$87'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1560$78'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1560$78'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1458$70'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1437$60'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1437$60'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1415$56'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1415$56'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1404$47'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1404$47'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1359$43'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1300$30'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1242$29'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1190$28'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1164$25'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1153$22'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1153$22'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1143$17'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1137$15'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1137$15'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1132$14'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1126$12'.
Removing empty process `top.$proc$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1126$12'.
Cleaned up 377 empty switches.

3.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

3.5. Executing TRIBUF pass.

3.6. Executing DEMINOUT pass (demote inout ports to input or output).

3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~448 debug messages>

3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 552 unused cells and 2892 unused wires.
<suppressed ~641 debug messages>

3.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1197 debug messages>
Removed a total of 399 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$4506: \vns_wb2csr_state -> 1'0
      Replacing known input bits on port A of cell $procmux$2319: \soc_uart_bridge_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2315: \soc_uart_bridge_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2312: \soc_uart_bridge_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2322: \soc_uart_bridge_rx_busy -> 1'0
      Replacing known input bits on port B of cell $procmux$2428: \soc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$2426: \soc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$2444: \soc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$2442: \soc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$2542: \soc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$2540: \soc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$2609: \soc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$2607: \soc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$2676: \soc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$2674: \soc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$2743: \soc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$2741: \soc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$2801: \soc_sdram_sequencer_count -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2869.
Removed 1 multiplexer ports.
<suppressed ~304 debug messages>

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1847:
      Old ports: A=20'00000000000000000000, B=20'11111111111111111111, Y=$0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0]
      New connections: $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [19:1] = { $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] $0$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$9_EN[19:0]$1264 [0] }
    Consolidated identical input bits for $mux cell $procmux$1853:
      Old ports: A=0, B=255, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0]
      New connections: $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [31:1] = { 24'000000000000000000000000 $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250 [0] }
    Consolidated identical input bits for $mux cell $procmux$1859:
      Old ports: A=0, B=65280, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8]
      New connections: { $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [31:9] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [7:0] } = { 16'0000000000000000 $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN[31:0]$1253 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1865:
      Old ports: A=0, B=16711680, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16]
      New connections: { $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [31:17] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [15:0] } = { 8'00000000 $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1871:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24]
      New connections: { $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [31:25] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [23:0] } = { $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] $0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$8_EN[31:0]$1259 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1877:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0]
      New connections: $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [24:1] = { $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] $0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_EN[24:0]$1243 [0] }
    Consolidated identical input bits for $mux cell $procmux$1883:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0]
      New connections: $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [24:1] = { $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] $0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_EN[24:0]$1236 [0] }
    Consolidated identical input bits for $mux cell $procmux$1889:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0]
      New connections: $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [24:1] = { $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] $0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_EN[24:0]$1229 [0] }
    Consolidated identical input bits for $mux cell $procmux$1895:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0]
      New connections: $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [24:1] = { $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] $0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_EN[24:0]$1222 [0] }
    New ctrl vector for $pmux cell $procmux$2005: { $procmux$2009_CMP $procmux$2008_CMP $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2765$877_Y $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2768$884_Y }
    New ctrl vector for $pmux cell $procmux$2070: { $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2630$636_Y $procmux$2079_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP }
    New ctrl vector for $pmux cell $procmux$2087: { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP }
    New ctrl vector for $pmux cell $procmux$2971: $auto$opt_reduce.cc:132:opt_mux$4748
    New ctrl vector for $pmux cell $procmux$2976: $auto$opt_reduce.cc:132:opt_mux$4750
    New ctrl vector for $pmux cell $procmux$2981: { $procmux$2974_CMP $auto$opt_reduce.cc:132:opt_mux$4752 }
    New ctrl vector for $pmux cell $procmux$2986: { $procmux$2974_CMP $auto$opt_reduce.cc:132:opt_mux$4754 }
    New ctrl vector for $pmux cell $procmux$2991: { $procmux$2974_CMP $auto$opt_reduce.cc:132:opt_mux$4756 }
    New ctrl vector for $pmux cell $procmux$2996: { $procmux$2974_CMP $auto$opt_reduce.cc:132:opt_mux$4758 }
    New ctrl vector for $pmux cell $procmux$3001: { $procmux$2974_CMP $auto$opt_reduce.cc:132:opt_mux$4760 }
    New ctrl vector for $pmux cell $procmux$3156: $auto$opt_reduce.cc:132:opt_mux$4762
    New ctrl vector for $pmux cell $procmux$3190: { $procmux$3138_CMP $procmux$3128_CMP $auto$opt_reduce.cc:132:opt_mux$4764 $procmux$3114_CMP }
    New ctrl vector for $pmux cell $procmux$3239: $auto$opt_reduce.cc:132:opt_mux$4766
    New ctrl vector for $pmux cell $procmux$3245: $auto$opt_reduce.cc:132:opt_mux$4768
    New ctrl vector for $pmux cell $procmux$3254: $auto$opt_reduce.cc:132:opt_mux$4770
    New ctrl vector for $pmux cell $procmux$3260: $auto$opt_reduce.cc:132:opt_mux$4772
    New ctrl vector for $pmux cell $procmux$3290: $auto$opt_reduce.cc:132:opt_mux$4774
    New ctrl vector for $pmux cell $procmux$3305: $auto$opt_reduce.cc:132:opt_mux$4776
    New ctrl vector for $pmux cell $procmux$3346: $auto$opt_reduce.cc:132:opt_mux$4778
    New ctrl vector for $pmux cell $procmux$3360: $auto$opt_reduce.cc:132:opt_mux$4780
    New ctrl vector for $pmux cell $procmux$3378: $auto$opt_reduce.cc:132:opt_mux$4782
    New ctrl vector for $pmux cell $procmux$3434: $auto$opt_reduce.cc:132:opt_mux$4784
    New ctrl vector for $pmux cell $procmux$3450: $auto$opt_reduce.cc:132:opt_mux$4786
    New ctrl vector for $pmux cell $procmux$3466: { $procmux$3425_CMP $auto$opt_reduce.cc:132:opt_mux$4788 }
    New ctrl vector for $pmux cell $procmux$3480: $auto$opt_reduce.cc:132:opt_mux$4790
    New ctrl vector for $pmux cell $procmux$3553: { $procmux$3545_CMP $auto$opt_reduce.cc:132:opt_mux$4792 }
    New ctrl vector for $pmux cell $procmux$3576: { $procmux$3545_CMP $auto$opt_reduce.cc:132:opt_mux$4794 }
    New ctrl vector for $pmux cell $procmux$3604: $auto$opt_reduce.cc:132:opt_mux$4796
    New ctrl vector for $pmux cell $procmux$3621: { $procmux$3545_CMP $procmux$3537_CMP $auto$opt_reduce.cc:132:opt_mux$4798 }
    New ctrl vector for $pmux cell $procmux$3656: $auto$opt_reduce.cc:132:opt_mux$4800
    New ctrl vector for $pmux cell $procmux$3676: $auto$opt_reduce.cc:132:opt_mux$4802
    New ctrl vector for $pmux cell $procmux$3696: $auto$opt_reduce.cc:132:opt_mux$4804
    New ctrl vector for $pmux cell $procmux$3702: $auto$opt_reduce.cc:132:opt_mux$4806
    New ctrl vector for $pmux cell $procmux$3721: $auto$opt_reduce.cc:132:opt_mux$4808
    New ctrl vector for $pmux cell $procmux$3779: { $procmux$3766_CMP $procmux$3758_CMP $auto$opt_reduce.cc:132:opt_mux$4810 }
    New ctrl vector for $pmux cell $procmux$3814: $auto$opt_reduce.cc:132:opt_mux$4812
    New ctrl vector for $pmux cell $procmux$3834: $auto$opt_reduce.cc:132:opt_mux$4814
    New ctrl vector for $pmux cell $procmux$3854: $auto$opt_reduce.cc:132:opt_mux$4816
    New ctrl vector for $pmux cell $procmux$3860: $auto$opt_reduce.cc:132:opt_mux$4818
    New ctrl vector for $pmux cell $procmux$3879: $auto$opt_reduce.cc:132:opt_mux$4820
    New ctrl vector for $pmux cell $procmux$3891: { $procmux$3766_CMP $auto$opt_reduce.cc:132:opt_mux$4822 }
    New ctrl vector for $pmux cell $procmux$3914: { $procmux$3766_CMP $auto$opt_reduce.cc:132:opt_mux$4824 }
    New ctrl vector for $pmux cell $procmux$3942: $auto$opt_reduce.cc:132:opt_mux$4826
    New ctrl vector for $pmux cell $procmux$4003: $auto$opt_reduce.cc:132:opt_mux$4828
    New ctrl vector for $pmux cell $procmux$4023: $auto$opt_reduce.cc:132:opt_mux$4830
    New ctrl vector for $pmux cell $procmux$4043: $auto$opt_reduce.cc:132:opt_mux$4832
    New ctrl vector for $pmux cell $procmux$4063: $auto$opt_reduce.cc:132:opt_mux$4834
    New ctrl vector for $pmux cell $procmux$4069: $auto$opt_reduce.cc:132:opt_mux$4836
    New ctrl vector for $pmux cell $procmux$4080: { $procmux$3987_CMP $auto$opt_reduce.cc:132:opt_mux$4838 }
    New ctrl vector for $pmux cell $procmux$4103: { $procmux$3987_CMP $auto$opt_reduce.cc:132:opt_mux$4840 }
    New ctrl vector for $pmux cell $procmux$4131: $auto$opt_reduce.cc:132:opt_mux$4842
    New ctrl vector for $pmux cell $procmux$4148: { $procmux$3987_CMP $procmux$3979_CMP $auto$opt_reduce.cc:132:opt_mux$4844 }
    New ctrl vector for $pmux cell $procmux$4230: $auto$opt_reduce.cc:132:opt_mux$4846
    New ctrl vector for $pmux cell $procmux$4247: { $procmux$4208_CMP $procmux$4200_CMP $auto$opt_reduce.cc:132:opt_mux$4848 }
    New ctrl vector for $pmux cell $procmux$4282: $auto$opt_reduce.cc:132:opt_mux$4850
    New ctrl vector for $pmux cell $procmux$4302: $auto$opt_reduce.cc:132:opt_mux$4852
    New ctrl vector for $pmux cell $procmux$4322: $auto$opt_reduce.cc:132:opt_mux$4854
    New ctrl vector for $pmux cell $procmux$4328: $auto$opt_reduce.cc:132:opt_mux$4856
    New ctrl vector for $pmux cell $procmux$4347: $auto$opt_reduce.cc:132:opt_mux$4858
    New ctrl vector for $pmux cell $procmux$4359: { $procmux$4208_CMP $auto$opt_reduce.cc:132:opt_mux$4860 }
    New ctrl vector for $pmux cell $procmux$4382: { $procmux$4208_CMP $auto$opt_reduce.cc:132:opt_mux$4862 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4747: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4749: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4751: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4753: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4755: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4757: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4759: { $procmux$2972_CMP $procmux$2973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4761: { $procmux$3114_CMP $procmux$3117_CMP $procmux$3123_CMP $procmux$3128_CMP $procmux$3138_CMP $procmux$3141_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4763: { $procmux$3117_CMP $procmux$3123_CMP $procmux$3141_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4765: { $procmux$3117_CMP $procmux$3123_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4767: { $procmux$3114_CMP $procmux$3117_CMP $procmux$3123_CMP $procmux$3128_CMP $procmux$3138_CMP $procmux$3141_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4769: { $procmux$3117_CMP $procmux$3123_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4771: { $procmux$3114_CMP $procmux$3117_CMP $procmux$3123_CMP $procmux$3128_CMP $procmux$3138_CMP $procmux$3141_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4773: { $procmux$3281_CMP $procmux$3284_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4775: { $procmux$3281_CMP $procmux$3284_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4777: { $procmux$3317_CMP $procmux$3323_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4779: { $procmux$3317_CMP $procmux$3323_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4781: { $procmux$3318_CMP $procmux$3330_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4783: { $procmux$3417_CMP $procmux$3418_CMP $procmux$3419_CMP $procmux$3422_CMP $procmux$3425_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4785: { $procmux$3417_CMP $procmux$3418_CMP $procmux$3419_CMP $procmux$3422_CMP $procmux$3425_CMP $procmux$3432_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4787: { $procmux$3417_CMP $procmux$3418_CMP $procmux$3419_CMP $procmux$3422_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4789: { $procmux$3417_CMP $procmux$3418_CMP $procmux$3419_CMP $procmux$3422_CMP $procmux$3425_CMP $procmux$3432_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4791: { $procmux$3532_CMP $procmux$3537_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4793: { $procmux$3532_CMP $procmux$3537_CMP $procmux$3540_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4795: { $procmux$3532_CMP $procmux$3537_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4797: { $procmux$3532_CMP $procmux$3540_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4799: { $procmux$3532_CMP $procmux$3537_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4801: { $procmux$3532_CMP $procmux$3537_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4803: { $procmux$3532_CMP $procmux$3537_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4805: { $procmux$3532_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4807: { $procmux$3532_CMP $procmux$3537_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4809: { $procmux$3753_CMP $procmux$3761_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4811: { $procmux$3753_CMP $procmux$3758_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4813: { $procmux$3753_CMP $procmux$3758_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4815: { $procmux$3753_CMP $procmux$3758_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4817: { $procmux$3753_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4819: { $procmux$3753_CMP $procmux$3758_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4821: { $procmux$3753_CMP $procmux$3758_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4823: { $procmux$3753_CMP $procmux$3758_CMP $procmux$3761_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4825: { $procmux$3753_CMP $procmux$3758_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4827: { $procmux$3974_CMP $procmux$3979_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4829: { $procmux$3974_CMP $procmux$3979_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4831: { $procmux$3974_CMP $procmux$3979_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4833: { $procmux$3974_CMP $procmux$3979_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4835: { $procmux$3974_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4837: { $procmux$3974_CMP $procmux$3979_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4839: { $procmux$3974_CMP $procmux$3979_CMP $procmux$3982_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4841: { $procmux$3974_CMP $procmux$3979_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4843: { $procmux$3974_CMP $procmux$3982_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4845: { $procmux$4195_CMP $procmux$4200_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4847: { $procmux$4195_CMP $procmux$4203_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4849: { $procmux$4195_CMP $procmux$4200_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4851: { $procmux$4195_CMP $procmux$4200_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4853: { $procmux$4195_CMP $procmux$4200_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4855: { $procmux$4195_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4857: { $procmux$4195_CMP $procmux$4200_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4859: { $procmux$4195_CMP $procmux$4200_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4861: { $procmux$4195_CMP $procmux$4200_CMP $procmux$4203_CMP }
  Optimizing cells in module \top.
Performed a total of 128 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~315 debug messages>
Removed a total of 105 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$4579 ($dff) from module top.
Removing $procdff$4631 ($dff) from module top.
Promoting init spec \soc_basesoc_ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \soc_basesoc_uart_re = 1'0 to constant driver in module top.
Promoting init spec \soc_basesoc_timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \soc_basesoc_timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \soc_basesoc_timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \soc_basesoc_timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \soc_bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \soc_bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_slave_p0_rddata_valid = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_master_p0_odt = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_master_p0_reset_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_re = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_command_re = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_address_re = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_baddress_re = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_wrdata_re = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine0_cmd_buffer_first_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine0_cmd_buffer_last_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine1_cmd_buffer_first_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine1_cmd_buffer_last_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine2_cmd_buffer_first_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine2_cmd_buffer_last_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine3_cmd_buffer_first_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_bankmachine3_cmd_buffer_last_n = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_choose_cmd_cmd_payload_cas = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_choose_cmd_cmd_payload_ras = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_choose_cmd_cmd_payload_we = 1'0 to constant driver in module top.
Promoting init spec \soc_sdram_choose_cmd_valids = 4'0000 to constant driver in module top.
Promoting init spec \soc_sdram_choose_cmd_grant = 2'00 to constant driver in module top.
Promoting init spec \soc_port_wdata_valid = 1'0 to constant driver in module top.
Promoting init spec \soc_port_rdata_ready = 1'0 to constant driver in module top.
Promoting init spec \vns_rbank = 2'00 to constant driver in module top.
Promoting init spec \vns_wbank = 2'00 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed0 = 1'0 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed1 = 13'0000000000000 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed2 = 2'00 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed3 = 1'0 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed4 = 1'0 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed5 = 1'0 to constant driver in module top.
Promoting init spec \vns_t_array_muxed0 = 1'0 to constant driver in module top.
Promoting init spec \vns_t_array_muxed1 = 1'0 to constant driver in module top.
Promoting init spec \vns_t_array_muxed2 = 1'0 to constant driver in module top.
Promoting init spec \vns_rhs_array_muxed11 = 1'0 to constant driver in module top.
Promoted 43 init specs to constant drivers.
Replaced 2 DFF cells.

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 508 unused wires.
<suppressed ~14 debug messages>

3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

3.10.9. Rerunning OPT passes. (Maybe there is more to do..)

3.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3156.
    dead port 2/2 on $mux $procmux$3156.
Removed 2 multiplexer ports.
<suppressed ~311 debug messages>

3.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $procmux$3001: $auto$opt_reduce.cc:132:opt_mux$4748
    New ctrl vector for $pmux cell $procmux$3166: { $auto$opt_reduce.cc:132:opt_mux$4864 $procmux$3114_CMP }
    New ctrl vector for $pmux cell $procmux$3190: { $auto$opt_reduce.cc:132:opt_mux$4866 $auto$opt_reduce.cc:132:opt_mux$4764 $procmux$3114_CMP }
    New ctrl vector for $pmux cell $procmux$3371: $auto$opt_reduce.cc:132:opt_mux$4868
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4863: { $procmux$3128_CMP $procmux$3138_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4865: { $procmux$3128_CMP $procmux$3138_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4867: { $procmux$3317_CMP $procmux$3323_CMP }
  Optimizing cells in module \top.
Performed a total of 7 changes.

3.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.10.13. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \soc_uart_bridge_is_ongoing = 1'0 to constant driver in module top.
Promoted 1 init specs to constant drivers.

3.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

3.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.16. Rerunning OPT passes. (Maybe there is more to do..)

3.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~311 debug messages>

3.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.23. Rerunning OPT passes. (Maybe there is more to do..)

3.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~311 debug messages>

3.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.30. Finished OPT passes. (There is nothing left to do.)

3.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port Y of cell top.$not$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1124$11 ($not).
Removed top 7 bits (of 8) from port A of cell top.$not$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1124$11 ($not).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1409$49 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1409$49 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1409$49 ($or).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1565$80 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1565$80 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1565$80 ($or).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1721$111 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1721$111 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1721$111 ($or).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1877$142 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1877$142 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1877$142 ($or).
Removed top 2 bits (of 32) from port Y of cell top.$add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2397$520 ($add).
Removed top 2 bits (of 32) from port A of cell top.$add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2397$520 ($add).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2583$564 ($and).
Removed top 6 bits (of 32) from port B of cell top.$add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4074$1206 ($add).
Removed top 6 bits (of 32) from port B of cell top.$add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4106$1213 ($add).
Removed cell top.$procmux$1849 ($mux).
Removed cell top.$procmux$1851 ($mux).
Removed cell top.$procmux$1855 ($mux).
Removed cell top.$procmux$1857 ($mux).
Removed cell top.$procmux$1861 ($mux).
Removed cell top.$procmux$1863 ($mux).
Removed cell top.$procmux$1867 ($mux).
Removed cell top.$procmux$1869 ($mux).
Removed cell top.$procmux$1873 ($mux).
Removed cell top.$procmux$1875 ($mux).
Removed cell top.$procmux$1879 ($mux).
Removed cell top.$procmux$1881 ($mux).
Removed cell top.$procmux$1885 ($mux).
Removed cell top.$procmux$1887 ($mux).
Removed cell top.$procmux$1891 ($mux).
Removed cell top.$procmux$1893 ($mux).
Removed cell top.$procmux$1897 ($mux).
Removed cell top.$procmux$1899 ($mux).
Removed top 6 bits (of 8) from mux cell top.$procmux$2005 ($pmux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2008_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2009_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell top.$procmux$2012 ($mux).
Removed top 6 bits (of 8) from mux cell top.$procmux$2014 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2028_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2029_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2030_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2031_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2032_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2033_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2034_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2035_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2036_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2037_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2038_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2039_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2040_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2041_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$procmux$2042_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2052 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2054_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2056 ($mux).
Removed top 4 bits (of 8) from mux cell top.$procmux$2058 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2073_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2074_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2075_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2076_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2077_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2078_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$procmux$2079_CMP0 ($eq).
Removed top 2 bits (of 13) from mux cell top.$procmux$2212 ($mux).
Removed top 2 bits (of 13) from mux cell top.$procmux$2214 ($mux).
Removed top 2 bits (of 13) from mux cell top.$procmux$2216 ($mux).
Removed top 2 bits (of 13) from mux cell top.$procmux$2218 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2478_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2973_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell top.$procmux$3119 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3128_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3138_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3141_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3269_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3270_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$3284_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3318_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3323_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell top.$procmux$3325 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$3328 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3330_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3422_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3425_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3432_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3537_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3540_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3545_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3758_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3761_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3766_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3979_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$3982_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$3987_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$4200_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$4203_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$4208_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$4408_CMP0 ($eq).
Removed top 19 bits (of 20) from FF cell top.$procdff$4533 ($dff).
Removed top 24 bits (of 32) from FF cell top.$procdff$4536 ($dff).
Removed top 24 bits (of 32) from FF cell top.$procdff$4537 ($dff).
Removed top 16 bits (of 32) from FF cell top.$procdff$4539 ($dff).
Removed top 16 bits (of 32) from FF cell top.$procdff$4540 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$4542 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$4543 ($dff).
Removed top 7 bits (of 32) from FF cell top.$procdff$4546 ($dff).
Removed top 2 bits (of 25) from FF cell top.$procdff$4549 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$4550 ($dff).
Removed top 2 bits (of 25) from FF cell top.$procdff$4553 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$4554 ($dff).
Removed top 2 bits (of 25) from FF cell top.$procdff$4557 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$4558 ($dff).
Removed top 2 bits (of 25) from FF cell top.$procdff$4561 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$4562 ($dff).
Removed top 2 bits (of 13) from FF cell top.$procdff$4630 ($dff).
Removed top 4 bits (of 8) from FF cell top.$procdff$4741 ($dff).
Removed top 6 bits (of 8) from FF cell top.$procdff$4743 ($dff).
Removed top 7 bits (of 8) from port Y of cell top.$and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1124$10 ($and).
Removed top 7 bits (of 8) from port B of cell top.$and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1124$10 ($and).
Removed top 4 bits (of 8) from port B of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2794$891 ($or).
Removed top 6 bits (of 8) from port B of cell top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2794$893 ($or).
Removed top 7 bits (of 8) from FF cell top.$procdff$4537 ($dff).
Removed top 7 bits (of 16) from FF cell top.$procdff$4540 ($dff).
Removed top 7 bits (of 24) from FF cell top.$procdff$4543 ($dff).
Removed top 24 bits (of 32) from wire top.$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_DATA[31:0]$1249.
Removed top 24 bits (of 32) from wire top.$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_EN[31:0]$1250.
Removed top 16 bits (of 32) from wire top.$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_DATA[31:0]$1252.
Removed top 8 bits (of 32) from wire top.$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_DATA[31:0]$1255.
Removed top 8 bits (of 32) from wire top.$0$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN[31:0]$1256.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_DATA[24:0]$1221.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_DATA[24:0]$1228.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_DATA[24:0]$1235.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_DATA[24:0]$1242.
Removed top 2 bits (of 13) from wire top.$0\soc_sdram_cmd_payload_a[12:0].
Removed top 4 bits (of 8) from wire top.$0\vns_basesoc_interface2_bank_bus_dat_r[7:0].
Removed top 6 bits (of 8) from wire top.$0\vns_basesoc_interface4_bank_bus_dat_r[7:0].
Removed top 7 bits (of 8) from wire top.$and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1124$10_Y.
Removed top 24 bits (of 32) from wire top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$5_DATA.
Removed top 16 bits (of 32) from wire top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_DATA.
Removed top 16 bits (of 32) from wire top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$6_EN.
Removed top 8 bits (of 32) from wire top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_DATA.
Removed top 8 bits (of 32) from wire top.$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$7_EN.
Removed top 2 bits (of 25) from wire top.$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$2_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$3_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$4_DATA.
Removed top 2 bits (of 13) from wire top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1721$111_Y.
Removed top 2 bits (of 13) from wire top.$or$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1877$142_Y.
Removed top 6 bits (of 8) from wire top.$procmux$2005_Y.
Removed top 6 bits (of 8) from wire top.$procmux$2012_Y.
Removed top 4 bits (of 8) from wire top.$procmux$2052_Y.
Removed top 4 bits (of 8) from wire top.$procmux$2056_Y.
Removed top 2 bits (of 13) from wire top.$procmux$2212_Y.
Removed top 2 bits (of 13) from wire top.$procmux$2214_Y.
Removed top 2 bits (of 13) from wire top.$procmux$2216_Y.
Removed top 1 bits (of 3) from wire top.$procmux$3119_Y.
Removed top 2 bits (of 3) from wire top.$procmux$3325_Y.
Removed top 1 bits (of 3) from wire top.$procmux$3328_Y.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din.
Removed top 2 bits (of 25) from wire top.soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w.

3.12. Executing PEEPOPT pass (run peephole optimizers).

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

3.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4616$1246 ($memrd):
    Found 3 activation_patterns using ctrl signal { $procmux$3545_CMP $procmux$3540_CMP $procmux$3537_CMP $procmux$3532_CMP $procmux$2478_CMP $auto$opt_reduce.cc:132:opt_mux$4748 $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2121$339_Y $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2103$325_Y $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1885$150_Y \soc_sdram_bankmachine3_row_col_n_addr_sel \soc_sdram_bankmachine3_row_hit \soc_sdram_bankmachine3_row_opened \soc_sdram_bankmachine3_cmd_buffer_valid_n \soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re \soc_sdram_cmd_valid \sys_rst }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4602$1239 ($memrd):
    Found 3 activation_patterns using ctrl signal { $procmux$3766_CMP $procmux$3761_CMP $procmux$3758_CMP $procmux$3753_CMP $auto$opt_reduce.cc:132:opt_mux$4748 $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2121$339_Y $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1729$119_Y \soc_sdram_bankmachine2_row_col_n_addr_sel \soc_sdram_bankmachine2_row_hit \soc_sdram_bankmachine2_row_opened \soc_sdram_bankmachine2_cmd_buffer_valid_n \soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re \soc_sdram_cmd_valid \sys_rst }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4588$1232 ($memrd):
    Found 3 activation_patterns using ctrl signal { $procmux$3987_CMP $procmux$3982_CMP $procmux$3979_CMP $procmux$3974_CMP $procmux$2478_CMP $auto$opt_reduce.cc:132:opt_mux$4748 $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1573$88_Y \soc_sdram_bankmachine1_row_col_n_addr_sel \soc_sdram_bankmachine1_row_hit \soc_sdram_bankmachine1_row_opened \soc_sdram_bankmachine1_cmd_buffer_valid_n \soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re \soc_sdram_cmd_valid \sys_rst }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4574$1225 ($memrd):
    Found 3 activation_patterns using ctrl signal { $procmux$4208_CMP $procmux$4203_CMP $procmux$4200_CMP $procmux$4195_CMP $auto$opt_reduce.cc:132:opt_mux$4748 $eq$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2103$325_Y $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:1417$57_Y \soc_sdram_bankmachine0_row_col_n_addr_sel \soc_sdram_bankmachine0_row_hit \soc_sdram_bankmachine0_row_opened \soc_sdram_bankmachine0_cmd_buffer_valid_n \soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re \soc_sdram_cmd_valid \sys_rst }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4632$1260 ($memrd):
    Found 2 activation_patterns using ctrl signal { \vns_basesoc_done \vns_new_master_wdata_ready \soc_uart_bridge_tx_data_ce \soc_uart_bridge_rx_data_ce \soc_sdram_storage [0] \sys_rst }.
    No candidates found.

3.15. Executing TECHMAP pass (map to technology primitives).

3.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.15.2. Continuing TECHMAP pass.
No more expansions possible.

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2397$520 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3458$1034 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3504$1045 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3528$1058 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3608$1075 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3625$1079 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3628$1080 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3632$1085 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3675$1095 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3678$1096 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3682$1101 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3725$1111 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3728$1112 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3732$1117 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3775$1127 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3778$1128 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3782$1133 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4015$1195 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4024$1196 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4031$1197 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4058$1203 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4074$1206 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4087$1210 ($add).
  creating $macc model for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4106$1213 ($add).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2475$532 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3448$1031 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3479$1040 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3555$1064 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3561$1065 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3572$1068 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3636$1086 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3659$1090 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3686$1102 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3709$1106 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3736$1118 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3759$1122 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3786$1134 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3809$1138 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3820$1142 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3827$1145 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3959$1150 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3974$1153 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4116$1215 ($sub).
  creating $macc model for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4124$1217 ($sub).
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4124$1217.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4116$1215.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3974$1153.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3959$1150.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3827$1145.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3820$1142.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3809$1138.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3786$1134.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3759$1122.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3736$1118.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3709$1106.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3686$1102.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3659$1090.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3636$1086.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3572$1068.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3561$1065.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3555$1064.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3479$1040.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3448$1031.
  creating $alu model for $macc $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2475$532.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4106$1213.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4087$1210.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4074$1206.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4058$1203.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4031$1197.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4024$1196.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4015$1195.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3782$1133.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3778$1128.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3775$1127.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3732$1117.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3728$1112.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3725$1111.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3682$1101.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3678$1096.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3675$1095.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3632$1085.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3628$1080.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3625$1079.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3608$1075.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3528$1058.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3504$1045.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3458$1034.
  creating $alu model for $macc $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2397$520.
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2397$520: $auto$alumacc.cc:485:replace_alu$4911
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3458$1034: $auto$alumacc.cc:485:replace_alu$4914
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3504$1045: $auto$alumacc.cc:485:replace_alu$4917
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3528$1058: $auto$alumacc.cc:485:replace_alu$4920
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3608$1075: $auto$alumacc.cc:485:replace_alu$4923
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3625$1079: $auto$alumacc.cc:485:replace_alu$4926
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3628$1080: $auto$alumacc.cc:485:replace_alu$4929
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3632$1085: $auto$alumacc.cc:485:replace_alu$4932
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3675$1095: $auto$alumacc.cc:485:replace_alu$4935
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3678$1096: $auto$alumacc.cc:485:replace_alu$4938
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3682$1101: $auto$alumacc.cc:485:replace_alu$4941
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3725$1111: $auto$alumacc.cc:485:replace_alu$4944
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3728$1112: $auto$alumacc.cc:485:replace_alu$4947
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3732$1117: $auto$alumacc.cc:485:replace_alu$4950
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3775$1127: $auto$alumacc.cc:485:replace_alu$4953
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3778$1128: $auto$alumacc.cc:485:replace_alu$4956
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3782$1133: $auto$alumacc.cc:485:replace_alu$4959
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4015$1195: $auto$alumacc.cc:485:replace_alu$4962
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4024$1196: $auto$alumacc.cc:485:replace_alu$4965
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4031$1197: $auto$alumacc.cc:485:replace_alu$4968
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4058$1203: $auto$alumacc.cc:485:replace_alu$4971
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4074$1206: $auto$alumacc.cc:485:replace_alu$4974
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4087$1210: $auto$alumacc.cc:485:replace_alu$4977
  creating $alu cell for $add$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4106$1213: $auto$alumacc.cc:485:replace_alu$4980
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2475$532: $auto$alumacc.cc:485:replace_alu$4983
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3448$1031: $auto$alumacc.cc:485:replace_alu$4986
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3479$1040: $auto$alumacc.cc:485:replace_alu$4989
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3555$1064: $auto$alumacc.cc:485:replace_alu$4992
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3561$1065: $auto$alumacc.cc:485:replace_alu$4995
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3572$1068: $auto$alumacc.cc:485:replace_alu$4998
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3636$1086: $auto$alumacc.cc:485:replace_alu$5001
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3659$1090: $auto$alumacc.cc:485:replace_alu$5004
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3686$1102: $auto$alumacc.cc:485:replace_alu$5007
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3709$1106: $auto$alumacc.cc:485:replace_alu$5010
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3736$1118: $auto$alumacc.cc:485:replace_alu$5013
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3759$1122: $auto$alumacc.cc:485:replace_alu$5016
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3786$1134: $auto$alumacc.cc:485:replace_alu$5019
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3809$1138: $auto$alumacc.cc:485:replace_alu$5022
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3820$1142: $auto$alumacc.cc:485:replace_alu$5025
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3827$1145: $auto$alumacc.cc:485:replace_alu$5028
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3959$1150: $auto$alumacc.cc:485:replace_alu$5031
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:3974$1153: $auto$alumacc.cc:485:replace_alu$5034
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4116$1215: $auto$alumacc.cc:485:replace_alu$5037
  creating $alu cell for $sub$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4124$1217: $auto$alumacc.cc:485:replace_alu$5040
  created 44 $alu and 0 $macc cells.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.19.9. Finished OPT passes. (There is nothing left to do.)

3.20. Executing FSM pass (extract and optimize FSM).

3.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.soc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking top.soc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.vns_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_cache_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_litedramwishbone2native_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_refresher_state as FSM state register:
    Register has an initialization value.
Not marking top.vns_uartwishbonebridge_state as FSM state register:
    Register has an initialization value.

3.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.21.5. Finished fast OPT passes.

3.22. Executing MEMORY pass.

3.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$1270' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$1271' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$1272' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$1273' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1266' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$1267' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$1268' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$1269' in module `\top': merged $dff to cell.
Checking cell `$memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$1274' in module `\top': merged $dff to cell.
Checking cell `$memrd$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4632$1260' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4574$1225' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4588$1232' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4602$1239' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4616$1246' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4642$1265' in module `\top': merged address $dff to cell.

3.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 20 unused cells and 21 unused wires.
<suppressed ~23 debug messages>

3.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.data_mem by address:
  New clock domain: posedge \clk12
    Port 0 ($memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4622$1270) has addr \soc_basesoc_bus_wishbone_adr [10:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4624$1271) has addr \soc_basesoc_bus_wishbone_adr [10:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4626$1272) has addr \soc_basesoc_bus_wishbone_adr [10:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$1273) has addr \soc_basesoc_bus_wishbone_adr [10:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

3.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem' in module `\top':
  $memwr$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4628$1273 ($memwr)
  $memrd$\data_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4632$1260 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4566$1266 ($memwr)
  $memrd$\storage$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4574$1225 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4580$1267 ($memwr)
  $memrd$\storage_1$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4588$1232 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_2' in module `\top':
  $memwr$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4594$1268 ($memwr)
  $memrd$\storage_2$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4602$1239 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_3' in module `\top':
  $memwr$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4608$1269 ($memwr)
  $memrd$\storage_3$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4616$1246 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\tag_mem' in module `\top':
  $memwr$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4638$1274 ($memwr)
  $memrd$\tag_mem$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:4642$1265 ($memrd)

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
    Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem.3.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_mem.4.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_mem.5.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_mem.6.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_mem.7.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: data_mem.8.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: data_mem.9.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: data_mem.10.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: data_mem.11.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: data_mem.12.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: data_mem.13.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: data_mem.14.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: data_mem.15.0.0
        Adding extra logic for transparent port A1.1.
Processing top.storage:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=7 bwaste=4024 waste=4024 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=7 bwaste=4088 waste=4088 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=3 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=1 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage_1:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=7 bwaste=4024 waste=4024 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=7 bwaste=4088 waste=4088 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=3 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=1 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage_2:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=7 bwaste=4024 waste=4024 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=7 bwaste=4088 waste=4088 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=3 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=1 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage_3:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=7 bwaste=4024 waste=4024 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=7 bwaste=4088 waste=4088 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=3 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=1 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.tag_mem:
  Properties: ports=2 bits=40960 rports=1 wports=1 dbits=20 abits=11 words=2048
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=12 bwaste=3072 waste=3072 efficiency=62
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=62
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=83
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=10, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=10, acells=2
    Efficiency for rule 2.1: efficiency=83, cells=12, acells=4
    Efficiency for rule 1.1: efficiency=62, cells=16, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: tag_mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: tag_mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: tag_mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: tag_mem.3.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: tag_mem.4.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: tag_mem.5.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: tag_mem.6.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: tag_mem.7.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: tag_mem.8.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: tag_mem.9.0.0
        Adding extra logic for transparent port A1.1.

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

3.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~118 debug messages>

3.26. Executing ICE40_BRAMINIT pass.

3.27. Executing OPT pass (performing simple optimizations).

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~284 debug messages>

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~201 debug messages>
Removed a total of 67 cells.

3.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 861 unused wires.
<suppressed ~1 debug messages>

3.27.5. Finished fast OPT passes.

3.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \storage in module \top:
  created 8 $dff cells and 0 static cells of width 25.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory cell \storage_1 in module \top:
  created 8 $dff cells and 0 static cells of width 25.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory cell \storage_2 in module \top:
  created 8 $dff cells and 0 static cells of width 25.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory cell \storage_3 in module \top:
  created 8 $dff cells and 0 static cells of width 25.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~30 debug messages>

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

3.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4861: { \soc_sdram_bankmachine0_row_col_n_addr_sel $procmux$4195_CMP $procmux$4203_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4859: { \soc_sdram_bankmachine0_row_col_n_addr_sel $procmux$4195_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4857: { \soc_sdram_bankmachine0_row_col_n_addr_sel $procmux$4195_CMP $procmux$4203_CMP $procmux$4208_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4841: { \soc_sdram_bankmachine1_row_col_n_addr_sel $procmux$3974_CMP $procmux$3982_CMP $procmux$3987_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4839: { \soc_sdram_bankmachine1_row_col_n_addr_sel $procmux$3974_CMP $procmux$3982_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4837: { \soc_sdram_bankmachine1_row_col_n_addr_sel $procmux$3974_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4825: { \soc_sdram_bankmachine2_row_col_n_addr_sel $procmux$3753_CMP $procmux$3761_CMP $procmux$3766_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4823: { \soc_sdram_bankmachine2_row_col_n_addr_sel $procmux$3753_CMP $procmux$3761_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4821: { \soc_sdram_bankmachine2_row_col_n_addr_sel $procmux$3753_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4807: { \soc_sdram_bankmachine3_row_col_n_addr_sel $procmux$3532_CMP $procmux$3540_CMP $procmux$3545_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4793: { \soc_sdram_bankmachine3_row_col_n_addr_sel $procmux$3532_CMP $procmux$3540_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4791: { \soc_sdram_bankmachine3_row_col_n_addr_sel $procmux$3532_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4789: { \soc_sdram_cmd_ready \soc_sdram_choose_req_want_writes $procmux$3417_CMP $procmux$3418_CMP $procmux$3419_CMP $procmux$3422_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4783: { \soc_sdram_cmd_ready $procmux$3417_CMP $procmux$3418_CMP $procmux$3419_CMP $procmux$3422_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4779: { \soc_interface_we $procmux$3317_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4771: { \soc_basesoc_bus_wishbone_we \soc_uart_bridge_sink_valid $procmux$3117_CMP $procmux$3128_CMP $procmux$3138_CMP $procmux$3141_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4769: { \soc_basesoc_bus_wishbone_we $procmux$3117_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4763: { \soc_basesoc_bus_wishbone_we $procmux$3117_CMP $procmux$3141_CMP }
    Consolidated identical input bits for $mux cell $procmux$2212:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$auto$wreduce.cc:460:run$4897 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$4897 [10]
      New connections: $auto$wreduce.cc:460:run$4897 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$3107:
      Old ports: A=3'101, B=3'000, Y=$procmux$3107_Y
      New ports: A=1'1, B=1'0, Y=$procmux$3107_Y [0]
      New connections: $procmux$3107_Y [2:1] = { $procmux$3107_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$3119:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:460:run$4900 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$4900 [0]
      New connections: $auto$wreduce.cc:460:run$4900 [1] = $auto$wreduce.cc:460:run$4900 [0]
    Consolidated identical input bits for $mux cell $procmux$3312:
      Old ports: A=3'100, B=3'001, Y=$procmux$3312_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$3312_Y [2] $procmux$3312_Y [0] }
      New connections: $procmux$3312_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$3398:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$3398_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3398_Y [0]
      New connections: $procmux$3398_Y [3:1] = { $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3404:
      Old ports: A=2'00, B=2'11, Y=\soc_sdram_interface_wdata_we
      New ports: A=1'0, B=1'1, Y=\soc_sdram_interface_wdata_we [0]
      New connections: \soc_sdram_interface_wdata_we [1] = \soc_sdram_interface_wdata_we [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2214:
      Old ports: A=$auto$wreduce.cc:460:run$4897 [10:0], B=11'00000000000, Y=$auto$wreduce.cc:460:run$4898 [10:0]
      New ports: A=$auto$wreduce.cc:460:run$4897 [10], B=1'0, Y=$auto$wreduce.cc:460:run$4898 [10]
      New connections: $auto$wreduce.cc:460:run$4898 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$3401:
      Old ports: A=$procmux$3398_Y, B={ \soc_cache \soc_cache $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2262$504_Y [1] $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2262$504_Y [1] }, Y=\soc_cache_data_port_we
      New ports: A={ $procmux$3398_Y [0] $procmux$3398_Y [0] }, B={ \soc_cache $and$/home/niklas/hack/litex/notbuildenv/build/gateware/top.v:2262$504_Y [1] }, Y={ \soc_cache_data_port_we [2] \soc_cache_data_port_we [0] }
      New connections: { \soc_cache_data_port_we [3] \soc_cache_data_port_we [1] } = { \soc_cache_data_port_we [2] \soc_cache_data_port_we [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2216:
      Old ports: A=$auto$wreduce.cc:460:run$4898 [10:0], B=11'00000000000, Y=$auto$wreduce.cc:460:run$4899 [10:0]
      New ports: A=$auto$wreduce.cc:460:run$4898 [10], B=1'0, Y=$auto$wreduce.cc:460:run$4899 [10]
      New connections: $auto$wreduce.cc:460:run$4899 [9:0] = 10'0000000000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2218:
      Old ports: A=$auto$wreduce.cc:460:run$4899 [10:0], B=11'00000000000, Y=$0\soc_sdram_cmd_payload_a[12:0]
      New ports: A=$auto$wreduce.cc:460:run$4899 [10], B=1'0, Y=$0\soc_sdram_cmd_payload_a[12:0] [10]
      New connections: $0\soc_sdram_cmd_payload_a[12:0] [9:0] = 10'0000000000
  Optimizing cells in module \top.
Performed a total of 28 changes.

3.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

3.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

3.29.9. Rerunning OPT passes. (Maybe there is more to do..)

3.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~314 debug messages>

3.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$4442:
      Old ports: A=2'00, B=\soc_sdram_slave_p0_wrdata_mask, Y=\soc_dfi_p0_wrdata_mask
      New ports: A=1'0, B=$auto$opt_expr.cc:190:group_cell_inputs$5916, Y=\soc_dfi_p0_wrdata_mask [0]
      New connections: \soc_dfi_p0_wrdata_mask [1] = \soc_dfi_p0_wrdata_mask [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1975:
      Old ports: A=2'00, B=\soc_dfi_p0_wrdata_mask, Y=$procmux$1975_Y
      New ports: A=1'0, B=\soc_dfi_p0_wrdata_mask [0], Y=$procmux$1975_Y [0]
      New connections: $procmux$1975_Y [1] = $procmux$1975_Y [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1977:
      Old ports: A=$procmux$1975_Y, B=2'00, Y=$0\sdram_dm[1:0]
      New ports: A=$procmux$1975_Y [0], B=1'0, Y=$0\sdram_dm[1:0] [0]
      New connections: $0\sdram_dm[1:0] [1] = $0\sdram_dm[1:0] [0]
  Optimizing cells in module \top.
Performed a total of 3 changes.

3.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.29.16. Rerunning OPT passes. (Maybe there is more to do..)

3.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~314 debug messages>

3.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.29.23. Finished OPT passes. (There is nothing left to do.)

3.30. Executing ICE40_WRAPCARRY pass (wrap carries).

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

3.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=21\B_WIDTH=1\Y_WIDTH=21 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=25\B_WIDTH=31\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~2974 debug messages>

3.32. Executing ICE40_OPT pass (performing simple optimizations).

3.32.1. Running ICE40 specific optimizations.

3.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1644 debug messages>

3.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1101 debug messages>
Removed a total of 367 cells.

3.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$14671 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

3.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 551 unused cells and 2084 unused wires.
<suppressed ~581 debug messages>

3.32.6. Rerunning OPT passes. (Removed registers in this run.)

3.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4914.slice[0].carry: CO=\soc_basesoc_ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4920.slice[0].carry: CO=\soc_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4926.slice[0].carry: CO=\soc_sdram_bankmachine0_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4929.slice[0].carry: CO=\soc_sdram_bankmachine0_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4932.slice[0].carry: CO=\soc_sdram_bankmachine0_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4935.slice[0].carry: CO=\soc_sdram_bankmachine1_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4938.slice[0].carry: CO=\soc_sdram_bankmachine1_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4941.slice[0].carry: CO=\soc_sdram_bankmachine1_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4944.slice[0].carry: CO=\soc_sdram_bankmachine2_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4947.slice[0].carry: CO=\soc_sdram_bankmachine2_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4950.slice[0].carry: CO=\soc_sdram_bankmachine2_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4953.slice[0].carry: CO=\soc_sdram_bankmachine3_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4956.slice[0].carry: CO=\soc_sdram_bankmachine3_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4959.slice[0].carry: CO=\soc_sdram_bankmachine3_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4965.slice[0].carry: CO=\soc_uart_bridge_byte_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4968.slice[0].carry: CO=\soc_uart_bridge_word_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4971.slice[0].carry: CO=\soc_uart_bridge_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4974.slice[0].carry: CO=\soc_uart_bridge_phase_accumulator_tx [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4974.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4977.slice[0].carry: CO=\soc_uart_bridge_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4980.slice[0].carry: CO=\soc_uart_bridge_phase_accumulator_rx [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4980.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4983.slice[0].carry: CO=\soc_uart_bridge_length [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4986.slice[0].carry: CO=\soc_crg_reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4989.slice[0].carry: CO=\soc_basesoc_timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4992.slice[0].carry: CO=\soc_sdram_timer_count1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5001.slice[0].carry: CO=\soc_sdram_bankmachine0_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5007.slice[0].carry: CO=\soc_sdram_bankmachine1_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5013.slice[0].carry: CO=\soc_sdram_bankmachine2_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5019.slice[0].carry: CO=\soc_sdram_bankmachine3_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5025.slice[0].carry: CO=\soc_sdram_time0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5028.slice[0].carry: CO=\soc_sdram_time1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5034.slice[0].carry: CO=\soc_sdram_twtrcon_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5037.slice[0].carry: CO=\soc_uart_bridge_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5040.slice[0].carry: CO=\vns_basesoc_count [0]

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~92 debug messages>

3.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.32.12. Rerunning OPT passes. (Removed registers in this run.)

3.32.13. Running ICE40 specific optimizations.

3.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.32.18. Finished OPT passes. (There is nothing left to do.)

3.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

3.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10035 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [0] -> \storage_2[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10036 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [1] -> \storage_2[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10037 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [2] -> \storage_2[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10038 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [3] -> \storage_2[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10039 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [4] -> \storage_2[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10040 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [5] -> \storage_2[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10041 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [6] -> \storage_2[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10042 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [7] -> \storage_2[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10043 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [8] -> \storage_2[7] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10044 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [9] -> \storage_2[7] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10045 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [10] -> \storage_2[7] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10046 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [11] -> \storage_2[7] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10047 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [12] -> \storage_2[7] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10048 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [13] -> \storage_2[7] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10049 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [14] -> \storage_2[7] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10050 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [15] -> \storage_2[7] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10051 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [16] -> \storage_2[7] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10052 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [17] -> \storage_2[7] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10053 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [18] -> \storage_2[7] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10054 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [19] -> \storage_2[7] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10055 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [20] -> \storage_2[7] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10056 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [21] -> \storage_2[7] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10057 to $_DFFE_PP_ for $memory\storage_2$wrmux[7][0][0]$y$5810 [22] -> \storage_2[7] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11250 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [0] -> \storage_2[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11251 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [1] -> \storage_2[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11252 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [2] -> \storage_2[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11253 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [3] -> \storage_2[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11254 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [4] -> \storage_2[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11255 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [5] -> \storage_2[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11256 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [6] -> \storage_2[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11257 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [7] -> \storage_2[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11258 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [8] -> \storage_2[6] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11259 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [9] -> \storage_2[6] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11260 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [10] -> \storage_2[6] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11261 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [11] -> \storage_2[6] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11262 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [12] -> \storage_2[6] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11263 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [13] -> \storage_2[6] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11264 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [14] -> \storage_2[6] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11265 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [15] -> \storage_2[6] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11266 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [16] -> \storage_2[6] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11267 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [17] -> \storage_2[6] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11268 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [18] -> \storage_2[6] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11269 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [19] -> \storage_2[6] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11270 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [20] -> \storage_2[6] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11271 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [21] -> \storage_2[6] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11272 to $_DFFE_PP_ for $memory\storage_2$wrmux[6][0][0]$y$5804 [22] -> \storage_2[6] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11663 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [0] -> \storage_2[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11664 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [1] -> \storage_2[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11665 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [2] -> \storage_2[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11666 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [3] -> \storage_2[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11667 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [4] -> \storage_2[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11668 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [5] -> \storage_2[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11669 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [6] -> \storage_2[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11670 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [7] -> \storage_2[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11671 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [8] -> \storage_2[2] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11672 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [9] -> \storage_2[2] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11673 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [10] -> \storage_2[2] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11674 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [11] -> \storage_2[2] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11675 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [12] -> \storage_2[2] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11676 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [13] -> \storage_2[2] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11677 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [14] -> \storage_2[2] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11678 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [15] -> \storage_2[2] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11679 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [16] -> \storage_2[2] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11680 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [17] -> \storage_2[2] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11681 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [18] -> \storage_2[2] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11682 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [19] -> \storage_2[2] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11683 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [20] -> \storage_2[2] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11684 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [21] -> \storage_2[2] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11685 to $_DFFE_PP_ for $memory\storage_2$wrmux[2][0][0]$y$5774 [22] -> \storage_2[2] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11905 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [0] -> \storage_1[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11906 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [1] -> \storage_1[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11907 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [2] -> \storage_1[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11908 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [3] -> \storage_1[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11909 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [4] -> \storage_1[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11910 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [5] -> \storage_1[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11911 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [6] -> \storage_1[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11912 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [7] -> \storage_1[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11913 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [8] -> \storage_1[4] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11914 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [9] -> \storage_1[4] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11915 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [10] -> \storage_1[4] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11916 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [11] -> \storage_1[4] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11917 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [12] -> \storage_1[4] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11918 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [13] -> \storage_1[4] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11919 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [14] -> \storage_1[4] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11920 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [15] -> \storage_1[4] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11921 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [16] -> \storage_1[4] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11922 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [17] -> \storage_1[4] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11923 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [18] -> \storage_1[4] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11924 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [19] -> \storage_1[4] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11925 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [20] -> \storage_1[4] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11926 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [21] -> \storage_1[4] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11927 to $_DFFE_PP_ for $memory\storage_1$wrmux[4][0][0]$y$5685 [22] -> \storage_1[4] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11988 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [0] -> \storage_3[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11989 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [1] -> \storage_3[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11990 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [2] -> \storage_3[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11991 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [3] -> \storage_3[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11992 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [4] -> \storage_3[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11993 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [5] -> \storage_3[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11994 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [6] -> \storage_3[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11995 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [7] -> \storage_3[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11996 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [8] -> \storage_3[1] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11997 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [9] -> \storage_3[1] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11998 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [10] -> \storage_3[1] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11999 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [11] -> \storage_3[1] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12000 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [12] -> \storage_3[1] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12001 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [13] -> \storage_3[1] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12002 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [14] -> \storage_3[1] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12003 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [15] -> \storage_3[1] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12004 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [16] -> \storage_3[1] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12005 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [17] -> \storage_3[1] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12006 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [18] -> \storage_3[1] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12007 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [19] -> \storage_3[1] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12008 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [20] -> \storage_3[1] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12009 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [21] -> \storage_3[1] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12010 to $_DFFE_PP_ for $memory\storage_3$wrmux[1][0][0]$y$5869 [22] -> \storage_3[1] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12186 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [0] -> \storage_3[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12187 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [1] -> \storage_3[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12188 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [2] -> \storage_3[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12189 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [3] -> \storage_3[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12190 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [4] -> \storage_3[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12191 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [5] -> \storage_3[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12192 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [6] -> \storage_3[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12193 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [7] -> \storage_3[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12194 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [8] -> \storage_3[2] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12195 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [9] -> \storage_3[2] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12196 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [10] -> \storage_3[2] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12197 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [11] -> \storage_3[2] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12198 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [12] -> \storage_3[2] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12199 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [13] -> \storage_3[2] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12200 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [14] -> \storage_3[2] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12201 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [15] -> \storage_3[2] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12202 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [16] -> \storage_3[2] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12203 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [17] -> \storage_3[2] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12204 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [18] -> \storage_3[2] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12205 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [19] -> \storage_3[2] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12206 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [20] -> \storage_3[2] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12207 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [21] -> \storage_3[2] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12208 to $_DFFE_PP_ for $memory\storage_3$wrmux[2][0][0]$y$5879 [22] -> \storage_3[2] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12217 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [0] -> \storage_3[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12218 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [1] -> \storage_3[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12219 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [2] -> \storage_3[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12220 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [3] -> \storage_3[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12221 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [4] -> \storage_3[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12222 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [5] -> \storage_3[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12223 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [6] -> \storage_3[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12224 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [7] -> \storage_3[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12225 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [8] -> \storage_3[5] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12226 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [9] -> \storage_3[5] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12227 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [10] -> \storage_3[5] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12228 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [11] -> \storage_3[5] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12229 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [12] -> \storage_3[5] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12230 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [13] -> \storage_3[5] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12231 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [14] -> \storage_3[5] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12232 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [15] -> \storage_3[5] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12233 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [16] -> \storage_3[5] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12234 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [17] -> \storage_3[5] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12235 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [18] -> \storage_3[5] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12236 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [19] -> \storage_3[5] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12237 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [20] -> \storage_3[5] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12238 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [21] -> \storage_3[5] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12239 to $_DFFE_PP_ for $memory\storage_3$wrmux[5][0][0]$y$5901 [22] -> \storage_3[5] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12242 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [0] -> \storage_3[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12243 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [1] -> \storage_3[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12244 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [2] -> \storage_3[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12245 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [3] -> \storage_3[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12246 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [4] -> \storage_3[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12247 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [5] -> \storage_3[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12248 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [6] -> \storage_3[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12249 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [7] -> \storage_3[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12250 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [8] -> \storage_3[3] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12251 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [9] -> \storage_3[3] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12252 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [10] -> \storage_3[3] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12253 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [11] -> \storage_3[3] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12254 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [12] -> \storage_3[3] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12255 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [13] -> \storage_3[3] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12256 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [14] -> \storage_3[3] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12257 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [15] -> \storage_3[3] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12258 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [16] -> \storage_3[3] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12259 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [17] -> \storage_3[3] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12260 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [18] -> \storage_3[3] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12261 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [19] -> \storage_3[3] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12262 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [20] -> \storage_3[3] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12263 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [21] -> \storage_3[3] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12264 to $_DFFE_PP_ for $memory\storage_3$wrmux[3][0][0]$y$5885 [22] -> \storage_3[3] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12267 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [0] -> \storage_3[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12268 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [1] -> \storage_3[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12269 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [2] -> \storage_3[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12270 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [3] -> \storage_3[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12271 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [4] -> \storage_3[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12272 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [5] -> \storage_3[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12273 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [6] -> \storage_3[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12274 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [7] -> \storage_3[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12275 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [8] -> \storage_3[6] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12276 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [9] -> \storage_3[6] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12277 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [10] -> \storage_3[6] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12278 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [11] -> \storage_3[6] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12279 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [12] -> \storage_3[6] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12280 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [13] -> \storage_3[6] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12281 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [14] -> \storage_3[6] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12282 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [15] -> \storage_3[6] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12283 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [16] -> \storage_3[6] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12284 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [17] -> \storage_3[6] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12285 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [18] -> \storage_3[6] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12286 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [19] -> \storage_3[6] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12287 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [20] -> \storage_3[6] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12288 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [21] -> \storage_3[6] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12289 to $_DFFE_PP_ for $memory\storage_3$wrmux[6][0][0]$y$5909 [22] -> \storage_3[6] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12295 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [0] -> \storage[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12296 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [1] -> \storage[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12297 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [2] -> \storage[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12298 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [3] -> \storage[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12299 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [4] -> \storage[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12300 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [5] -> \storage[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12301 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [6] -> \storage[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12302 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [7] -> \storage[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12303 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [8] -> \storage[3] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12304 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [9] -> \storage[3] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12305 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [10] -> \storage[3] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12306 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [11] -> \storage[3] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12307 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [12] -> \storage[3] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12308 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [13] -> \storage[3] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12309 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [14] -> \storage[3] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12310 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [15] -> \storage[3] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12311 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [16] -> \storage[3] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12312 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [17] -> \storage[3] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12313 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [18] -> \storage[3] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12314 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [19] -> \storage[3] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12315 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [20] -> \storage[3] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12316 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [21] -> \storage[3] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12317 to $_DFFE_PP_ for $memory\storage$wrmux[3][0][0]$y$5570 [22] -> \storage[3] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12457 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [0] -> \storage[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12458 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [1] -> \storage[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12459 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [2] -> \storage[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12460 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [3] -> \storage[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12461 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [4] -> \storage[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12462 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [5] -> \storage[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12463 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [6] -> \storage[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12464 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [7] -> \storage[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12465 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [8] -> \storage[1] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12466 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [9] -> \storage[1] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12467 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [10] -> \storage[1] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12468 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [11] -> \storage[1] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12469 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [12] -> \storage[1] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12470 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [13] -> \storage[1] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12471 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [14] -> \storage[1] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12472 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [15] -> \storage[1] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12473 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [16] -> \storage[1] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12474 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [17] -> \storage[1] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12475 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [18] -> \storage[1] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12476 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [19] -> \storage[1] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12477 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [20] -> \storage[1] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12478 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [21] -> \storage[1] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12479 to $_DFFE_PP_ for $memory\storage$wrmux[1][0][0]$y$5554 [22] -> \storage[1] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12494 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [0] -> \storage_3[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12495 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [1] -> \storage_3[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12496 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [2] -> \storage_3[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12497 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [3] -> \storage_3[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12498 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [4] -> \storage_3[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12499 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [5] -> \storage_3[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12500 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [6] -> \storage_3[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12501 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [7] -> \storage_3[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12502 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [8] -> \storage_3[7] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12503 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [9] -> \storage_3[7] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12504 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [10] -> \storage_3[7] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12505 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [11] -> \storage_3[7] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12506 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [12] -> \storage_3[7] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12507 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [13] -> \storage_3[7] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12508 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [14] -> \storage_3[7] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12509 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [15] -> \storage_3[7] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12510 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [16] -> \storage_3[7] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12511 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [17] -> \storage_3[7] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12512 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [18] -> \storage_3[7] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12513 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [19] -> \storage_3[7] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12514 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [20] -> \storage_3[7] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12515 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [21] -> \storage_3[7] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12516 to $_DFFE_PP_ for $memory\storage_3$wrmux[7][0][0]$y$5915 [22] -> \storage_3[7] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12695 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [0] -> \storage_3[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12696 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [1] -> \storage_3[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12697 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [2] -> \storage_3[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12698 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [3] -> \storage_3[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12699 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [4] -> \storage_3[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12700 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [5] -> \storage_3[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12701 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [6] -> \storage_3[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12702 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [7] -> \storage_3[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12703 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [8] -> \storage_3[4] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12704 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [9] -> \storage_3[4] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12705 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [10] -> \storage_3[4] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12706 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [11] -> \storage_3[4] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12707 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [12] -> \storage_3[4] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12708 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [13] -> \storage_3[4] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12709 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [14] -> \storage_3[4] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12710 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [15] -> \storage_3[4] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12711 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [16] -> \storage_3[4] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12712 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [17] -> \storage_3[4] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12713 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [18] -> \storage_3[4] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12714 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [19] -> \storage_3[4] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12715 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [20] -> \storage_3[4] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12716 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [21] -> \storage_3[4] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12717 to $_DFFE_PP_ for $memory\storage_3$wrmux[4][0][0]$y$5895 [22] -> \storage_3[4] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12729 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [0] -> \storage[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12730 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [1] -> \storage[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12731 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [2] -> \storage[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12732 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [3] -> \storage[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12733 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [4] -> \storage[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12734 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [5] -> \storage[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12735 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [6] -> \storage[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12736 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [7] -> \storage[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12737 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [8] -> \storage[2] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12738 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [9] -> \storage[2] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12739 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [10] -> \storage[2] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12740 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [11] -> \storage[2] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12741 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [12] -> \storage[2] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12742 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [13] -> \storage[2] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12743 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [14] -> \storage[2] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12744 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [15] -> \storage[2] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12745 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [16] -> \storage[2] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12746 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [17] -> \storage[2] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12747 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [18] -> \storage[2] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12748 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [19] -> \storage[2] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12749 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [20] -> \storage[2] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12750 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [21] -> \storage[2] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12751 to $_DFFE_PP_ for $memory\storage$wrmux[2][0][0]$y$5564 [22] -> \storage[2] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12984 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [0] -> \storage_1[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12985 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [1] -> \storage_1[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12986 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [2] -> \storage_1[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12987 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [3] -> \storage_1[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12988 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [4] -> \storage_1[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12989 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [5] -> \storage_1[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12990 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [6] -> \storage_1[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12991 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [7] -> \storage_1[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12992 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [8] -> \storage_1[7] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12993 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [9] -> \storage_1[7] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12994 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [10] -> \storage_1[7] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12995 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [11] -> \storage_1[7] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12996 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [12] -> \storage_1[7] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12997 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [13] -> \storage_1[7] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12998 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [14] -> \storage_1[7] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12999 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [15] -> \storage_1[7] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13000 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [16] -> \storage_1[7] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13001 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [17] -> \storage_1[7] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13002 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [18] -> \storage_1[7] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13003 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [19] -> \storage_1[7] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13004 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [20] -> \storage_1[7] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13005 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [21] -> \storage_1[7] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13006 to $_DFFE_PP_ for $memory\storage_1$wrmux[7][0][0]$y$5705 [22] -> \storage_1[7] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13393 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [0] -> \storage[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13394 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [1] -> \storage[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13395 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [2] -> \storage[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13396 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [3] -> \storage[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13397 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [4] -> \storage[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13398 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [5] -> \storage[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13399 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [6] -> \storage[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13400 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [7] -> \storage[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13401 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [8] -> \storage[5] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13402 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [9] -> \storage[5] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13403 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [10] -> \storage[5] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13404 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [11] -> \storage[5] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13405 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [12] -> \storage[5] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13406 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [13] -> \storage[5] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13407 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [14] -> \storage[5] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13408 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [15] -> \storage[5] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13409 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [16] -> \storage[5] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13410 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [17] -> \storage[5] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13411 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [18] -> \storage[5] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13412 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [19] -> \storage[5] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13413 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [20] -> \storage[5] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13414 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [21] -> \storage[5] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13415 to $_DFFE_PP_ for $memory\storage$wrmux[5][0][0]$y$5586 [22] -> \storage[5] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13429 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [0] -> \storage[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13430 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [1] -> \storage[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13431 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [2] -> \storage[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13432 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [3] -> \storage[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13433 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [4] -> \storage[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13434 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [5] -> \storage[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13435 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [6] -> \storage[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13436 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [7] -> \storage[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13437 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [8] -> \storage[6] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13438 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [9] -> \storage[6] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13439 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [10] -> \storage[6] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13440 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [11] -> \storage[6] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13441 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [12] -> \storage[6] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13442 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [13] -> \storage[6] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13443 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [14] -> \storage[6] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13444 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [15] -> \storage[6] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13445 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [16] -> \storage[6] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13446 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [17] -> \storage[6] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13447 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [18] -> \storage[6] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13448 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [19] -> \storage[6] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13449 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [20] -> \storage[6] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13450 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [21] -> \storage[6] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13451 to $_DFFE_PP_ for $memory\storage$wrmux[6][0][0]$y$5594 [22] -> \storage[6] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13586 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [0] -> \storage[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13587 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [1] -> \storage[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13588 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [2] -> \storage[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13589 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [3] -> \storage[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13590 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [4] -> \storage[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13591 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [5] -> \storage[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13592 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [6] -> \storage[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13593 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [7] -> \storage[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13594 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [8] -> \storage[4] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13595 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [9] -> \storage[4] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13596 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [10] -> \storage[4] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13597 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [11] -> \storage[4] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13598 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [12] -> \storage[4] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13599 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [13] -> \storage[4] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13600 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [14] -> \storage[4] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13601 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [15] -> \storage[4] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13602 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [16] -> \storage[4] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13603 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [17] -> \storage[4] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13604 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [18] -> \storage[4] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13605 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [19] -> \storage[4] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13606 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [20] -> \storage[4] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13607 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [21] -> \storage[4] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13608 to $_DFFE_PP_ for $memory\storage$wrmux[4][0][0]$y$5580 [22] -> \storage[4] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13668 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [0] -> \storage[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13669 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [1] -> \storage[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13670 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [2] -> \storage[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13671 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [3] -> \storage[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13672 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [4] -> \storage[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13673 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [5] -> \storage[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13674 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [6] -> \storage[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13675 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [7] -> \storage[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13676 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [8] -> \storage[0] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13677 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [9] -> \storage[0] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13678 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [10] -> \storage[0] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13679 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [11] -> \storage[0] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13680 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [12] -> \storage[0] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13681 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [13] -> \storage[0] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13682 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [14] -> \storage[0] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13683 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [15] -> \storage[0] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13684 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [16] -> \storage[0] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13685 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [17] -> \storage[0] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13686 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [18] -> \storage[0] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13687 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [19] -> \storage[0] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13688 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [20] -> \storage[0] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13689 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [21] -> \storage[0] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13690 to $_DFFE_PP_ for $memory\storage$wrmux[0][0][0]$y$5546 [22] -> \storage[0] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13748 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [0] -> \storage[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13749 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [1] -> \storage[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13750 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [2] -> \storage[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13751 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [3] -> \storage[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13752 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [4] -> \storage[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13753 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [5] -> \storage[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13754 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [6] -> \storage[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13755 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [7] -> \storage[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13756 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [8] -> \storage[7] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13757 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [9] -> \storage[7] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13758 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [10] -> \storage[7] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13759 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [11] -> \storage[7] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13760 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [12] -> \storage[7] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13761 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [13] -> \storage[7] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13762 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [14] -> \storage[7] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13763 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [15] -> \storage[7] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13764 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [16] -> \storage[7] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13765 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [17] -> \storage[7] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13766 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [18] -> \storage[7] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13767 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [19] -> \storage[7] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13768 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [20] -> \storage[7] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13769 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [21] -> \storage[7] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13770 to $_DFFE_PP_ for $memory\storage$wrmux[7][0][0]$y$5600 [22] -> \storage[7] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14018 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [0] -> \storage_1[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14019 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [1] -> \storage_1[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14020 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [2] -> \storage_1[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14021 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [3] -> \storage_1[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14022 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [4] -> \storage_1[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14023 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [5] -> \storage_1[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14024 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [6] -> \storage_1[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14025 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [7] -> \storage_1[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14026 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [8] -> \storage_1[1] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14027 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [9] -> \storage_1[1] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14028 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [10] -> \storage_1[1] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14029 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [11] -> \storage_1[1] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14030 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [12] -> \storage_1[1] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14031 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [13] -> \storage_1[1] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14032 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [14] -> \storage_1[1] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14033 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [15] -> \storage_1[1] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14034 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [16] -> \storage_1[1] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14035 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [17] -> \storage_1[1] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14036 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [18] -> \storage_1[1] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14037 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [19] -> \storage_1[1] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14038 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [20] -> \storage_1[1] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14039 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [21] -> \storage_1[1] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14040 to $_DFFE_PP_ for $memory\storage_1$wrmux[1][0][0]$y$5659 [22] -> \storage_1[1] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14086 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [0] -> \storage_1[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14087 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [1] -> \storage_1[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14088 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [2] -> \storage_1[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14089 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [3] -> \storage_1[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14090 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [4] -> \storage_1[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14091 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [5] -> \storage_1[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14092 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [6] -> \storage_1[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14093 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [7] -> \storage_1[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14094 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [8] -> \storage_1[2] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14095 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [9] -> \storage_1[2] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14096 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [10] -> \storage_1[2] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14097 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [11] -> \storage_1[2] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14098 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [12] -> \storage_1[2] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14099 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [13] -> \storage_1[2] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14100 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [14] -> \storage_1[2] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14101 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [15] -> \storage_1[2] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14102 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [16] -> \storage_1[2] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14103 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [17] -> \storage_1[2] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14104 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [18] -> \storage_1[2] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14105 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [19] -> \storage_1[2] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14106 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [20] -> \storage_1[2] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14107 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [21] -> \storage_1[2] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14108 to $_DFFE_PP_ for $memory\storage_1$wrmux[2][0][0]$y$5669 [22] -> \storage_1[2] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14116 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [0] -> \storage_1[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14117 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [1] -> \storage_1[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14118 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [2] -> \storage_1[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14119 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [3] -> \storage_1[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14120 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [4] -> \storage_1[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14121 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [5] -> \storage_1[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14122 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [6] -> \storage_1[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14123 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [7] -> \storage_1[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14124 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [8] -> \storage_1[5] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14125 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [9] -> \storage_1[5] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14126 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [10] -> \storage_1[5] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14127 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [11] -> \storage_1[5] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14128 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [12] -> \storage_1[5] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14129 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [13] -> \storage_1[5] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14130 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [14] -> \storage_1[5] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14131 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [15] -> \storage_1[5] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14132 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [16] -> \storage_1[5] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14133 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [17] -> \storage_1[5] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14134 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [18] -> \storage_1[5] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14135 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [19] -> \storage_1[5] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14136 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [20] -> \storage_1[5] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14137 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [21] -> \storage_1[5] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14138 to $_DFFE_PP_ for $memory\storage_1$wrmux[5][0][0]$y$5691 [22] -> \storage_1[5] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14170 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [0] -> \storage_1[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14171 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [1] -> \storage_1[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14172 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [2] -> \storage_1[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14173 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [3] -> \storage_1[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14174 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [4] -> \storage_1[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14175 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [5] -> \storage_1[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14176 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [6] -> \storage_1[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14177 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [7] -> \storage_1[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14178 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [8] -> \storage_1[3] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14179 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [9] -> \storage_1[3] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14180 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [10] -> \storage_1[3] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14181 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [11] -> \storage_1[3] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14182 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [12] -> \storage_1[3] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14183 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [13] -> \storage_1[3] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14184 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [14] -> \storage_1[3] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14185 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [15] -> \storage_1[3] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14186 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [16] -> \storage_1[3] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14187 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [17] -> \storage_1[3] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14188 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [18] -> \storage_1[3] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14189 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [19] -> \storage_1[3] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14190 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [20] -> \storage_1[3] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14191 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [21] -> \storage_1[3] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14192 to $_DFFE_PP_ for $memory\storage_1$wrmux[3][0][0]$y$5675 [22] -> \storage_1[3] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14293 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14294 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [0] -> \soc_basesoc_ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14295 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [1] -> \soc_basesoc_ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14296 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [2] -> \soc_basesoc_ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14297 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [3] -> \soc_basesoc_ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14298 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [4] -> \soc_basesoc_ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14299 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [5] -> \soc_basesoc_ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14300 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [6] -> \soc_basesoc_ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14301 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [7] -> \soc_basesoc_ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14302 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [8] -> \soc_basesoc_ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14303 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [9] -> \soc_basesoc_ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14304 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [10] -> \soc_basesoc_ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14305 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [11] -> \soc_basesoc_ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14306 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [12] -> \soc_basesoc_ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14307 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [13] -> \soc_basesoc_ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14308 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [14] -> \soc_basesoc_ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14309 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [15] -> \soc_basesoc_ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14310 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [16] -> \soc_basesoc_ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14311 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [17] -> \soc_basesoc_ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14312 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [18] -> \soc_basesoc_ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14313 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [19] -> \soc_basesoc_ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14314 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [20] -> \soc_basesoc_ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14315 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [21] -> \soc_basesoc_ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14316 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [22] -> \soc_basesoc_ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14317 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [23] -> \soc_basesoc_ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14318 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [24] -> \soc_basesoc_ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14319 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [25] -> \soc_basesoc_ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14320 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [26] -> \soc_basesoc_ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14321 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [27] -> \soc_basesoc_ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14322 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [28] -> \soc_basesoc_ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14323 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [29] -> \soc_basesoc_ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14324 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [30] -> \soc_basesoc_ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14325 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_storage[31:0] [31] -> \soc_basesoc_ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14326 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [0] -> \soc_basesoc_ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14327 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [1] -> \soc_basesoc_ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14328 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [2] -> \soc_basesoc_ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14329 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [3] -> \soc_basesoc_ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14330 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [4] -> \soc_basesoc_ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14331 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [5] -> \soc_basesoc_ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14332 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [6] -> \soc_basesoc_ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14333 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [7] -> \soc_basesoc_ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14334 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [8] -> \soc_basesoc_ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14335 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [9] -> \soc_basesoc_ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14336 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [10] -> \soc_basesoc_ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14337 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [11] -> \soc_basesoc_ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14338 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [12] -> \soc_basesoc_ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14339 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [13] -> \soc_basesoc_ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14340 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [14] -> \soc_basesoc_ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14341 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [15] -> \soc_basesoc_ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14342 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [16] -> \soc_basesoc_ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14343 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [17] -> \soc_basesoc_ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14344 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [18] -> \soc_basesoc_ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14345 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [19] -> \soc_basesoc_ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14346 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [20] -> \soc_basesoc_ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14347 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [21] -> \soc_basesoc_ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14348 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [22] -> \soc_basesoc_ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14349 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [23] -> \soc_basesoc_ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14350 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [24] -> \soc_basesoc_ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14351 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [25] -> \soc_basesoc_ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14352 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [26] -> \soc_basesoc_ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14353 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [27] -> \soc_basesoc_ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14354 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [28] -> \soc_basesoc_ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14355 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [29] -> \soc_basesoc_ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14356 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [30] -> \soc_basesoc_ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14357 to $_DFFE_PP_ for $0\soc_basesoc_ctrl_bus_errors[31:0] [31] -> \soc_basesoc_ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14358 to $_DFFE_PP_ for $0\soc_basesoc_uart_tx_pending[0:0] -> \soc_basesoc_uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14360 to $_DFFE_PP_ for $0\soc_basesoc_uart_rx_pending[0:0] -> \soc_basesoc_uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14361 to $_DFFE_PP_ for $0\soc_basesoc_uart_storage[1:0] [0] -> \soc_basesoc_uart_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14362 to $_DFFE_PP_ for $0\soc_basesoc_uart_storage[1:0] [1] -> \soc_basesoc_uart_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14363 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [0] -> \soc_basesoc_timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14364 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [1] -> \soc_basesoc_timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14365 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [2] -> \soc_basesoc_timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14366 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [3] -> \soc_basesoc_timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14367 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [4] -> \soc_basesoc_timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14368 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [5] -> \soc_basesoc_timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14369 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [6] -> \soc_basesoc_timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14370 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [7] -> \soc_basesoc_timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14371 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [8] -> \soc_basesoc_timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14372 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [9] -> \soc_basesoc_timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14373 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [10] -> \soc_basesoc_timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14374 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [11] -> \soc_basesoc_timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14375 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [12] -> \soc_basesoc_timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14376 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [13] -> \soc_basesoc_timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14377 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [14] -> \soc_basesoc_timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14378 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [15] -> \soc_basesoc_timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14379 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [16] -> \soc_basesoc_timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14380 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [17] -> \soc_basesoc_timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14381 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [18] -> \soc_basesoc_timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14382 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [19] -> \soc_basesoc_timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14383 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [20] -> \soc_basesoc_timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14384 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [21] -> \soc_basesoc_timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14385 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [22] -> \soc_basesoc_timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14386 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [23] -> \soc_basesoc_timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14387 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [24] -> \soc_basesoc_timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14388 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [25] -> \soc_basesoc_timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14389 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [26] -> \soc_basesoc_timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14390 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [27] -> \soc_basesoc_timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14391 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [28] -> \soc_basesoc_timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14392 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [29] -> \soc_basesoc_timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14393 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [30] -> \soc_basesoc_timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14394 to $_DFFE_PP_ for $0\soc_basesoc_timer0_load_storage[31:0] [31] -> \soc_basesoc_timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14395 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [0] -> \soc_basesoc_timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14396 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [1] -> \soc_basesoc_timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14397 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [2] -> \soc_basesoc_timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14398 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [3] -> \soc_basesoc_timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14399 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [4] -> \soc_basesoc_timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14400 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [5] -> \soc_basesoc_timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14401 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [6] -> \soc_basesoc_timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14402 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [7] -> \soc_basesoc_timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14403 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [8] -> \soc_basesoc_timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14404 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [9] -> \soc_basesoc_timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14405 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [10] -> \soc_basesoc_timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14406 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [11] -> \soc_basesoc_timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14407 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [12] -> \soc_basesoc_timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14408 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [13] -> \soc_basesoc_timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14409 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [14] -> \soc_basesoc_timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14410 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [15] -> \soc_basesoc_timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14411 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [16] -> \soc_basesoc_timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14412 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [17] -> \soc_basesoc_timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14413 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [18] -> \soc_basesoc_timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14414 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [19] -> \soc_basesoc_timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14415 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [20] -> \soc_basesoc_timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14416 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [21] -> \soc_basesoc_timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14417 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [22] -> \soc_basesoc_timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14418 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [23] -> \soc_basesoc_timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14419 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [24] -> \soc_basesoc_timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14420 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [25] -> \soc_basesoc_timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14421 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [26] -> \soc_basesoc_timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14422 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [27] -> \soc_basesoc_timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14423 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [28] -> \soc_basesoc_timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14424 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [29] -> \soc_basesoc_timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14425 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [30] -> \soc_basesoc_timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14426 to $_DFFE_PP_ for $0\soc_basesoc_timer0_reload_storage[31:0] [31] -> \soc_basesoc_timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14427 to $_DFFE_PP_ for $0\soc_basesoc_timer0_en_storage[0:0] -> \soc_basesoc_timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14428 to $_DFFE_PP_ for $0\soc_basesoc_timer0_update_value_storage[0:0] -> \soc_basesoc_timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14430 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [0] -> \soc_basesoc_timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14431 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [1] -> \soc_basesoc_timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14432 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [2] -> \soc_basesoc_timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14433 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [3] -> \soc_basesoc_timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14434 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [4] -> \soc_basesoc_timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14435 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [5] -> \soc_basesoc_timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14436 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [6] -> \soc_basesoc_timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14437 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [7] -> \soc_basesoc_timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14438 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [8] -> \soc_basesoc_timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14439 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [9] -> \soc_basesoc_timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14440 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [10] -> \soc_basesoc_timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14441 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [11] -> \soc_basesoc_timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14442 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [12] -> \soc_basesoc_timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14443 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [13] -> \soc_basesoc_timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14444 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [14] -> \soc_basesoc_timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14445 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [15] -> \soc_basesoc_timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14446 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [16] -> \soc_basesoc_timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14447 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [17] -> \soc_basesoc_timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14448 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [18] -> \soc_basesoc_timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14449 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [19] -> \soc_basesoc_timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14450 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [20] -> \soc_basesoc_timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14451 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [21] -> \soc_basesoc_timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14452 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [22] -> \soc_basesoc_timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14453 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [23] -> \soc_basesoc_timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14454 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [24] -> \soc_basesoc_timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14455 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [25] -> \soc_basesoc_timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14456 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [26] -> \soc_basesoc_timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14457 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [27] -> \soc_basesoc_timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14458 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [28] -> \soc_basesoc_timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14459 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [29] -> \soc_basesoc_timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14460 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [30] -> \soc_basesoc_timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14461 to $_DFFE_PP_ for $0\soc_basesoc_timer0_value_status[31:0] [31] -> \soc_basesoc_timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14462 to $_DFFE_PP_ for $0\soc_basesoc_timer0_zero_pending[0:0] -> \soc_basesoc_timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14464 to $_DFFE_PP_ for $0\soc_basesoc_timer0_eventmanager_storage[0:0] -> \soc_basesoc_timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14497 to $_DFFE_PP_ for $0\soc_bus_ack[0:0] -> \soc_bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14498 to $_DFFE_PP_ for $0\soc_bitbang_storage[3:0] [0] -> \soc_bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14499 to $_DFFE_PP_ for $0\soc_bitbang_storage[3:0] [1] -> \soc_bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14500 to $_DFFE_PP_ for $0\soc_bitbang_storage[3:0] [2] -> \soc_bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14501 to $_DFFE_PP_ for $0\soc_bitbang_storage[3:0] [3] -> \soc_bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14502 to $_DFFE_PP_ for $0\soc_bitbang_en_storage[0:0] -> \soc_bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14503 to $_DFFE_PP_ for $0\soc_cs_n[0:0] -> \soc_cs_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14505 to $_DFFE_PP_ for $0\soc_sr[31:0] [0] -> \soc_sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14506 to $_DFFE_PP_ for $0\soc_sr[31:0] [1] -> \soc_sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14507 to $_DFFE_PP_ for $0\soc_sr[31:0] [2] -> \soc_sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14508 to $_DFFE_PP_ for $0\soc_sr[31:0] [3] -> \soc_sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14509 to $_DFFE_PP_ for $0\soc_sr[31:0] [4] -> \soc_sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14510 to $_DFFE_PP_ for $0\soc_sr[31:0] [5] -> \soc_sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14511 to $_DFFE_PP_ for $0\soc_sr[31:0] [6] -> \soc_sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14512 to $_DFFE_PP_ for $0\soc_sr[31:0] [7] -> \soc_sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14513 to $_DFFE_PP_ for $0\soc_sr[31:0] [8] -> \soc_sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14514 to $_DFFE_PP_ for $0\soc_sr[31:0] [9] -> \soc_sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14515 to $_DFFE_PP_ for $0\soc_sr[31:0] [10] -> \soc_sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14516 to $_DFFE_PP_ for $0\soc_sr[31:0] [11] -> \soc_sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14517 to $_DFFE_PP_ for $0\soc_sr[31:0] [12] -> \soc_sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14518 to $_DFFE_PP_ for $0\soc_sr[31:0] [13] -> \soc_sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14519 to $_DFFE_PP_ for $0\soc_sr[31:0] [14] -> \soc_sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14520 to $_DFFE_PP_ for $0\soc_sr[31:0] [15] -> \soc_sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14521 to $_DFFE_PP_ for $0\soc_sr[31:0] [16] -> \soc_sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14522 to $_DFFE_PP_ for $0\soc_sr[31:0] [17] -> \soc_sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14523 to $_DFFE_PP_ for $0\soc_sr[31:0] [18] -> \soc_sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14524 to $_DFFE_PP_ for $0\soc_sr[31:0] [19] -> \soc_sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14525 to $_DFFE_PP_ for $0\soc_sr[31:0] [20] -> \soc_sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14526 to $_DFFE_PP_ for $0\soc_sr[31:0] [21] -> \soc_sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14527 to $_DFFE_PP_ for $0\soc_sr[31:0] [22] -> \soc_sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14528 to $_DFFE_PP_ for $0\soc_sr[31:0] [23] -> \soc_sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14529 to $_DFFE_PP_ for $0\soc_sr[31:0] [24] -> \soc_sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14530 to $_DFFE_PP_ for $0\soc_sr[31:0] [25] -> \soc_sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14531 to $_DFFE_PP_ for $0\soc_sr[31:0] [26] -> \soc_sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14532 to $_DFFE_PP_ for $0\soc_sr[31:0] [27] -> \soc_sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14533 to $_DFFE_PP_ for $0\soc_sr[31:0] [28] -> \soc_sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14534 to $_DFFE_PP_ for $0\soc_sr[31:0] [29] -> \soc_sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14535 to $_DFFE_PP_ for $0\soc_sr[31:0] [30] -> \soc_sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14536 to $_DFFE_PP_ for $0\soc_sr[31:0] [31] -> \soc_sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14538 to $_DFFE_PP_ for $0\soc_miso[0:0] -> \soc_miso.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14539 to $_DFFE_PP_ for $0\soc_counter[7:0] [0] -> \soc_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14540 to $_DFFE_PP_ for $0\soc_counter[7:0] [1] -> \soc_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14541 to $_DFFE_PP_ for $0\soc_counter[7:0] [2] -> \soc_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14542 to $_DFFE_PP_ for $0\soc_counter[7:0] [3] -> \soc_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14543 to $_DFFE_PP_ for $0\soc_counter[7:0] [4] -> \soc_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14544 to $_DFFE_PP_ for $0\soc_counter[7:0] [5] -> \soc_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14545 to $_DFFE_PP_ for $0\soc_counter[7:0] [6] -> \soc_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14546 to $_DFFE_PP_ for $0\soc_counter[7:0] [7] -> \soc_counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14584 to $_DFFE_PP_ for $0\soc_sdram_storage[3:0] [0] -> \soc_sdram_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14585 to $_DFFE_PP_ for $0\soc_sdram_storage[3:0] [1] -> \soc_sdram_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14586 to $_DFFE_PP_ for $0\soc_sdram_storage[3:0] [2] -> \soc_sdram_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14587 to $_DFFE_PP_ for $0\soc_sdram_storage[3:0] [3] -> \soc_sdram_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14588 to $_DFFE_PP_ for $0\soc_sdram_command_storage[5:0] [0] -> \soc_sdram_command_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14589 to $_DFFE_PP_ for $0\soc_sdram_command_storage[5:0] [1] -> \soc_sdram_command_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14590 to $_DFFE_PP_ for $0\soc_sdram_command_storage[5:0] [2] -> \soc_sdram_command_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14591 to $_DFFE_PP_ for $0\soc_sdram_command_storage[5:0] [3] -> \soc_sdram_command_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14592 to $_DFFE_PP_ for $0\soc_sdram_command_storage[5:0] [4] -> \soc_sdram_command_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14593 to $_DFFE_PP_ for $0\soc_sdram_command_storage[5:0] [5] -> \soc_sdram_command_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14594 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [0] -> \soc_sdram_address_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14595 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [1] -> \soc_sdram_address_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14596 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [2] -> \soc_sdram_address_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14597 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [3] -> \soc_sdram_address_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14598 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [4] -> \soc_sdram_address_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14599 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [5] -> \soc_sdram_address_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14600 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [6] -> \soc_sdram_address_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14601 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [7] -> \soc_sdram_address_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14602 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [8] -> \soc_sdram_address_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14603 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [9] -> \soc_sdram_address_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14604 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [10] -> \soc_sdram_address_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14605 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [11] -> \soc_sdram_address_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14606 to $_DFFE_PP_ for $0\soc_sdram_address_storage[12:0] [12] -> \soc_sdram_address_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14607 to $_DFFE_PP_ for $0\soc_sdram_baddress_storage[1:0] [0] -> \soc_sdram_baddress_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14608 to $_DFFE_PP_ for $0\soc_sdram_baddress_storage[1:0] [1] -> \soc_sdram_baddress_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14609 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [0] -> \soc_sdram_wrdata_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14610 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [1] -> \soc_sdram_wrdata_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14611 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [2] -> \soc_sdram_wrdata_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14612 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [3] -> \soc_sdram_wrdata_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14613 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [4] -> \soc_sdram_wrdata_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14614 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [5] -> \soc_sdram_wrdata_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14615 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [6] -> \soc_sdram_wrdata_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14616 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [7] -> \soc_sdram_wrdata_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14617 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [8] -> \soc_sdram_wrdata_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14618 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [9] -> \soc_sdram_wrdata_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14619 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [10] -> \soc_sdram_wrdata_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14620 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [11] -> \soc_sdram_wrdata_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14621 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [12] -> \soc_sdram_wrdata_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14622 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [13] -> \soc_sdram_wrdata_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14623 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [14] -> \soc_sdram_wrdata_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14624 to $_DFFE_PP_ for $0\soc_sdram_wrdata_storage[15:0] [15] -> \soc_sdram_wrdata_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14625 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [0] -> \soc_sdram_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14626 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [1] -> \soc_sdram_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14627 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [2] -> \soc_sdram_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14628 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [3] -> \soc_sdram_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14629 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [4] -> \soc_sdram_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14630 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [5] -> \soc_sdram_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14631 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [6] -> \soc_sdram_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14632 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [7] -> \soc_sdram_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14633 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [8] -> \soc_sdram_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14634 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [9] -> \soc_sdram_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14635 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [10] -> \soc_sdram_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14636 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [11] -> \soc_sdram_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14637 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [12] -> \soc_sdram_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14638 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [13] -> \soc_sdram_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14639 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [14] -> \soc_sdram_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14640 to $_DFFE_PP_ for $0\soc_sdram_status[15:0] [15] -> \soc_sdram_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14684 to $_DFFE_PP_ for $0\soc_sdram_postponer_count[0:0] -> \soc_sdram_postponer_count.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14686 to $_DFFE_PP_ for $0\soc_sdram_sequencer_counter[1:0] [0] -> \soc_sdram_sequencer_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14687 to $_DFFE_PP_ for $0\soc_sdram_sequencer_counter[1:0] [1] -> \soc_sdram_sequencer_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14688 to $_DFFE_PP_ for $0\soc_sdram_sequencer_count[0:0] -> \soc_sdram_sequencer_count.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14689 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0] [0] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_level [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14690 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0] [1] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_level [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14691 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0] [2] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_level [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14692 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0] [3] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_level [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14693 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0] [0] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14694 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0] [1] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14695 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0] [2] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14696 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0] [0] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14697 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0] [1] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14698 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0] [2] -> \soc_sdram_bankmachine0_cmd_buffer_lookahead_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14699 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_we[0:0] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14700 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [0] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14701 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [1] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14702 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [2] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14703 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [3] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14704 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [4] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14705 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [5] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14706 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [6] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14707 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [7] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14708 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [8] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14709 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [9] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14710 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [10] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14711 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [11] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14712 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [12] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14713 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [13] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14714 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [14] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14715 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [15] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14716 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [16] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14717 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [17] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14718 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [18] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14719 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [19] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14720 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [20] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14721 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0] [21] -> \soc_sdram_bankmachine0_cmd_buffer_source_payload_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14722 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_cmd_buffer_valid_n[0:0] -> \soc_sdram_bankmachine0_cmd_buffer_valid_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14723 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [0] -> \soc_sdram_bankmachine0_row [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14724 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [1] -> \soc_sdram_bankmachine0_row [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14725 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [2] -> \soc_sdram_bankmachine0_row [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14726 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [3] -> \soc_sdram_bankmachine0_row [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14727 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [4] -> \soc_sdram_bankmachine0_row [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14728 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [5] -> \soc_sdram_bankmachine0_row [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14729 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [6] -> \soc_sdram_bankmachine0_row [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14730 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [7] -> \soc_sdram_bankmachine0_row [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14731 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [8] -> \soc_sdram_bankmachine0_row [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14732 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [9] -> \soc_sdram_bankmachine0_row [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14733 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [10] -> \soc_sdram_bankmachine0_row [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14734 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [11] -> \soc_sdram_bankmachine0_row [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14735 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row[12:0] [12] -> \soc_sdram_bankmachine0_row [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14736 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_row_opened[0:0] -> \soc_sdram_bankmachine0_row_opened.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14738 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_twtpcon_count[1:0] [0] -> \soc_sdram_bankmachine0_twtpcon_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14739 to $_DFFE_PP_ for $0\soc_sdram_bankmachine0_twtpcon_count[1:0] [1] -> \soc_sdram_bankmachine0_twtpcon_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14740 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0] [0] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_level [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14741 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0] [1] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_level [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14742 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0] [2] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_level [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14743 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0] [3] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_level [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14744 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0] [0] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14745 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0] [1] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14746 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0] [2] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14747 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0] [0] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14748 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0] [1] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14749 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0] [2] -> \soc_sdram_bankmachine1_cmd_buffer_lookahead_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14750 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_we[0:0] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14751 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [0] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14752 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [1] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14753 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [2] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14754 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [3] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14755 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [4] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14756 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [5] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14757 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [6] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14758 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [7] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14759 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [8] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14760 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [9] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14761 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [10] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14762 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [11] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14763 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [12] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14764 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [13] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14765 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [14] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14766 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [15] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14767 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [16] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14768 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [17] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14769 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [18] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14770 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [19] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14771 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [20] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14772 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0] [21] -> \soc_sdram_bankmachine1_cmd_buffer_source_payload_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14773 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_cmd_buffer_valid_n[0:0] -> \soc_sdram_bankmachine1_cmd_buffer_valid_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14774 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [0] -> \soc_sdram_bankmachine1_row [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14775 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [1] -> \soc_sdram_bankmachine1_row [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14776 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [2] -> \soc_sdram_bankmachine1_row [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14777 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [3] -> \soc_sdram_bankmachine1_row [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14778 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [4] -> \soc_sdram_bankmachine1_row [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14779 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [5] -> \soc_sdram_bankmachine1_row [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14780 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [6] -> \soc_sdram_bankmachine1_row [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14781 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [7] -> \soc_sdram_bankmachine1_row [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14782 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [8] -> \soc_sdram_bankmachine1_row [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14783 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [9] -> \soc_sdram_bankmachine1_row [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14784 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [10] -> \soc_sdram_bankmachine1_row [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14785 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [11] -> \soc_sdram_bankmachine1_row [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14786 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row[12:0] [12] -> \soc_sdram_bankmachine1_row [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14787 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_row_opened[0:0] -> \soc_sdram_bankmachine1_row_opened.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14789 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_twtpcon_count[1:0] [0] -> \soc_sdram_bankmachine1_twtpcon_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14790 to $_DFFE_PP_ for $0\soc_sdram_bankmachine1_twtpcon_count[1:0] [1] -> \soc_sdram_bankmachine1_twtpcon_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14791 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0] [0] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_level [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14792 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0] [1] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_level [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14793 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0] [2] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_level [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14794 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0] [3] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_level [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14795 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0] [0] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14796 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0] [1] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14797 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0] [2] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14798 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0] [0] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14799 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0] [1] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14800 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0] [2] -> \soc_sdram_bankmachine2_cmd_buffer_lookahead_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14801 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_we[0:0] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14802 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [0] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14803 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [1] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14804 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [2] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14805 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [3] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14806 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [4] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14807 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [5] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14808 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [6] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14809 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [7] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14810 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [8] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14811 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [9] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14812 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [10] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14813 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [11] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14814 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [12] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14815 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [13] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14816 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [14] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14817 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [15] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14818 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [16] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14819 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [17] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14820 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [18] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14821 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [19] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14822 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [20] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14823 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0] [21] -> \soc_sdram_bankmachine2_cmd_buffer_source_payload_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14824 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_cmd_buffer_valid_n[0:0] -> \soc_sdram_bankmachine2_cmd_buffer_valid_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14825 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [0] -> \soc_sdram_bankmachine2_row [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14826 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [1] -> \soc_sdram_bankmachine2_row [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14827 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [2] -> \soc_sdram_bankmachine2_row [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14828 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [3] -> \soc_sdram_bankmachine2_row [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14829 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [4] -> \soc_sdram_bankmachine2_row [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14830 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [5] -> \soc_sdram_bankmachine2_row [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14831 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [6] -> \soc_sdram_bankmachine2_row [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14832 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [7] -> \soc_sdram_bankmachine2_row [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14833 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [8] -> \soc_sdram_bankmachine2_row [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14834 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [9] -> \soc_sdram_bankmachine2_row [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14835 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [10] -> \soc_sdram_bankmachine2_row [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14836 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [11] -> \soc_sdram_bankmachine2_row [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14837 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row[12:0] [12] -> \soc_sdram_bankmachine2_row [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14838 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_row_opened[0:0] -> \soc_sdram_bankmachine2_row_opened.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14840 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_twtpcon_count[1:0] [0] -> \soc_sdram_bankmachine2_twtpcon_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14841 to $_DFFE_PP_ for $0\soc_sdram_bankmachine2_twtpcon_count[1:0] [1] -> \soc_sdram_bankmachine2_twtpcon_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14842 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0] [0] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_level [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14843 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0] [1] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_level [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14844 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0] [2] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_level [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14845 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0] [3] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_level [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14846 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0] [0] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14847 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0] [1] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14848 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0] [2] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14849 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0] [0] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14850 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0] [1] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14851 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0] [2] -> \soc_sdram_bankmachine3_cmd_buffer_lookahead_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14852 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_we[0:0] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14853 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [0] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14854 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [1] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14855 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [2] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14856 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [3] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14857 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [4] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14858 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [5] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14859 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [6] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14860 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [7] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14861 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [8] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14862 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [9] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14863 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [10] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14864 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [11] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14865 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [12] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14866 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [13] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14867 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [14] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14868 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [15] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14869 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [16] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14870 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [17] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14871 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [18] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14872 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [19] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14873 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [20] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14874 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0] [21] -> \soc_sdram_bankmachine3_cmd_buffer_source_payload_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14875 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_cmd_buffer_valid_n[0:0] -> \soc_sdram_bankmachine3_cmd_buffer_valid_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14876 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [0] -> \soc_sdram_bankmachine3_row [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14877 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [1] -> \soc_sdram_bankmachine3_row [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14878 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [2] -> \soc_sdram_bankmachine3_row [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14879 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [3] -> \soc_sdram_bankmachine3_row [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14880 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [4] -> \soc_sdram_bankmachine3_row [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14881 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [5] -> \soc_sdram_bankmachine3_row [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14882 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [6] -> \soc_sdram_bankmachine3_row [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14883 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [7] -> \soc_sdram_bankmachine3_row [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14884 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [8] -> \soc_sdram_bankmachine3_row [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14885 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [9] -> \soc_sdram_bankmachine3_row [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14886 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [10] -> \soc_sdram_bankmachine3_row [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14887 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [11] -> \soc_sdram_bankmachine3_row [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14888 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row[12:0] [12] -> \soc_sdram_bankmachine3_row [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14889 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_row_opened[0:0] -> \soc_sdram_bankmachine3_row_opened.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14891 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_twtpcon_count[1:0] [0] -> \soc_sdram_bankmachine3_twtpcon_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14892 to $_DFFE_PP_ for $0\soc_sdram_bankmachine3_twtpcon_count[1:0] [1] -> \soc_sdram_bankmachine3_twtpcon_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14893 to $_DFFE_PP_ for $0\soc_sdram_choose_req_grant[1:0] [0] -> \soc_sdram_choose_req_grant [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14894 to $_DFFE_PP_ for $0\soc_sdram_choose_req_grant[1:0] [1] -> \soc_sdram_choose_req_grant [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14896 to $_DFFE_PP_ for $0\soc_sdram_tccdcon_count[0:0] -> \soc_sdram_tccdcon_count.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14898 to $_DFFE_PP_ for $0\soc_sdram_twtrcon_count[2:0] [0] -> \soc_sdram_twtrcon_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14899 to $_DFFE_PP_ for $0\soc_sdram_twtrcon_count[2:0] [1] -> \soc_sdram_twtrcon_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14900 to $_DFFE_PP_ for $0\soc_sdram_twtrcon_count[2:0] [2] -> \soc_sdram_twtrcon_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14901 to $_DFFE_PP_ for $0\soc_sdram_time0[4:0] [0] -> \soc_sdram_time0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14902 to $_DFFE_PP_ for $0\soc_sdram_time0[4:0] [1] -> \soc_sdram_time0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14903 to $_DFFE_PP_ for $0\soc_sdram_time0[4:0] [2] -> \soc_sdram_time0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14904 to $_DFFE_PP_ for $0\soc_sdram_time0[4:0] [3] -> \soc_sdram_time0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14905 to $_DFFE_PP_ for $0\soc_sdram_time0[4:0] [4] -> \soc_sdram_time0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14906 to $_DFFE_PP_ for $0\soc_sdram_time1[3:0] [0] -> \soc_sdram_time1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14907 to $_DFFE_PP_ for $0\soc_sdram_time1[3:0] [1] -> \soc_sdram_time1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14908 to $_DFFE_PP_ for $0\soc_sdram_time1[3:0] [2] -> \soc_sdram_time1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14909 to $_DFFE_PP_ for $0\soc_sdram_time1[3:0] [3] -> \soc_sdram_time1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14910 to $_DFFE_PP_ for $0\soc_cache[0:0] -> \soc_cache.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14945 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [0] -> \soc_uart_bridge_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14946 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [1] -> \soc_uart_bridge_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14947 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [2] -> \soc_uart_bridge_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14948 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [3] -> \soc_uart_bridge_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14949 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [4] -> \soc_uart_bridge_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14950 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [5] -> \soc_uart_bridge_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14951 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [6] -> \soc_uart_bridge_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14952 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_reg[7:0] [7] -> \soc_uart_bridge_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14953 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_bitcount[3:0] [0] -> \soc_uart_bridge_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14954 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_bitcount[3:0] [1] -> \soc_uart_bridge_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14955 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_bitcount[3:0] [2] -> \soc_uart_bridge_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14956 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_bitcount[3:0] [3] -> \soc_uart_bridge_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14957 to $_DFFE_PP_ for $0\soc_uart_bridge_tx_busy[0:0] -> \soc_uart_bridge_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14959 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [0] -> \soc_uart_bridge_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14960 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [1] -> \soc_uart_bridge_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14961 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [2] -> \soc_uart_bridge_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14962 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [3] -> \soc_uart_bridge_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14963 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [4] -> \soc_uart_bridge_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14964 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [5] -> \soc_uart_bridge_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14965 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [6] -> \soc_uart_bridge_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14966 to $_DFFE_PP_ for $0\soc_uart_bridge_source_payload_data[7:0] [7] -> \soc_uart_bridge_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15001 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [0] -> \soc_uart_bridge_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15002 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [1] -> \soc_uart_bridge_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15003 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [2] -> \soc_uart_bridge_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15004 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [3] -> \soc_uart_bridge_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15005 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [4] -> \soc_uart_bridge_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15006 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [5] -> \soc_uart_bridge_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15007 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [6] -> \soc_uart_bridge_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15008 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_reg[7:0] [7] -> \soc_uart_bridge_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15009 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_bitcount[3:0] [0] -> \soc_uart_bridge_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15010 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_bitcount[3:0] [1] -> \soc_uart_bridge_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15011 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_bitcount[3:0] [2] -> \soc_uart_bridge_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15012 to $_DFFE_PP_ for $0\soc_uart_bridge_rx_bitcount[3:0] [3] -> \soc_uart_bridge_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15014 to $_DFFE_PP_ for $0\soc_uart_bridge_byte_counter[2:0] [0] -> \soc_uart_bridge_byte_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15015 to $_DFFE_PP_ for $0\soc_uart_bridge_byte_counter[2:0] [1] -> \soc_uart_bridge_byte_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15016 to $_DFFE_PP_ for $0\soc_uart_bridge_byte_counter[2:0] [2] -> \soc_uart_bridge_byte_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15017 to $_DFFE_PP_ for $0\soc_uart_bridge_word_counter[2:0] [0] -> \soc_uart_bridge_word_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15018 to $_DFFE_PP_ for $0\soc_uart_bridge_word_counter[2:0] [1] -> \soc_uart_bridge_word_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15019 to $_DFFE_PP_ for $0\soc_uart_bridge_word_counter[2:0] [2] -> \soc_uart_bridge_word_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15020 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [0] -> \soc_uart_bridge_cmd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15021 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [1] -> \soc_uart_bridge_cmd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15022 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [2] -> \soc_uart_bridge_cmd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15023 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [3] -> \soc_uart_bridge_cmd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15024 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [4] -> \soc_uart_bridge_cmd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15025 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [5] -> \soc_uart_bridge_cmd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15026 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [6] -> \soc_uart_bridge_cmd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15027 to $_DFFE_PP_ for $0\soc_uart_bridge_cmd[7:0] [7] -> \soc_uart_bridge_cmd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15028 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [0] -> \soc_uart_bridge_length [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15029 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [1] -> \soc_uart_bridge_length [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15030 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [2] -> \soc_uart_bridge_length [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15031 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [3] -> \soc_uart_bridge_length [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15032 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [4] -> \soc_uart_bridge_length [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15033 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [5] -> \soc_uart_bridge_length [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15034 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [6] -> \soc_uart_bridge_length [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15035 to $_DFFE_PP_ for $0\soc_uart_bridge_length[7:0] [7] -> \soc_uart_bridge_length [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15036 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [0] -> \soc_uart_bridge_address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15037 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [1] -> \soc_uart_bridge_address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15038 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [2] -> \soc_uart_bridge_address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15039 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [3] -> \soc_uart_bridge_address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15040 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [4] -> \soc_uart_bridge_address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15041 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [5] -> \soc_uart_bridge_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15042 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [6] -> \soc_uart_bridge_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15043 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [7] -> \soc_uart_bridge_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15044 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [8] -> \soc_uart_bridge_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15045 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [9] -> \soc_uart_bridge_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15046 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [10] -> \soc_uart_bridge_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15047 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [11] -> \soc_uart_bridge_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15048 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [12] -> \soc_uart_bridge_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15049 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [13] -> \soc_uart_bridge_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15050 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [14] -> \soc_uart_bridge_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15051 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [15] -> \soc_uart_bridge_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15052 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [16] -> \soc_uart_bridge_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15053 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [17] -> \soc_uart_bridge_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15054 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [18] -> \soc_uart_bridge_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15055 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [19] -> \soc_uart_bridge_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15056 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [20] -> \soc_uart_bridge_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15057 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [21] -> \soc_uart_bridge_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15058 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [22] -> \soc_uart_bridge_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15059 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [23] -> \soc_uart_bridge_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15060 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [24] -> \soc_uart_bridge_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15061 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [25] -> \soc_uart_bridge_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15062 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [26] -> \soc_uart_bridge_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15063 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [27] -> \soc_uart_bridge_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15064 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [28] -> \soc_uart_bridge_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15065 to $_DFFE_PP_ for $0\soc_uart_bridge_address[31:0] [29] -> \soc_uart_bridge_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15068 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [0] -> \soc_uart_bridge_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15069 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [1] -> \soc_uart_bridge_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15070 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [2] -> \soc_uart_bridge_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15071 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [3] -> \soc_uart_bridge_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15072 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [4] -> \soc_uart_bridge_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15073 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [5] -> \soc_uart_bridge_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15074 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [6] -> \soc_uart_bridge_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15075 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [7] -> \soc_uart_bridge_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15076 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [8] -> \soc_uart_bridge_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15077 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [9] -> \soc_uart_bridge_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15078 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [10] -> \soc_uart_bridge_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15079 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [11] -> \soc_uart_bridge_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15080 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [12] -> \soc_uart_bridge_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15081 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [13] -> \soc_uart_bridge_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15082 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [14] -> \soc_uart_bridge_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15083 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [15] -> \soc_uart_bridge_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15084 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [16] -> \soc_uart_bridge_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15085 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [17] -> \soc_uart_bridge_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15086 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [18] -> \soc_uart_bridge_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15087 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [19] -> \soc_uart_bridge_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15088 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [20] -> \soc_uart_bridge_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15089 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [21] -> \soc_uart_bridge_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15090 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [22] -> \soc_uart_bridge_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15091 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [23] -> \soc_uart_bridge_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15092 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [24] -> \soc_uart_bridge_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15093 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [25] -> \soc_uart_bridge_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15094 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [26] -> \soc_uart_bridge_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15095 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [27] -> \soc_uart_bridge_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15096 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [28] -> \soc_uart_bridge_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15097 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [29] -> \soc_uart_bridge_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15098 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [30] -> \soc_uart_bridge_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15099 to $_DFFE_PP_ for $0\soc_uart_bridge_data[31:0] [31] -> \soc_uart_bridge_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15100 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [0] -> \soc_uart_bridge_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15101 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [1] -> \soc_uart_bridge_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15102 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [2] -> \soc_uart_bridge_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15103 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [3] -> \soc_uart_bridge_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15104 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [4] -> \soc_uart_bridge_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15105 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [5] -> \soc_uart_bridge_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15106 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [6] -> \soc_uart_bridge_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15107 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [7] -> \soc_uart_bridge_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15108 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [8] -> \soc_uart_bridge_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15109 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [9] -> \soc_uart_bridge_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15110 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [10] -> \soc_uart_bridge_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15111 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [11] -> \soc_uart_bridge_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15112 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [12] -> \soc_uart_bridge_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15113 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [13] -> \soc_uart_bridge_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15114 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [14] -> \soc_uart_bridge_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15115 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [15] -> \soc_uart_bridge_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15116 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [16] -> \soc_uart_bridge_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15117 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [17] -> \soc_uart_bridge_count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15118 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [18] -> \soc_uart_bridge_count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15119 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [19] -> \soc_uart_bridge_count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15120 to $_DFFE_PP_ for $0\soc_uart_bridge_count[20:0] [20] -> \soc_uart_bridge_count [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15122 to $_DFFE_PP_ for $0\vns_refresher_state[1:0] [0] -> \vns_refresher_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15123 to $_DFFE_PP_ for $0\vns_refresher_state[1:0] [1] -> \vns_refresher_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15124 to $_DFFE_PP_ for $0\vns_bankmachine0_state[2:0] [0] -> \vns_bankmachine0_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15125 to $_DFFE_PP_ for $0\vns_bankmachine0_state[2:0] [1] -> \vns_bankmachine0_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15126 to $_DFFE_PP_ for $0\vns_bankmachine0_state[2:0] [2] -> \vns_bankmachine0_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15127 to $_DFFE_PP_ for $0\vns_bankmachine1_state[2:0] [0] -> \vns_bankmachine1_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15128 to $_DFFE_PP_ for $0\vns_bankmachine1_state[2:0] [1] -> \vns_bankmachine1_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15129 to $_DFFE_PP_ for $0\vns_bankmachine1_state[2:0] [2] -> \vns_bankmachine1_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15130 to $_DFFE_PP_ for $0\vns_bankmachine2_state[2:0] [0] -> \vns_bankmachine2_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15131 to $_DFFE_PP_ for $0\vns_bankmachine2_state[2:0] [1] -> \vns_bankmachine2_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15132 to $_DFFE_PP_ for $0\vns_bankmachine2_state[2:0] [2] -> \vns_bankmachine2_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15133 to $_DFFE_PP_ for $0\vns_bankmachine3_state[2:0] [0] -> \vns_bankmachine3_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15134 to $_DFFE_PP_ for $0\vns_bankmachine3_state[2:0] [1] -> \vns_bankmachine3_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15135 to $_DFFE_PP_ for $0\vns_bankmachine3_state[2:0] [2] -> \vns_bankmachine3_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15136 to $_DFFE_PP_ for $0\vns_multiplexer_state[2:0] [0] -> \vns_multiplexer_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15137 to $_DFFE_PP_ for $0\vns_multiplexer_state[2:0] [1] -> \vns_multiplexer_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15138 to $_DFFE_PP_ for $0\vns_multiplexer_state[2:0] [2] -> \vns_multiplexer_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15145 to $_DFFE_PP_ for $0\vns_cache_state[2:0] [0] -> \vns_cache_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15146 to $_DFFE_PP_ for $0\vns_cache_state[2:0] [1] -> \vns_cache_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15147 to $_DFFE_PP_ for $0\vns_cache_state[2:0] [2] -> \vns_cache_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15148 to $_DFFE_PP_ for $0\vns_litedramwishbone2native_state[1:0] [0] -> \vns_litedramwishbone2native_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15149 to $_DFFE_PP_ for $0\vns_litedramwishbone2native_state[1:0] [1] -> \vns_litedramwishbone2native_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15150 to $_DFFE_PP_ for $0\vns_uartwishbonebridge_state[2:0] [0] -> \vns_uartwishbonebridge_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15151 to $_DFFE_PP_ for $0\vns_uartwishbonebridge_state[2:0] [1] -> \vns_uartwishbonebridge_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15152 to $_DFFE_PP_ for $0\vns_uartwishbonebridge_state[2:0] [2] -> \vns_uartwishbonebridge_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15156 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [0] -> \vns_basesoc_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15157 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [1] -> \vns_basesoc_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15158 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [2] -> \vns_basesoc_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15159 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [3] -> \vns_basesoc_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15160 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [4] -> \vns_basesoc_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15161 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [5] -> \vns_basesoc_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15162 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [6] -> \vns_basesoc_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15163 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [7] -> \vns_basesoc_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15164 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [8] -> \vns_basesoc_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15165 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [9] -> \vns_basesoc_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15166 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [10] -> \vns_basesoc_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15167 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [11] -> \vns_basesoc_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15168 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [12] -> \vns_basesoc_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15169 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [13] -> \vns_basesoc_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15170 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [14] -> \vns_basesoc_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15171 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [15] -> \vns_basesoc_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15172 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [16] -> \vns_basesoc_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15173 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [17] -> \vns_basesoc_count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15174 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [18] -> \vns_basesoc_count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15175 to $_DFFE_PP_ for $0\vns_basesoc_count[19:0] [19] -> \vns_basesoc_count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15208 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [0] -> \soc_crg_reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15209 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [1] -> \soc_crg_reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15210 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [2] -> \soc_crg_reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15211 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [3] -> \soc_crg_reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15212 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [4] -> \soc_crg_reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15213 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [5] -> \soc_crg_reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15214 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [6] -> \soc_crg_reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15215 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [7] -> \soc_crg_reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15216 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [8] -> \soc_crg_reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15217 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [9] -> \soc_crg_reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15218 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [10] -> \soc_crg_reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15219 to $_DFFE_PP_ for $0\soc_crg_reset_delay[11:0] [11] -> \soc_crg_reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5966 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [0] -> \storage_1[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5967 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [1] -> \storage_1[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5968 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [2] -> \storage_1[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5969 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [3] -> \storage_1[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5970 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [4] -> \storage_1[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5971 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [5] -> \storage_1[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5972 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [6] -> \storage_1[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5973 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [7] -> \storage_1[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5974 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [8] -> \storage_1[6] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5975 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [9] -> \storage_1[6] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5976 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [10] -> \storage_1[6] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5977 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [11] -> \storage_1[6] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5978 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [12] -> \storage_1[6] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5979 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [13] -> \storage_1[6] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5980 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [14] -> \storage_1[6] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5981 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [15] -> \storage_1[6] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5982 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [16] -> \storage_1[6] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5983 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [17] -> \storage_1[6] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5984 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [18] -> \storage_1[6] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5985 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [19] -> \storage_1[6] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5986 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [20] -> \storage_1[6] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5987 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [21] -> \storage_1[6] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5988 to $_DFFE_PP_ for $memory\storage_1$wrmux[6][0][0]$y$5699 [22] -> \storage_1[6] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6016 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [0] -> \storage_1[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6017 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [1] -> \storage_1[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6018 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [2] -> \storage_1[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6019 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [3] -> \storage_1[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6020 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [4] -> \storage_1[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6021 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [5] -> \storage_1[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6022 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [6] -> \storage_1[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6023 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [7] -> \storage_1[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6024 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [8] -> \storage_1[0] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6025 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [9] -> \storage_1[0] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6026 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [10] -> \storage_1[0] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6027 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [11] -> \storage_1[0] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6028 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [12] -> \storage_1[0] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6029 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [13] -> \storage_1[0] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6030 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [14] -> \storage_1[0] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6031 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [15] -> \storage_1[0] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6032 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [16] -> \storage_1[0] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6033 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [17] -> \storage_1[0] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6034 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [18] -> \storage_1[0] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6035 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [19] -> \storage_1[0] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6036 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [20] -> \storage_1[0] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6037 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [21] -> \storage_1[0] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6038 to $_DFFE_PP_ for $memory\storage_1$wrmux[0][0][0]$y$5651 [22] -> \storage_1[0] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6041 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [0] -> \storage_2[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6042 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [1] -> \storage_2[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6043 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [2] -> \storage_2[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6044 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [3] -> \storage_2[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6045 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [4] -> \storage_2[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6046 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [5] -> \storage_2[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6047 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [6] -> \storage_2[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6048 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [7] -> \storage_2[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6049 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [8] -> \storage_2[0] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6050 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [9] -> \storage_2[0] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6051 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [10] -> \storage_2[0] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6052 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [11] -> \storage_2[0] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6053 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [12] -> \storage_2[0] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6054 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [13] -> \storage_2[0] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6055 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [14] -> \storage_2[0] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6056 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [15] -> \storage_2[0] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6057 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [16] -> \storage_2[0] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6058 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [17] -> \storage_2[0] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6059 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [18] -> \storage_2[0] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6060 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [19] -> \storage_2[0] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6061 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [20] -> \storage_2[0] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6062 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [21] -> \storage_2[0] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6063 to $_DFFE_PP_ for $memory\storage_2$wrmux[0][0][0]$y$5756 [22] -> \storage_2[0] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6066 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [0] -> \storage_3[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6067 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [1] -> \storage_3[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6068 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [2] -> \storage_3[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6069 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [3] -> \storage_3[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6070 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [4] -> \storage_3[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6071 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [5] -> \storage_3[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6072 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [6] -> \storage_3[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6073 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [7] -> \storage_3[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6074 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [8] -> \storage_3[0] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6075 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [9] -> \storage_3[0] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6076 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [10] -> \storage_3[0] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6077 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [11] -> \storage_3[0] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6078 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [12] -> \storage_3[0] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6079 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [13] -> \storage_3[0] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6080 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [14] -> \storage_3[0] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6081 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [15] -> \storage_3[0] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6082 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [16] -> \storage_3[0] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6083 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [17] -> \storage_3[0] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6084 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [18] -> \storage_3[0] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6085 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [19] -> \storage_3[0] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6086 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [20] -> \storage_3[0] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6087 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [21] -> \storage_3[0] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6088 to $_DFFE_PP_ for $memory\storage_3$wrmux[0][0][0]$y$5861 [22] -> \storage_3[0] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7865 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [0] -> \storage_2[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7866 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [1] -> \storage_2[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7867 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [2] -> \storage_2[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7868 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [3] -> \storage_2[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7869 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [4] -> \storage_2[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7870 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [5] -> \storage_2[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7871 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [6] -> \storage_2[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7872 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [7] -> \storage_2[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7873 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [8] -> \storage_2[1] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7874 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [9] -> \storage_2[1] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7875 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [10] -> \storage_2[1] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7876 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [11] -> \storage_2[1] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7877 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [12] -> \storage_2[1] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7878 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [13] -> \storage_2[1] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7879 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [14] -> \storage_2[1] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7880 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [15] -> \storage_2[1] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7881 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [16] -> \storage_2[1] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7882 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [17] -> \storage_2[1] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7883 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [18] -> \storage_2[1] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7884 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [19] -> \storage_2[1] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7885 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [20] -> \storage_2[1] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7886 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [21] -> \storage_2[1] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7887 to $_DFFE_PP_ for $memory\storage_2$wrmux[1][0][0]$y$5764 [22] -> \storage_2[1] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9216 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [0] -> \storage_2[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9217 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [1] -> \storage_2[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9218 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [2] -> \storage_2[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9219 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [3] -> \storage_2[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9220 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [4] -> \storage_2[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9221 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [5] -> \storage_2[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9222 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [6] -> \storage_2[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9223 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [7] -> \storage_2[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9224 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [8] -> \storage_2[4] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9225 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [9] -> \storage_2[4] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9226 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [10] -> \storage_2[4] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9227 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [11] -> \storage_2[4] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9228 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [12] -> \storage_2[4] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9229 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [13] -> \storage_2[4] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9230 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [14] -> \storage_2[4] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9231 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [15] -> \storage_2[4] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9232 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [16] -> \storage_2[4] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9233 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [17] -> \storage_2[4] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9234 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [18] -> \storage_2[4] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9235 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [19] -> \storage_2[4] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9236 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [20] -> \storage_2[4] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9237 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [21] -> \storage_2[4] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9238 to $_DFFE_PP_ for $memory\storage_2$wrmux[4][0][0]$y$5790 [22] -> \storage_2[4] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9355 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [0] -> \storage_2[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9356 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [1] -> \storage_2[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9357 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [2] -> \storage_2[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9358 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [3] -> \storage_2[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9359 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [4] -> \storage_2[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9360 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [5] -> \storage_2[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9361 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [6] -> \storage_2[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9362 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [7] -> \storage_2[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9363 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [8] -> \storage_2[3] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9364 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [9] -> \storage_2[3] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9365 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [10] -> \storage_2[3] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9366 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [11] -> \storage_2[3] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9367 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [12] -> \storage_2[3] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9368 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [13] -> \storage_2[3] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9369 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [14] -> \storage_2[3] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9370 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [15] -> \storage_2[3] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9371 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [16] -> \storage_2[3] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9372 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [17] -> \storage_2[3] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9373 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [18] -> \storage_2[3] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9374 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [19] -> \storage_2[3] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9375 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [20] -> \storage_2[3] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9376 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [21] -> \storage_2[3] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9377 to $_DFFE_PP_ for $memory\storage_2$wrmux[3][0][0]$y$5780 [22] -> \storage_2[3] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9380 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [0] -> \storage_2[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9381 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [1] -> \storage_2[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9382 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [2] -> \storage_2[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9383 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [3] -> \storage_2[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9384 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [4] -> \storage_2[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9385 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [5] -> \storage_2[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9386 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [6] -> \storage_2[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9387 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [7] -> \storage_2[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9388 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [8] -> \storage_2[5] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9389 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [9] -> \storage_2[5] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9390 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [10] -> \storage_2[5] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9391 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [11] -> \storage_2[5] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9392 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [12] -> \storage_2[5] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9393 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [13] -> \storage_2[5] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9394 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [14] -> \storage_2[5] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9395 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [15] -> \storage_2[5] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9396 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [16] -> \storage_2[5] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9397 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [17] -> \storage_2[5] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9398 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [18] -> \storage_2[5] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9399 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [19] -> \storage_2[5] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9400 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [20] -> \storage_2[5] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9401 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [21] -> \storage_2[5] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9402 to $_DFFE_PP_ for $memory\storage_2$wrmux[5][0][0]$y$5796 [22] -> \storage_2[5] [22].

3.35. Executing TECHMAP pass (map to technology primitives).

3.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~1740 debug messages>

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4174 debug messages>

3.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$4914.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4920.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4926.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4929.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4932.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4935.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4938.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4941.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4944.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4947.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4950.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4953.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4956.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4959.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4965.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4968.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4971.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4974.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4974.slice[31].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4977.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4980.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4980.slice[31].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4983.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4986.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4989.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4992.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5001.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5007.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5013.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5019.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5025.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5028.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5034.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5037.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5040.slice[0].carry ($lut).

3.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
ERROR: Conflicting init values for signal 1'1 (\soc_sdram_master_p0_act_n = 1'1, \soc_sdram_choose_req_want_activates = 1'0).
