
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -0.75

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.13

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.13

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFF_P_/CK (DFF_X1)
     2    2.65    0.01    0.08    0.08 v state[0]$_DFF_P_/Q (DFF_X1)
                                         state[0] (net)
                  0.01    0.00    0.08 v _1295_/A (INV_X1)
     2    3.33    0.01    0.02    0.10 ^ _1295_/ZN (INV_X1)
                                         _0563_ (net)
                  0.01    0.00    0.10 ^ _1296_/B2 (OAI21_X1)
     1    1.23    0.01    0.01    0.11 v _1296_/ZN (OAI21_X1)
                                         _0008_ (net)
                  0.01    0.00    0.11 v state[0]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
     3   13.86    0.02    0.12    0.12 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
                                         iteration[0] (net)
                  0.02    0.00    0.12 ^ _1311_/A (BUF_X8)
     5   20.32    0.01    0.03    0.15 ^ _1311_/Z (BUF_X8)
                                         _0577_ (net)
                  0.01    0.00    0.15 ^ _1312_/A (BUF_X4)
     5   10.91    0.01    0.02    0.17 ^ _1312_/Z (BUF_X4)
                                         _0578_ (net)
                  0.01    0.00    0.17 ^ _1524_/S (MUX2_X1)
     3    4.94    0.01    0.07    0.24 v _1524_/Z (MUX2_X1)
                                         _0763_ (net)
                  0.01    0.00    0.24 v _1525_/A3 (OR3_X1)
     2    2.64    0.01    0.08    0.32 v _1525_/ZN (OR3_X1)
                                         _0764_ (net)
                  0.01    0.00    0.32 v _1526_/A4 (AND4_X1)
     3    3.88    0.01    0.05    0.37 v _1526_/ZN (AND4_X1)
                                         _0765_ (net)
                  0.01    0.00    0.37 v _1534_/A (MUX2_X1)
     2    7.51    0.02    0.07    0.44 v _1534_/Z (MUX2_X1)
                                         _1230_ (net)
                  0.02    0.00    0.44 v _1673_/A (INV_X2)
     1    3.59    0.01    0.02    0.46 ^ _1673_/ZN (INV_X2)
                                         _1234_ (net)
                  0.01    0.00    0.46 ^ _2353_/B (HA_X1)
     1    3.40    0.01    0.04    0.49 ^ _2353_/CO (HA_X1)
                                         _1235_ (net)
                  0.01    0.00    0.49 ^ _1609_/A (INV_X2)
     2    4.05    0.01    0.01    0.50 v _1609_/ZN (INV_X2)
                                         _0839_ (net)
                  0.01    0.00    0.50 v _1610_/A2 (NOR2_X1)
     3    5.04    0.03    0.04    0.55 ^ _1610_/ZN (NOR2_X1)
                                         _0840_ (net)
                  0.03    0.00    0.55 ^ _1681_/A1 (NAND2_X1)
     1    2.23    0.01    0.02    0.56 v _1681_/ZN (NAND2_X1)
                                         _0893_ (net)
                  0.01    0.00    0.56 v _1682_/A (XNOR2_X1)
     1    1.62    0.02    0.03    0.59 ^ _1682_/ZN (XNOR2_X1)
                                         _0894_ (net)
                  0.02    0.00    0.59 ^ _1683_/B2 (OAI21_X1)
     1    3.43    0.01    0.02    0.62 v _1683_/ZN (OAI21_X1)
                                         _1246_ (net)
                  0.01    0.00    0.62 v _2357_/A (HA_X1)
     3    4.18    0.01    0.03    0.65 v _2357_/CO (HA_X1)
                                         _1247_ (net)
                  0.01    0.00    0.65 v _1770_/A3 (OR3_X1)
     2    3.70    0.02    0.09    0.74 v _1770_/ZN (OR3_X1)
                                         _0960_ (net)
                  0.02    0.00    0.74 v _1771_/A1 (OR2_X1)
     1    3.13    0.01    0.05    0.79 v _1771_/ZN (OR2_X1)
                                         _0961_ (net)
                  0.01    0.00    0.79 v _1772_/B1 (OAI221_X2)
     3    8.68    0.05    0.06    0.85 ^ _1772_/ZN (OAI221_X2)
                                         _0962_ (net)
                  0.05    0.00    0.85 ^ _1774_/B2 (AOI22_X2)
     2    5.24    0.02    0.03    0.88 v _1774_/ZN (AOI22_X2)
                                         _0964_ (net)
                  0.02    0.00    0.88 v _1794_/B1 (AOI221_X2)
     2    5.62    0.05    0.08    0.96 ^ _1794_/ZN (AOI221_X2)
                                         _0982_ (net)
                  0.05    0.00    0.96 ^ _1814_/B1 (AOI221_X2)
     2    3.72    0.02    0.03    1.00 v _1814_/ZN (AOI221_X2)
                                         _0142_ (net)
                  0.02    0.00    1.00 v _1815_/A1 (NAND2_X1)
     1    1.78    0.01    0.02    1.02 ^ _1815_/ZN (NAND2_X1)
                                         _0143_ (net)
                  0.01    0.00    1.02 ^ _1826_/A (AOI21_X1)
     1    3.23    0.01    0.02    1.03 v _1826_/ZN (AOI21_X1)
                                         _0154_ (net)
                  0.01    0.00    1.03 v _1831_/B (AOI211_X2)
     1    1.30    0.03    0.06    1.09 ^ _1831_/ZN (AOI211_X2)
                                         _0046_ (net)
                  0.03    0.00    1.09 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
                                  1.09   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
     3   13.86    0.02    0.12    0.12 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
                                         iteration[0] (net)
                  0.02    0.00    0.12 ^ _1311_/A (BUF_X8)
     5   20.32    0.01    0.03    0.15 ^ _1311_/Z (BUF_X8)
                                         _0577_ (net)
                  0.01    0.00    0.15 ^ _1312_/A (BUF_X4)
     5   10.91    0.01    0.02    0.17 ^ _1312_/Z (BUF_X4)
                                         _0578_ (net)
                  0.01    0.00    0.17 ^ _1524_/S (MUX2_X1)
     3    4.94    0.01    0.07    0.24 v _1524_/Z (MUX2_X1)
                                         _0763_ (net)
                  0.01    0.00    0.24 v _1525_/A3 (OR3_X1)
     2    2.64    0.01    0.08    0.32 v _1525_/ZN (OR3_X1)
                                         _0764_ (net)
                  0.01    0.00    0.32 v _1526_/A4 (AND4_X1)
     3    3.88    0.01    0.05    0.37 v _1526_/ZN (AND4_X1)
                                         _0765_ (net)
                  0.01    0.00    0.37 v _1534_/A (MUX2_X1)
     2    7.51    0.02    0.07    0.44 v _1534_/Z (MUX2_X1)
                                         _1230_ (net)
                  0.02    0.00    0.44 v _1673_/A (INV_X2)
     1    3.59    0.01    0.02    0.46 ^ _1673_/ZN (INV_X2)
                                         _1234_ (net)
                  0.01    0.00    0.46 ^ _2353_/B (HA_X1)
     1    3.40    0.01    0.04    0.49 ^ _2353_/CO (HA_X1)
                                         _1235_ (net)
                  0.01    0.00    0.49 ^ _1609_/A (INV_X2)
     2    4.05    0.01    0.01    0.50 v _1609_/ZN (INV_X2)
                                         _0839_ (net)
                  0.01    0.00    0.50 v _1610_/A2 (NOR2_X1)
     3    5.04    0.03    0.04    0.55 ^ _1610_/ZN (NOR2_X1)
                                         _0840_ (net)
                  0.03    0.00    0.55 ^ _1681_/A1 (NAND2_X1)
     1    2.23    0.01    0.02    0.56 v _1681_/ZN (NAND2_X1)
                                         _0893_ (net)
                  0.01    0.00    0.56 v _1682_/A (XNOR2_X1)
     1    1.62    0.02    0.03    0.59 ^ _1682_/ZN (XNOR2_X1)
                                         _0894_ (net)
                  0.02    0.00    0.59 ^ _1683_/B2 (OAI21_X1)
     1    3.43    0.01    0.02    0.62 v _1683_/ZN (OAI21_X1)
                                         _1246_ (net)
                  0.01    0.00    0.62 v _2357_/A (HA_X1)
     3    4.18    0.01    0.03    0.65 v _2357_/CO (HA_X1)
                                         _1247_ (net)
                  0.01    0.00    0.65 v _1770_/A3 (OR3_X1)
     2    3.70    0.02    0.09    0.74 v _1770_/ZN (OR3_X1)
                                         _0960_ (net)
                  0.02    0.00    0.74 v _1771_/A1 (OR2_X1)
     1    3.13    0.01    0.05    0.79 v _1771_/ZN (OR2_X1)
                                         _0961_ (net)
                  0.01    0.00    0.79 v _1772_/B1 (OAI221_X2)
     3    8.68    0.05    0.06    0.85 ^ _1772_/ZN (OAI221_X2)
                                         _0962_ (net)
                  0.05    0.00    0.85 ^ _1774_/B2 (AOI22_X2)
     2    5.24    0.02    0.03    0.88 v _1774_/ZN (AOI22_X2)
                                         _0964_ (net)
                  0.02    0.00    0.88 v _1794_/B1 (AOI221_X2)
     2    5.62    0.05    0.08    0.96 ^ _1794_/ZN (AOI221_X2)
                                         _0982_ (net)
                  0.05    0.00    0.96 ^ _1814_/B1 (AOI221_X2)
     2    3.72    0.02    0.03    1.00 v _1814_/ZN (AOI221_X2)
                                         _0142_ (net)
                  0.02    0.00    1.00 v _1815_/A1 (NAND2_X1)
     1    1.78    0.01    0.02    1.02 ^ _1815_/ZN (NAND2_X1)
                                         _0143_ (net)
                  0.01    0.00    1.02 ^ _1826_/A (AOI21_X1)
     1    3.23    0.01    0.02    1.03 v _1826_/ZN (AOI21_X1)
                                         _0154_ (net)
                  0.01    0.00    1.03 v _1831_/B (AOI211_X2)
     1    1.30    0.03    0.06    1.09 ^ _1831_/ZN (AOI211_X2)
                                         _0046_ (net)
                  0.03    0.00    1.09 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
                                  1.09   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.0761602595448494

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3836

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.9870280027389526

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0860

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 12

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
   0.12    0.12 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
   0.03    0.15 ^ _1311_/Z (BUF_X8)
   0.02    0.17 ^ _1312_/Z (BUF_X4)
   0.07    0.24 v _1524_/Z (MUX2_X1)
   0.08    0.32 v _1525_/ZN (OR3_X1)
   0.05    0.37 v _1526_/ZN (AND4_X1)
   0.07    0.44 v _1534_/Z (MUX2_X1)
   0.02    0.46 ^ _1673_/ZN (INV_X2)
   0.04    0.49 ^ _2353_/CO (HA_X1)
   0.01    0.50 v _1609_/ZN (INV_X2)
   0.04    0.55 ^ _1610_/ZN (NOR2_X1)
   0.02    0.56 v _1681_/ZN (NAND2_X1)
   0.03    0.59 ^ _1682_/ZN (XNOR2_X1)
   0.02    0.62 v _1683_/ZN (OAI21_X1)
   0.03    0.65 v _2357_/CO (HA_X1)
   0.09    0.74 v _1770_/ZN (OR3_X1)
   0.05    0.79 v _1771_/ZN (OR2_X1)
   0.06    0.85 ^ _1772_/ZN (OAI221_X2)
   0.03    0.88 v _1774_/ZN (AOI22_X2)
   0.08    0.96 ^ _1794_/ZN (AOI221_X2)
   0.03    1.00 v _1814_/ZN (AOI221_X2)
   0.02    1.02 ^ _1815_/ZN (NAND2_X1)
   0.02    1.03 v _1826_/ZN (AOI21_X1)
   0.06    1.09 ^ _1831_/ZN (AOI211_X2)
   0.00    1.09 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
           1.09   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
          -0.13   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[0]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v state[0]$_DFF_P_/Q (DFF_X1)
   0.02    0.10 ^ _1295_/ZN (INV_X1)
   0.01    0.11 v _1296_/ZN (OAI21_X1)
   0.00    0.11 v state[0]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ state[0]$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.0887

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1259

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-11.564251

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.03e-04   6.99e-05   1.03e-05   9.84e-04  27.5%
Combinational          1.37e-03   1.18e-03   4.00e-05   2.59e-03  72.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.28e-03   1.25e-03   5.03e-05   3.57e-03 100.0%
                          63.7%      34.9%       1.4%
