
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.643296                       # Number of seconds simulated
sim_ticks                                643295961000                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85106                       # Simulator instruction rate (inst/s)
host_tick_rate                               30031356                       # Simulator tick rate (ticks/s)
host_mem_usage                                 253300                       # Number of bytes of host memory used
host_seconds                                 21420.81                       # Real time elapsed on the host
sim_insts                                  1823043370                       # Number of instructions simulated
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    519970160                       # DTB read hits
system.cpu.dtb.read_misses                     661937                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                520632097                       # DTB read accesses
system.cpu.dtb.write_hits                   283803087                       # DTB write hits
system.cpu.dtb.write_misses                     53073                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses               283856160                       # DTB write accesses
system.cpu.dtb.data_hits                    803773247                       # DTB hits
system.cpu.dtb.data_misses                     715010                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                804488257                       # DTB accesses
system.cpu.itb.fetch_hits                   398201591                       # ITB hits
system.cpu.itb.fetch_misses                       218                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               398201809                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   39                       # Number of system calls
system.cpu.numCycles                       1286591923                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                402332344                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted          266882286                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect           28927707                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups             333469369                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                271602812                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                 61007476                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                1110                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles          415001255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     3352758055                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   402332344                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          332610288                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     645375042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               165723588                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               89718349                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4131                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 398201591                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              11171919                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1286459621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.606190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.132201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                641084579     49.83%     49.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 57052665      4.43%     54.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 45174311      3.51%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 74426993      5.79%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                134875527     10.48%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 43375843      3.37%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 44931784      3.49%     80.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  8199590      0.64%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                237338329     18.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1286459621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.312712                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.605922                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                450770421                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              71474392                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 619091022                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               8775043                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles              136348743                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             30660300                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 12096                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             3254572128                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 45923                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles              136348743                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                481111559                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                28021350                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          24247                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 596178127                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              44775595                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             3152541087                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   298                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 750385                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              37569615                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          2105877603                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3700324633                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       3588590949                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         111733684                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1384969070                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                720908533                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2940                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 124038053                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            733381291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           346041020                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          96533451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         26209909                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2644326551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2155830788                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          16155123                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       820898525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    783895996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1286459621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.675786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.770072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           467272561     36.32%     36.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           226031192     17.57%     53.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           245053970     19.05%     72.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           131827206     10.25%     83.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           102136676      7.94%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            70412736      5.47%     96.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            25404830      1.97%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15392926      1.20%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2927524      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1286459621                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17442      0.06%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               21373822     75.29%     75.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6999070     24.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2752      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1238197742     57.43%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                16606      0.00%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            27850913      1.29%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             8254688      0.38%     59.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             7204646      0.33%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            584891416     27.13%     86.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           289412021     13.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2155830788                       # Type of FU issued
system.cpu.iq.rate                           1.675613                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    28390334                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5494230331                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        3387151672                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1990359564                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           148436323                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           78075979                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     72618245                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2108598639                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                75619731                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         67436970                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    222311265                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1810                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3927                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores    135246124                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5766                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles              136348743                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3855288                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                208511                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          3007924408                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2746136                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             733381291                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            346041020                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 131081                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4887                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3927                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       30747465                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       896385                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             31643850                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2065446597                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             520632193                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          90384191                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                     363597781                       # number of nop insts executed
system.cpu.iew.exec_refs                    804489057                       # number of memory reference insts executed
system.cpu.iew.exec_branches                279489807                       # Number of branches executed
system.cpu.iew.exec_stores                  283856864                       # Number of stores executed
system.cpu.iew.exec_rate                     1.605363                       # Inst execution rate
system.cpu.iew.wb_sent                     2064951145                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2062977809                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1176793581                       # num instructions producing a value
system.cpu.iew.wb_consumers                1743269600                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.603444                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.675050                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts     2008987604                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts       982229195                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          28915749                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1150110878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.746777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.513451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    542947178     47.21%     47.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    216893273     18.86%     66.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    119702794     10.41%     76.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     61150627      5.32%     81.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     44132968      3.84%     85.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     24929340      2.17%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     19288154      1.68%     89.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     16202986      1.41%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    104863558      9.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1150110878                       # Number of insts commited each cycle
system.cpu.commit.count                    2008987604                       # Number of instructions committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      721864922                       # Number of memory references committed
system.cpu.commit.loads                     511070026                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  266706457                       # Number of branches committed
system.cpu.commit.fp_insts                   71824891                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1778941351                       # Number of committed integer instructions.
system.cpu.commit.function_calls             39955347                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             104863558                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   4030827709                       # The number of ROB reads
system.cpu.rob.rob_writes                  6118968242                       # The number of ROB writes
system.cpu.timesIdled                            3723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          132302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1823043370                       # Number of Instructions Simulated
system.cpu.committedInsts_total            1823043370                       # Number of Instructions Simulated
system.cpu.cpi                               0.705739                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.705739                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.416955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.416955                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2630015105                       # number of integer regfile reads
system.cpu.int_regfile_writes              1492715832                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  77822469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52813999                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.icache.replacements                   8239                       # number of replacements
system.cpu.icache.tagsinuse               1650.299578                       # Cycle average of tags in use
system.cpu.icache.total_refs                398190502                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   9946                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               40035.240499                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0           1650.299578                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.805810                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits              398190502                       # number of ReadReq hits
system.cpu.icache.demand_hits               398190502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits              398190502                       # number of overall hits
system.cpu.icache.ReadReq_misses                11089                       # number of ReadReq misses
system.cpu.icache.demand_misses                 11089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses                11089                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency      182267000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency       182267000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency      182267000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses          398201591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses           398201591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses          398201591                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.000028                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 16436.739111                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 16436.739111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 16436.739111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits              1142                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits               1142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits              1142                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses            9947                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses             9947                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses            9947                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency    119594000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency    119594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency    119594000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 12023.122550                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 12023.122550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 12023.122550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1526949                       # number of replacements
system.cpu.dcache.tagsinuse               4095.114036                       # Cycle average of tags in use
system.cpu.dcache.total_refs                660843701                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1531045                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 431.629182                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              255450000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           4095.114036                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.999784                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits              450600382                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits             210243310                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits                9                       # number of LoadLockedReq hits
system.cpu.dcache.demand_hits               660843692                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits              660843692                       # number of overall hits
system.cpu.dcache.ReadReq_misses              1927019                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses              551586                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses              2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses               2478605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses              2478605                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency    71403632500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency   20879059491                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency        59000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency     92282691991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency    92282691991                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses          452527401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses         210794896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses           663322297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses          663322297                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.004258                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.002617                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate           0.003737                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.003737                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 37053.932784                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 37852.772715                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency        29500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 37231.705734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 37231.705734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        79500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs  5678.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        20500                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                   107353                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits            467618                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits           479943                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits             947561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits            947561                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses         1459401                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses          71643                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses          1531044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses         1531044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency  49913659500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency   2493461000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency  52407120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency  52407120500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.002308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.002308                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34201.469987                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 34803.972475                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency        35000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34229.663223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34229.663223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements               1480560                       # number of replacements
system.cpu.l2cache.tagsinuse             31934.298723                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                   62999                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs               1513247                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  0.041632                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0         28867.873331                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1          3066.425392                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.880978                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.093580                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits                 55386                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits              107353                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits                4785                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                  60171                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits                 60171                       # number of overall hits
system.cpu.l2cache.ReadReq_misses             1413963                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses             66858                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses              1480821                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses             1480821                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency   48486744500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency   2349128500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency    50835873000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency   50835873000                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses           1469349                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses          107353                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses           71643                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses            1540992                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses           1540992                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.962306                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.933211                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.960953                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.960953                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34291.381387                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 35136.086931                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34329.519233                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34329.519233                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs        37500                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs         7500                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                   66898                       # number of writebacks
system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses        1413963                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses        66858                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses         1480821                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses        1480821                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency  43834024500                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency   2147795500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency  45981820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency  45981820000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.962306                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.933211                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.960953                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.960953                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.828522                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 32124.734512                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31051.572067                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31051.572067                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
