==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.11 seconds; current allocated memory: 103.617 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (matrix-multiplyer-kv260/dot_product.cpp:13:18)
ERROR: [HLS 207-1220] expected ';' in 'for' statement specifier (matrix-multiplyer-kv260/dot_product.cpp:13:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (matrix-multiplyer-kv260/dot_product.cpp:13:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (matrix-multiplyer-kv260/dot_product.cpp:13:32)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (matrix-multiplyer-kv260/dot_product.cpp:17:14)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (matrix-multiplyer-kv260/dot_product.cpp:19:6)
ERROR: [HLS 207-1222] expected statement (matrix-multiplyer-kv260/dot_product.cpp:22:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.686 seconds; current allocated memory: 0.457 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.475 seconds; peak allocated memory: 104.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 97.734 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.462 seconds; current allocated memory: 103.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:20)
INFO: [HLS 214-178] Inlining function 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' into 'dot_product_interface(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'B' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 8-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.161 seconds; current allocated memory: 104.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 104.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 118.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 130.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:15) in function 'dot_product_interface' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 161.914 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:14:19) in function 'dot_product_interface' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:13:18) in function 'dot_product_interface'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 167.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 171.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 173.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 173.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 173.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dot_product_interface_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 175.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.323 seconds; current allocated memory: 177.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 181.734 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 185.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 40.298 seconds; current allocated memory: 88.383 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 53.119 seconds; peak allocated memory: 186.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.075 seconds; current allocated memory: 98.746 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.613 seconds; current allocated memory: 103.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:20)
INFO: [HLS 214-291] Loop 'L2' is marked as complete unroll implied by the pipeline pragma (matrix-multiplyer-kv260/dot_product.cpp:14:7)
INFO: [HLS 214-291] Loop 'SUM' is marked as complete unroll implied by the pipeline pragma (matrix-multiplyer-kv260/dot_product.cpp:16:9)
INFO: [HLS 214-178] Inlining function 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' into 'dot_product_interface(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'B' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 8-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.892 seconds; current allocated memory: 104.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 104.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 119.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 130.848 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product_interface' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:14) in function 'dot_product_interface': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:15) in function 'dot_product_interface': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 162.398 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:14:19) in function 'dot_product_interface' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:13:18) in function 'dot_product_interface'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 168.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dot_product_interface_Pipeline_SUM': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 172.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 173.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'L1_L2': contains subfunction 'dot_product_interface_Pipeline_SUM' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 173.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 174.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dot_product_interface_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 176.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.311 seconds; current allocated memory: 178.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 182.562 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 186.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 39.02 seconds; current allocated memory: 87.867 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 51.826 seconds; peak allocated memory: 186.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.072 seconds; current allocated memory: 98.434 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/directives.tcl:13:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file matrix-multiplyer-kv260/dot_product.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.259 seconds; current allocated memory: 103.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:20)
INFO: [HLS 214-291] Loop 'L2' is marked as complete unroll implied by the pipeline pragma (matrix-multiplyer-kv260/dot_product.cpp:14:7)
INFO: [HLS 214-291] Loop 'SUM' is marked as complete unroll implied by the pipeline pragma (matrix-multiplyer-kv260/dot_product.cpp:16:9)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'B' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 8-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.059 seconds; current allocated memory: 104.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 104.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 121.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 140.406 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (matrix-multiplyer-kv260/dot_product.cpp:14) in function 'dot_product<256ul, 256ul, 256ul>' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:14) in function 'dot_product<256ul, 256ul, 256ul>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:15) in function 'dot_product<256ul, 256ul, 256ul>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'Loop_L1_proc' (matrix-multiplyer-kv260/dot_product.cpp:14) to a process function for dataflow in function 'dot_product<256ul, 256ul, 256ul>'.
INFO: [XFORM 203-712] Applying dataflow to function 'dot_product<256ul, 256ul, 256ul>' (matrix-multiplyer-kv260/dot_product.cpp:13:1), detected/extracted 1 process function(s): 
	 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 177.738 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:14:19) in function 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:14:19) in function 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 204.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc_Pipeline_SUM' to 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM'.
WARNING: [SYN 201-103] Legalizing function name 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc' to 'dot_product_256ul_256ul_256ul_Loop_L1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dot_product<256ul, 256ul, 256ul>' to 'dot_product_256ul_256ul_256ul_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc_Pipeline_SUM': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.362 seconds; current allocated memory: 208.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 210.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_256ul_256ul_256ul_Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'L1_L2': contains subfunction 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc_Pipeline_SUM' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 210.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 210.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_256ul_256ul_256ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 210.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 210.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 211.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 211.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 213.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_256ul_256ul_256ul_Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_256ul_256ul_256ul_Loop_L1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 215.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_256ul_256ul_256ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_256ul_256ul_256ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 216.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 216.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 220.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 224.875 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-789] **** Estimated Fmax: 220.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 41.011 seconds; current allocated memory: 126.738 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 53.52 seconds; peak allocated memory: 225.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -library hls -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file matrix-multiplyer-kv260/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.497 seconds; current allocated memory: 7.469 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 44.024 seconds; peak allocated memory: 106.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/SUM 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 256 dot_product/L2 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.084 seconds; current allocated memory: 98.656 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/directives.tcl:13:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file matrix-multiplyer-kv260/dot_product.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.026 seconds; current allocated memory: 103.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:801:0)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:17:20)
INFO: [HLS 214-291] Loop 'L2' is marked as complete unroll implied by the pipeline pragma (matrix-multiplyer-kv260/dot_product.cpp:15:7)
INFO: [HLS 214-291] Loop 'SUM' is marked as complete unroll implied by the pipeline pragma (matrix-multiplyer-kv260/dot_product.cpp:16:9)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'B' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 8-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.813 seconds; current allocated memory: 104.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 104.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 122.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 140.219 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (matrix-multiplyer-kv260/dot_product.cpp:15) in function 'dot_product<256ul, 256ul, 256ul>' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product<256ul, 256ul, 256ul>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product<256ul, 256ul, 256ul>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'Loop_L1_proc' (matrix-multiplyer-kv260/dot_product.cpp:15) to a process function for dataflow in function 'dot_product<256ul, 256ul, 256ul>'.
INFO: [XFORM 203-712] Applying dataflow to function 'dot_product<256ul, 256ul, 256ul>' (matrix-multiplyer-kv260/dot_product.cpp:13:1), detected/extracted 1 process function(s): 
	 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 178.504 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:13:8) in function 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:15:19) in function 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 205.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc_Pipeline_SUM' to 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM'.
WARNING: [SYN 201-103] Legalizing function name 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc' to 'dot_product_256ul_256ul_256ul_Loop_L1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dot_product<256ul, 256ul, 256ul>' to 'dot_product_256ul_256ul_256ul_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc_Pipeline_SUM': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 209.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 210.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_256ul_256ul_256ul_Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'L1_L2': contains subfunction 'dot_product<256ul, 256ul, 256ul>_Loop_L1_proc_Pipeline_SUM' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 211.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 211.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_256ul_256ul_256ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 211.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 211.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 211.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 211.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_256ul_256ul_256ul_Loop_L1_proc_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 213.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_256ul_256ul_256ul_Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_256ul_256ul_256ul_Loop_L1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.366 seconds; current allocated memory: 215.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_256ul_256ul_256ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_256ul_256ul_256ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 216.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 216.965 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 220.164 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 225.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-789] **** Estimated Fmax: 220.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 48.521 seconds; current allocated memory: 126.934 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 62.055 seconds; peak allocated memory: 225.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_inline dot_product 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.111 seconds; current allocated memory: 98.438 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 44.319 seconds; current allocated memory: 103.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (matrix-multiplyer-kv260/dot_product.cpp:12:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:801:0)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:17)
INFO: [HLS 214-131] Inlining function 'void dot_product<256ul, 256ul, 256ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256ul], int, int, int)' into 'dot_product_interface(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:8:2)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'B' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 8-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.129 seconds; current allocated memory: 104.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 104.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 118.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 130.473 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product_interface' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_L1_proc' (matrix-multiplyer-kv260/dot_product.cpp:16) to a process function for dataflow in function 'dot_product_interface'.
INFO: [XFORM 203-712] Applying dataflow to function 'dot_product_interface' (matrix-multiplyer-kv260/dot_product.cpp:7:1), detected/extracted 1 process function(s): 
	 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 163.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:13:8) in function 'Loop_L1_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:16:18) in function 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 177.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 181.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 182.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 183.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 183.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 183.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 183.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_L1_proc_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 185.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 187.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 188.539 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 191.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.581 seconds; current allocated memory: 196.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 55.372 seconds; current allocated memory: 98.539 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 69.046 seconds; peak allocated memory: 197.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_inline dot_product 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.069 seconds; current allocated memory: 97.816 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 35.85 seconds; current allocated memory: 103.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (matrix-multiplyer-kv260/dot_product.cpp:12:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:801:0)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:17)
INFO: [HLS 214-131] Inlining function 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' into 'dot_product_interface(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:8:2)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'B' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 8-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.899 seconds; current allocated memory: 104.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 104.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 119.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 130.305 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product_interface' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_L1_proc' (matrix-multiplyer-kv260/dot_product.cpp:16) to a process function for dataflow in function 'dot_product_interface'.
INFO: [XFORM 203-712] Applying dataflow to function 'dot_product_interface' (matrix-multiplyer-kv260/dot_product.cpp:7:1), detected/extracted 1 process function(s): 
	 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 162.453 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:13:8) in function 'Loop_L1_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:16:18) in function 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 177.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 180.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 182.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 182.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 182.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 182.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 183.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_L1_proc_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 185.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 187.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 188.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 191.969 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.481 seconds; current allocated memory: 196.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 46.512 seconds; current allocated memory: 98.797 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 59.963 seconds; peak allocated memory: 196.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_inline dot_product 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x0 dot_product_interface A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x4 dot_product_interface B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x8 dot_product_interface C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0xC dot_product_interface m 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x10 dot_product_interface n 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x14 dot_product_interface h 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.107 seconds; current allocated memory: 98.660 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/directives.tcl:7:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/directives.tcl:7:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file matrix-multiplyer-kv260/dot_product.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.905 seconds; current allocated memory: 103.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (matrix-multiplyer-kv260/dot_product.cpp:12:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:801:0)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:17)
INFO: [HLS 214-131] Inlining function 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' into 'dot_product_interface(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:8:2)
WARNING: [HLS 214-203] Replacing invalid offset value '0' with '1048576' for s_axilite port 'A'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '4' with '2097152' for s_axilite port 'B'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '8' with '3145728' for s_axilite port 'C'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '12' with '24' for s_axilite port 'm'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '20' with '32' for s_axilite port 'h'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.752 seconds; current allocated memory: 104.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.006 seconds; current allocated memory: 104.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 119.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 131.238 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product_interface' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_L1_proc' (matrix-multiplyer-kv260/dot_product.cpp:16) to a process function for dataflow in function 'dot_product_interface'.
INFO: [XFORM 203-712] Applying dataflow to function 'dot_product_interface' (matrix-multiplyer-kv260/dot_product.cpp:7), detected/extracted 1 process function(s): 
	 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 164.125 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:13:8) in function 'Loop_L1_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:16:18) in function 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 178.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 182.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 183.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 183.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 184.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 184.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 184.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_L1_proc_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 186.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 188.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'n', 'm', 'h', 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 189.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 193.039 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.214 seconds; current allocated memory: 198.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 180.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 45.355 seconds; current allocated memory: 100.520 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 58.18 seconds; peak allocated memory: 199.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_inline dot_product 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x0 dot_product_interface A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x4 dot_product_interface B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x8 dot_product_interface C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0xC dot_product_interface m 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x10 dot_product_interface n 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x14 dot_product_interface h 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file matrix-multiplyer-kv260/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.438 seconds; current allocated memory: 8.090 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 28.595 seconds; peak allocated memory: 106.547 MB.
